 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 14 10:53:32 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 30.84%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0737   0.2412   0.6770 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  21.7843   0.0000   0.6770 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6770 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   21.7843              0.0000     0.6770 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6770 f
  core/be/be_calculator/csr_cmd_o[71] (net)            21.7843              0.0000     0.6770 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6770 f
  core/be/csr_cmd[71] (net)                            21.7843              0.0000     0.6770 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6770 f
  core/be/be_mem/csr_cmd_i[71] (net)                   21.7843              0.0000     0.6770 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6770 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               21.7843              0.0000     0.6770 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0737    0.0006 &   0.6776 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0752    0.0472     0.7248 r
  core/be/be_mem/csr/n24 (net)                  2       8.0290              0.0000     0.7248 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0752    0.0000 &   0.7248 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0549    0.0356     0.7604 f
  core/be/be_mem/csr/n1 (net)                   1       4.4223              0.0000     0.7604 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0549    0.0000 &   0.7605 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0793    0.0420     0.8024 r
  core/be/be_mem/csr/n18 (net)                  2       4.7352              0.0000     0.8024 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0793    0.0000 &   0.8024 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1858    0.1126     0.9150 f
  core/be/be_mem/csr/n139 (net)                 5      18.7342              0.0000     0.9150 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1858    0.0004 &   0.9154 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1695    0.0968     1.0122 r
  core/be/be_mem/csr/n911 (net)                 4      13.3172              0.0000     1.0122 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1695    0.0001 &   1.0124 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1519    0.1018     1.1142 f
  core/be/be_mem/csr/n912 (net)                 4      11.6140              0.0000     1.1142 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1519    0.0001 &   1.1143 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4107    0.2150     1.3292 r
  core/be/be_mem/csr/n1701 (net)               16      47.0933              0.0000     1.3292 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4107    0.0008 &   1.3300 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1585    0.1037     1.4337 f
  core/be/be_mem/csr/n1712 (net)                2       5.4216              0.0000     1.4337 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1585    0.0000 &   1.4338 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1595    0.0794     1.5131 r
  core/be/be_mem/csr/n942 (net)                 2       8.1545              0.0000     1.5131 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1595    0.0000 &   1.5132 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2099    0.0773     1.5905 f
  core/be/be_mem/csr/n1274 (net)                4      12.4214              0.0000     1.5905 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2099    0.0001 &   1.5906 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0768     1.6674 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6674 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6675 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7268 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7268 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7295 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7677 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7677 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7703 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.8021 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.8021 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.8022 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8371 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8371 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8411 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9444 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9444 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9444 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9444 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9444 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9809 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9809 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9851 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0431 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0431 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0431 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0433 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.1082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.1082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.1083 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1768 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1768 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1769 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2373 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2373 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2374 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3607 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3607 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5543 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5543 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5544 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0404   0.0000 &   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0521   2.6702 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.6519   0.0000   2.6702 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6702 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.6519      0.0000     2.6702 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.6703 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0318     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4979      0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4979         0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4979            0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4979   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4979   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4979   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4979   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0266   0.0568   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1912   0.0000   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1912   0.0000   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0266   0.0000 &   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0638   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8827 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8827 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8827 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8827 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9749 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9749 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9749 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9749 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9771 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0515 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0515 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0546 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.1109 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.1109 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.1110 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1884 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1884 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1911 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2491 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2491 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2491 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3698 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3698 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3698 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3698 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3698 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3698 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3698 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3698 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3698 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3698 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3703 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4432 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4432 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4432 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.6084 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.6084 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6237 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6988 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6988 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6989 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.9093 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.9093 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9093 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.9093 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9093 f
  core/be/flush (net)                                  73.8079              0.0000     3.9093 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9093 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.9093 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9377 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0649 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0649 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0649 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0649 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0701 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1902 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1902 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1902 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1902 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1902 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1902 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1902 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1902 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2178 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3802 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3802 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3802 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3802 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3899 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5329 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5329 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5349 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6359 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6359 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6363 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.8100 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.8100 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.8102 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8631 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8631 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8631 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9643 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9643 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9643 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9643 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9643 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9643 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9643 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9643 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9643 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9643 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9643 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9643 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9783 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0555 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0555 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0614 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1321 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1321 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1322 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2350 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2350 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2351 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2752 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2752 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2768 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4849 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4849 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4849 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4849 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.5171 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6458 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6458 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6868 f
  data arrival time                                                                    5.6868

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2132


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0737   0.2412   0.6770 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  21.7843   0.0000   0.6770 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6770 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   21.7843              0.0000     0.6770 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6770 f
  core/be/be_calculator/csr_cmd_o[71] (net)            21.7843              0.0000     0.6770 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6770 f
  core/be/csr_cmd[71] (net)                            21.7843              0.0000     0.6770 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6770 f
  core/be/be_mem/csr_cmd_i[71] (net)                   21.7843              0.0000     0.6770 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6770 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               21.7843              0.0000     0.6770 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0737    0.0006 &   0.6776 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0752    0.0472     0.7248 r
  core/be/be_mem/csr/n24 (net)                  2       8.0290              0.0000     0.7248 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0752    0.0000 &   0.7248 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0549    0.0356     0.7604 f
  core/be/be_mem/csr/n1 (net)                   1       4.4223              0.0000     0.7604 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0549    0.0000 &   0.7605 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0793    0.0420     0.8024 r
  core/be/be_mem/csr/n18 (net)                  2       4.7352              0.0000     0.8024 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0793    0.0000 &   0.8024 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1858    0.1126     0.9150 f
  core/be/be_mem/csr/n139 (net)                 5      18.7342              0.0000     0.9150 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1858    0.0004 &   0.9154 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1695    0.0968     1.0122 r
  core/be/be_mem/csr/n911 (net)                 4      13.3172              0.0000     1.0122 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1695    0.0001 &   1.0124 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1519    0.1018     1.1142 f
  core/be/be_mem/csr/n912 (net)                 4      11.6140              0.0000     1.1142 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1519    0.0001 &   1.1143 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4107    0.2150     1.3292 r
  core/be/be_mem/csr/n1701 (net)               16      47.0933              0.0000     1.3292 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4107    0.0008 &   1.3300 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1585    0.1037     1.4337 f
  core/be/be_mem/csr/n1712 (net)                2       5.4216              0.0000     1.4337 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1585    0.0000 &   1.4338 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1595    0.0794     1.5131 r
  core/be/be_mem/csr/n942 (net)                 2       8.1545              0.0000     1.5131 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1595    0.0000 &   1.5132 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2099    0.0773     1.5905 f
  core/be/be_mem/csr/n1274 (net)                4      12.4214              0.0000     1.5905 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2099    0.0001 &   1.5906 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0768     1.6674 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6674 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6675 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7268 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7268 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7295 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7677 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7677 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7703 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.8021 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.8021 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.8022 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8371 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8371 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8411 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9444 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9444 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9444 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9444 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9444 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9809 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9809 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9851 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0431 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0431 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0431 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0433 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.1082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.1082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.1083 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1768 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1768 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1769 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2373 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2373 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2374 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3607 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3607 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5543 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5543 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5544 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.4268      0.0000     2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0404    0.0000 &   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0547    0.0338     2.6519 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9585         0.0000     2.6519 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0547    0.0000 &   2.6520 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0509    0.0706     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   9.7202      0.0000     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   9.7202         0.0000     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   9.7202            0.0000     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   9.7202   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   9.7202   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   9.7202   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   9.7202   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/INP (INVX2)   0.0509   0.0001 &   2.7227 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/ZN (INVX2)   0.0296   0.0228   2.7454 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/n2 (net)     1   9.0404   0.0000   2.7454 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/INP (INVX2)   0.0296   0.0000 &   2.7454 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/ZN (INVX2)   0.0279   0.0182   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.0159   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   8.0159   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0279   0.0001 &   2.7637 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0553   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8789 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8789 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8789 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8789 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8790 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9734 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0477 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0477 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0477 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0477 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0477 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0477 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0509 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.1072 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.1072 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.1072 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1846 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1846 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1873 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2453 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2453 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2453 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3660 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3660 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3660 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3660 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3660 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3660 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3660 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3660 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3660 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3660 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3665 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4394 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4394 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4395 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.6046 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.6046 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6199 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6951 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6951 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6951 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.9055 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.9055 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9055 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.9055 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9055 f
  core/be/flush (net)                                  73.8079              0.0000     3.9055 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9055 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.9055 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9339 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0611 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0611 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0611 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0611 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0663 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1864 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1864 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1864 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1864 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1864 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1864 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1864 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1864 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2140 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3765 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3765 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3765 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3765 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3861 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5292 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5292 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5312 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6322 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6322 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6325 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.8063 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.8063 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.8064 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8593 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8593 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8594 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9605 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9605 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9605 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9605 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9605 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9605 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9605 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9605 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9605 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9605 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9605 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9605 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9746 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0517 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0517 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0576 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1284 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1284 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1284 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2313 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2313 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2313 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2714 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2714 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2730 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4811 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4811 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4811 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4811 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.5134 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6420 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6420 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6831 f
  data arrival time                                                                    5.6831

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2169


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0642   0.2122   0.6480 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  14.2618   0.0000   0.6480 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6480 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   14.2618              0.0000     0.6480 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6480 r
  core/be/be_calculator/csr_cmd_o[73] (net)            14.2618              0.0000     0.6480 r
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6480 r
  core/be/csr_cmd[73] (net)                            14.2618              0.0000     0.6480 r
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6480 r
  core/be/be_mem/csr_cmd_i[73] (net)                   14.2618              0.0000     0.6480 r
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6480 r
  core/be/be_mem/csr/csr_cmd_i[73] (net)               14.2618              0.0000     0.6480 r
  core/be/be_mem/csr/icc_place118/INP (INVX1)                     0.0642    0.0003 &   0.6482 r
  core/be/be_mem/csr/icc_place118/ZN (INVX1)                      0.1386    0.0903     0.7385 f
  core/be/be_mem/csr/n852 (net)                12      50.1881              0.0000     0.7385 f
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1386    0.0018 &   0.7403 f
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1588    0.0902     0.8305 r
  core/be/be_mem/csr/n195 (net)                 3      19.5852              0.0000     0.8305 r
  core/be/be_mem/csr/U51/INP (INVX2)                              0.1588    0.0001 &   0.8307 r
  core/be/be_mem/csr/U51/ZN (INVX2)                               0.0704    0.0463     0.8770 f
  core/be/be_mem/csr/n928 (net)                 5      20.3071              0.0000     0.8770 f
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0704    0.0001 &   0.8771 f
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0588    0.0327     0.9098 r
  core/be/be_mem/csr/n19 (net)                  1       2.1373              0.0000     0.9098 r
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0588    0.0000 &   0.9098 r
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.0843    0.0560     0.9659 f
  core/be/be_mem/csr/n83 (net)                  2       6.3999              0.0000     0.9659 f
  core/be/be_mem/csr/U55/INP (INVX0)                              0.0843    0.0000 &   0.9659 f
  core/be/be_mem/csr/U55/ZN (INVX0)                               0.0603    0.0374     1.0034 r
  core/be/be_mem/csr/n76 (net)                  2       4.7830              0.0000     1.0034 r
  core/be/be_mem/csr/U151/IN1 (NAND2X0)                           0.0603    0.0000 &   1.0034 r
  core/be/be_mem/csr/U151/QN (NAND2X0)                            0.0690    0.0457     1.0491 f
  core/be/be_mem/csr/n77 (net)                  1       3.8816              0.0000     1.0491 f
  core/be/be_mem/csr/U152/IN2 (NAND2X1)                           0.0690    0.0000 &   1.0491 f
  core/be/be_mem/csr/U152/QN (NAND2X1)                            0.7661    0.3557 @   1.4048 r
  core/be/be_mem/csr/n1543 (net)               44     173.9809              0.0000     1.4048 r
  core/be/be_mem/csr/U1217/IN2 (NOR2X0)                           0.7663    0.0233 @   1.4280 r
  core/be/be_mem/csr/U1217/QN (NOR2X0)                            0.2507    0.1477     1.5757 f
  core/be/be_mem/csr/n1273 (net)                2       6.6922              0.0000     1.5757 f
  core/be/be_mem/csr/U1693/IN3 (NAND4X0)                          0.2507    0.0001 &   1.5758 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0799     1.6557 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6557 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6558 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7151 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7151 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7178 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7560 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7560 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7586 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7905 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7905 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7905 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8254 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8254 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8295 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9327 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9327 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9327 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9327 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9327 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9693 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9693 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9735 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0314 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0314 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0314 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0967 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4782 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4782 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4783 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0404   0.0000 &   2.6065 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0521   2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.6519   0.0000   2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.6519      0.0000     2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0318     2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4979      0.0000     2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4979         0.0000     2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4979            0.0000     2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4979   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4979   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4979   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4979   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0266   0.0568   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1912   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1912   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0266   0.0000 &   2.7473 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0638   2.8111 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8111 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8111 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8111 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8112 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8711 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9632 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9632 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9632 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9632 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9655 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0398 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0398 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0398 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0398 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0398 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0398 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0430 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0993 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0993 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0993 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1767 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1767 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1795 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2374 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2374 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2374 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3581 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3581 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3581 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3581 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3581 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3581 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3581 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3581 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3581 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3581 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3586 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4315 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4315 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4316 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5967 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5967 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6120 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6872 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6872 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6872 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8976 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8976 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8976 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8976 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8976 f
  core/be/flush (net)                                  73.8079              0.0000     3.8976 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8976 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8976 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9260 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0532 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0532 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0532 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0532 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0584 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1785 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1785 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1785 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1785 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1785 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1785 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1785 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1785 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2061 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3686 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3686 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3686 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3686 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3782 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5213 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5213 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5233 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6243 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6243 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6246 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7984 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7984 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7985 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8514 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8514 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8515 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9526 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9526 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9526 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9526 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9526 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9526 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9526 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9526 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9526 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9526 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9667 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0438 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0438 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0497 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1205 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1205 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1205 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2234 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2234 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2234 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2635 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2635 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2651 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4732 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4732 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4732 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4732 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.5055 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6342 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6342 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6752 f
  data arrival time                                                                    5.6752

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2248


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0737   0.2412   0.6770 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  21.7843   0.0000   0.6770 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6770 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   21.7843              0.0000     0.6770 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6770 f
  core/be/be_calculator/csr_cmd_o[71] (net)            21.7843              0.0000     0.6770 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6770 f
  core/be/csr_cmd[71] (net)                            21.7843              0.0000     0.6770 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6770 f
  core/be/be_mem/csr_cmd_i[71] (net)                   21.7843              0.0000     0.6770 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6770 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               21.7843              0.0000     0.6770 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0737    0.0006 &   0.6776 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0752    0.0472     0.7248 r
  core/be/be_mem/csr/n24 (net)                  2       8.0290              0.0000     0.7248 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0752    0.0000 &   0.7248 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0549    0.0356     0.7604 f
  core/be/be_mem/csr/n1 (net)                   1       4.4223              0.0000     0.7604 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0549    0.0000 &   0.7605 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0793    0.0420     0.8024 r
  core/be/be_mem/csr/n18 (net)                  2       4.7352              0.0000     0.8024 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0793    0.0000 &   0.8024 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1858    0.1126     0.9150 f
  core/be/be_mem/csr/n139 (net)                 5      18.7342              0.0000     0.9150 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1858    0.0004 &   0.9154 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1695    0.0968     1.0122 r
  core/be/be_mem/csr/n911 (net)                 4      13.3172              0.0000     1.0122 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1695    0.0001 &   1.0124 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1519    0.1018     1.1142 f
  core/be/be_mem/csr/n912 (net)                 4      11.6140              0.0000     1.1142 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1519    0.0001 &   1.1143 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4107    0.2150     1.3292 r
  core/be/be_mem/csr/n1701 (net)               16      47.0933              0.0000     1.3292 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4107    0.0008 &   1.3300 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1585    0.1037     1.4337 f
  core/be/be_mem/csr/n1712 (net)                2       5.4216              0.0000     1.4337 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1585    0.0000 &   1.4338 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1595    0.0794     1.5131 r
  core/be/be_mem/csr/n942 (net)                 2       8.1545              0.0000     1.5131 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1595    0.0000 &   1.5132 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2099    0.0773     1.5905 f
  core/be/be_mem/csr/n1274 (net)                4      12.4214              0.0000     1.5905 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2099    0.0001 &   1.5906 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0768     1.6674 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6674 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6675 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7268 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7268 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7295 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7677 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7677 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7703 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.8021 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.8021 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.8022 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8371 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8371 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8411 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9444 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9444 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9444 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9444 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9444 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9809 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9809 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9851 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0431 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0431 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0431 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0433 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.1082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.1082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.1083 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1769 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1769 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1769 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2373 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2373 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2374 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3607 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3607 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5543 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5543 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5544 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0404   0.0000 &   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0521   2.6702 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.6519   0.0000   2.6702 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6702 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.6519      0.0000     2.6702 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.6703 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0318     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4979      0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4979         0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4979            0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4979   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4979   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4979   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4979   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0266   0.0568   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1912   0.0000   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1912   0.0000   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0266   0.0000 &   2.7589 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0638   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8228 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8827 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8827 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8827 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8827 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8828 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9749 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9749 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9749 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9749 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9771 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0515 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0515 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0515 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0546 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.1109 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.1109 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.1110 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1884 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1884 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1911 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2491 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2491 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2491 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3698 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3698 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3698 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3698 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3698 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3698 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3698 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3698 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3698 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3698 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3703 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4432 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4432 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4432 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.6084 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.6084 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6237 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6988 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6988 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6989 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.9093 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.9093 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9093 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.9093 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9093 f
  core/be/flush (net)                                  73.8079              0.0000     3.9093 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9093 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.9093 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9377 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0649 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0649 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0649 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0649 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0701 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1902 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1902 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1902 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1902 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1902 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1902 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1902 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1902 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2178 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3802 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3802 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3802 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3802 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3899 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5329 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5329 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5349 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6359 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6359 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6363 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.8100 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.8100 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.8102 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8631 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8631 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8631 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9643 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9643 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9643 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9643 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9643 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9643 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9643 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9643 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9643 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9643 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9643 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9643 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9783 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0555 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0555 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0614 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1321 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1321 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1322 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2350 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2350 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2351 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2752 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2752 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2768 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4849 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4849 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4849 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4849 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.5171 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6400 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6400 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6727 f
  data arrival time                                                                    5.6727

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2273


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0642   0.2122   0.6480 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  14.2618   0.0000   0.6480 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6480 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   14.2618              0.0000     0.6480 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6480 r
  core/be/be_calculator/csr_cmd_o[73] (net)            14.2618              0.0000     0.6480 r
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6480 r
  core/be/csr_cmd[73] (net)                            14.2618              0.0000     0.6480 r
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6480 r
  core/be/be_mem/csr_cmd_i[73] (net)                   14.2618              0.0000     0.6480 r
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6480 r
  core/be/be_mem/csr/csr_cmd_i[73] (net)               14.2618              0.0000     0.6480 r
  core/be/be_mem/csr/icc_place118/INP (INVX1)                     0.0642    0.0003 &   0.6482 r
  core/be/be_mem/csr/icc_place118/ZN (INVX1)                      0.1386    0.0903     0.7385 f
  core/be/be_mem/csr/n852 (net)                12      50.1881              0.0000     0.7385 f
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1386    0.0018 &   0.7403 f
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1588    0.0902     0.8305 r
  core/be/be_mem/csr/n195 (net)                 3      19.5852              0.0000     0.8305 r
  core/be/be_mem/csr/U51/INP (INVX2)                              0.1588    0.0001 &   0.8307 r
  core/be/be_mem/csr/U51/ZN (INVX2)                               0.0704    0.0463     0.8770 f
  core/be/be_mem/csr/n928 (net)                 5      20.3071              0.0000     0.8770 f
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0704    0.0001 &   0.8771 f
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0588    0.0327     0.9098 r
  core/be/be_mem/csr/n19 (net)                  1       2.1373              0.0000     0.9098 r
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0588    0.0000 &   0.9098 r
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.0843    0.0560     0.9659 f
  core/be/be_mem/csr/n83 (net)                  2       6.3999              0.0000     0.9659 f
  core/be/be_mem/csr/U55/INP (INVX0)                              0.0843    0.0000 &   0.9659 f
  core/be/be_mem/csr/U55/ZN (INVX0)                               0.0603    0.0374     1.0034 r
  core/be/be_mem/csr/n76 (net)                  2       4.7830              0.0000     1.0034 r
  core/be/be_mem/csr/U151/IN1 (NAND2X0)                           0.0603    0.0000 &   1.0034 r
  core/be/be_mem/csr/U151/QN (NAND2X0)                            0.0690    0.0457     1.0491 f
  core/be/be_mem/csr/n77 (net)                  1       3.8816              0.0000     1.0491 f
  core/be/be_mem/csr/U152/IN2 (NAND2X1)                           0.0690    0.0000 &   1.0491 f
  core/be/be_mem/csr/U152/QN (NAND2X1)                            0.7661    0.3557 @   1.4048 r
  core/be/be_mem/csr/n1543 (net)               44     173.9809              0.0000     1.4048 r
  core/be/be_mem/csr/U1217/IN2 (NOR2X0)                           0.7663    0.0233 @   1.4280 r
  core/be/be_mem/csr/U1217/QN (NOR2X0)                            0.2507    0.1477     1.5757 f
  core/be/be_mem/csr/n1273 (net)                2       6.6922              0.0000     1.5757 f
  core/be/be_mem/csr/U1693/IN3 (NAND4X0)                          0.2507    0.0001 &   1.5758 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0799     1.6557 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6557 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6558 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7151 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7151 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7178 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7560 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7560 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7586 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7905 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7905 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7905 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8254 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8254 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8295 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9327 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9327 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9327 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9327 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9327 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9693 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9693 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9735 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0314 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0314 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0314 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0967 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4782 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4782 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4783 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.4268      0.0000     2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0404    0.0000 &   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0547    0.0338     2.6403 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9585         0.0000     2.6403 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0547    0.0000 &   2.6403 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0509    0.0706     2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   9.7202      0.0000     2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   9.7202         0.0000     2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   9.7202            0.0000     2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   9.7202   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   9.7202   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   9.7202   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   9.7202   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/INP (INVX2)   0.0509   0.0001 &   2.7110 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/ZN (INVX2)   0.0296   0.0228   2.7338 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/n2 (net)     1   9.0404   0.0000   2.7338 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/INP (INVX2)   0.0296   0.0000 &   2.7338 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/ZN (INVX2)   0.0279   0.0182   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.0159   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   8.0159   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0279   0.0001 &   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0553   2.8073 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8073 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8073 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8073 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8074 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8673 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8673 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8673 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8673 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8674 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9594 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9594 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9594 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9594 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9617 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0360 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0360 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0360 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0360 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0360 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0360 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0392 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0955 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0955 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0956 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1730 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1730 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1757 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2336 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2336 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2337 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3544 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3544 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3544 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3544 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3544 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3544 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3544 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3544 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3544 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3544 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3549 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4278 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4278 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4278 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5930 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5930 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6083 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6834 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6834 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6834 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8938 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8938 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8938 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8938 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8938 f
  core/be/flush (net)                                  73.8079              0.0000     3.8938 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8938 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8938 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9223 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0494 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0494 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0494 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0494 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0547 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1748 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1748 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1748 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1748 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1748 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1748 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1748 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1748 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2024 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3648 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3648 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3648 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3648 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3745 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5175 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5175 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5195 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6205 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6205 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6209 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7946 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7946 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7948 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8477 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8477 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8477 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9489 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9489 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9489 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9489 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9489 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9489 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9489 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9489 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9489 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9489 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9489 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9489 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9629 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0401 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0401 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0460 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1167 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1167 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1168 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2196 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2196 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2196 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2597 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2597 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2613 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4695 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4695 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4695 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4695 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.5017 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6304 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6304 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6714 f
  data arrival time                                                                    5.6714

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2286


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0563   0.2301   0.6659 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  14.0876   0.0000   0.6659 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6659 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   14.0876              0.0000     0.6659 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6659 f
  core/be/be_calculator/csr_cmd_o[73] (net)            14.0876              0.0000     0.6659 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6659 f
  core/be/csr_cmd[73] (net)                            14.0876              0.0000     0.6659 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6659 f
  core/be/be_mem/csr_cmd_i[73] (net)                   14.0876              0.0000     0.6659 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6659 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               14.0876              0.0000     0.6659 f
  core/be/be_mem/csr/icc_place118/INP (INVX1)                     0.0563    0.0003 &   0.6662 f
  core/be/be_mem/csr/icc_place118/ZN (INVX1)                      0.1645    0.0893     0.7555 r
  core/be/be_mem/csr/n852 (net)                12      51.1715              0.0000     0.7555 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1645    0.0018 &   0.7573 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1307    0.0978     0.8551 f
  core/be/be_mem/csr/n195 (net)                 3      19.3322              0.0000     0.8551 f
  core/be/be_mem/csr/U51/INP (INVX2)                              0.1307    0.0001 &   0.8552 f
  core/be/be_mem/csr/U51/ZN (INVX2)                               0.0721    0.0429     0.8981 r
  core/be/be_mem/csr/n928 (net)                 5      20.6654              0.0000     0.8981 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0721    0.0001 &   0.8982 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0564    0.0352     0.9334 f
  core/be/be_mem/csr/n19 (net)                  1       2.1078              0.0000     0.9334 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0564    0.0000 &   0.9334 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.0977    0.0527     0.9861 r
  core/be/be_mem/csr/n83 (net)                  2       6.5188              0.0000     0.9861 r
  core/be/be_mem/csr/U55/INP (INVX0)                              0.0977    0.0000 &   0.9862 r
  core/be/be_mem/csr/U55/ZN (INVX0)                               0.0556    0.0401     1.0263 f
  core/be/be_mem/csr/n76 (net)                  2       4.7240              0.0000     1.0263 f
  core/be/be_mem/csr/U151/IN1 (NAND2X0)                           0.0556    0.0000 &   1.0263 f
  core/be/be_mem/csr/U151/QN (NAND2X0)                            0.0805    0.0424     1.0687 r
  core/be/be_mem/csr/n77 (net)                  1       3.9586              0.0000     1.0687 r
  core/be/be_mem/csr/U152/IN2 (NAND2X1)                           0.0805    0.0000 &   1.0687 r
  core/be/be_mem/csr/U152/QN (NAND2X1)                            0.7421    0.3822 @   1.4509 f
  core/be/be_mem/csr/n1543 (net)               44     172.1134              0.0000     1.4509 f
  core/be/be_mem/csr/U1217/IN2 (NOR2X0)                           0.7423    0.0223 @   1.4732 f
  core/be/be_mem/csr/U1217/QN (NOR2X0)                            0.2161    0.0708     1.5440 r
  core/be/be_mem/csr/n1273 (net)                2       6.8422              0.0000     1.5440 r
  core/be/be_mem/csr/U1693/IN3 (NAND4X0)                          0.2161    0.0001 &   1.5440 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0637     1.6078 f
  core/be/be_mem/csr/n1278 (net)                1       5.8054              0.0000     1.6078 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0001 &   1.6078 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0986    0.0582     1.6660 r
  core/be/be_mem/csr/n1280 (net)                1       7.5847              0.0000     1.6660 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0986    0.0026 &   1.6687 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0628    0.0409     1.7095 f
  core/be/be_mem/csr/n1285 (net)                1       5.2452              0.0000     1.7095 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0628    0.0020 &   1.7115 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0291     1.7406 r
  core/be/be_mem/csr/n1287 (net)                1       3.2236              0.0000     1.7406 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0562    0.0000 &   1.7406 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0652    0.0391     1.7797 f
  core/be/be_mem/csr/n1295 (net)                1       2.7252              0.0000     1.7797 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0652    0.0000 &   1.7797 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0326    0.1026     1.8824 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5991              0.0000     1.8824 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8824 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5991              0.0000     1.8824 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0326    0.0000 &   1.8824 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1200    0.0400     1.9224 f
  core/be/be_mem/n8 (net)                       1       9.6053              0.0000     1.9224 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1200    0.0039 &   1.9263 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0900    0.0568     1.9831 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.8034   0.0000   1.9831 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9831 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.8034              0.0000     1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.8034              0.0000     1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.8034             0.0000     1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.8034   0.0000   1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0900   0.0002 &   1.9833 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0374   0.0268   2.0101 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.5596   0.0000   2.0101 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0374   0.0000 &   2.0101 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0485   0.0304   2.0405 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0098   0.0000   2.0405 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0485   0.0001 &   2.0406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0564   0.0745   2.1151 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  11.0258   0.0000   2.1151 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0564   0.0000 &   2.1152 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0387   0.0304   2.1456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.4532   0.0000   2.1456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0387   0.0000 &   2.1456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0459   0.0290   2.1746 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8873   0.0000   2.1746 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1747 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0440   0.0696   2.2443 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   8.1010   0.0000   2.2443 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0440   0.0000 &   2.2443 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0346   0.0276   2.2719 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.0857   0.0000   2.2719 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0346   0.0000 &   2.2719 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0474   0.0297   2.3016 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.8944   0.0000   2.3016 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0474   0.0001 &   2.3016 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0475   0.0719   2.3735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.3880   0.0000   2.3735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0475   0.0000 &   2.3735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0449   0.0698   2.4434 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.9619   0.0000   2.4434 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0449   0.0000 &   2.4434 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0466   0.0359   2.4793 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   8.9530   0.0000   2.4793 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0466   0.0000 &   2.4793 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0355   0.0225   2.5019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.2056   0.0000   2.5019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0355   0.0000 &   2.5019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0453   0.0677   2.5696 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6136   0.0000   2.5696 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0453   0.0000 &   2.5696 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0296   0.0559   2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7708   0.0000   2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7708      0.0000     2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0296    0.0000 &   2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0337    0.0265     2.6520 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.9538         0.0000     2.6520 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0337    0.0000 &   2.6520 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0358     2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.4698      0.0000     2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.4698         0.0000     2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.4698            0.0000     2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.4698   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.4698   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.4698   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.4698   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0594   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8372   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8372   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0302   0.0000 &   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0362   0.0520   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   5.2195   0.0000   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   5.2195   0.0000   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0362   0.0001 &   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0673   2.8666 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8666 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8666 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8666 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8667 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9587 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9587 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9587 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9587 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9610 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0353 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0353 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0353 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0353 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0353 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0353 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0385 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0948 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0948 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0949 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1723 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1723 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1750 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2330 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2330 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2330 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3537 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3537 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3537 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3537 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3537 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3537 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3537 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3537 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3537 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3537 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3542 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4271 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4271 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4271 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5923 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5923 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6076 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6827 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6827 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6828 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8931 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8931 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8931 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8931 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8931 f
  core/be/flush (net)                                  73.8079              0.0000     3.8931 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8931 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8931 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9216 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0487 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0487 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0487 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0487 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0540 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1741 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1741 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1741 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1741 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1741 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1741 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1741 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1741 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2017 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3641 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3641 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3641 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3641 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3738 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5168 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5168 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5188 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6198 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6198 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6202 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7939 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7939 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7941 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8470 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8470 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8470 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9482 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9482 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9482 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9482 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9482 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9482 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9482 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9482 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9482 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9482 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9482 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9482 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9622 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0394 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0394 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0453 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1160 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1160 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1161 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2189 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2189 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2189 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2590 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2590 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2607 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4688 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4688 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4688 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4688 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.5010 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6297 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6297 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6707 f
  data arrival time                                                                    5.6707

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2293


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0737   0.2412   0.6770 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  21.7843   0.0000   0.6770 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6770 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   21.7843              0.0000     0.6770 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.6770 f
  core/be/be_calculator/csr_cmd_o[71] (net)            21.7843              0.0000     0.6770 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.6770 f
  core/be/csr_cmd[71] (net)                            21.7843              0.0000     0.6770 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.6770 f
  core/be/be_mem/csr_cmd_i[71] (net)                   21.7843              0.0000     0.6770 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.6770 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               21.7843              0.0000     0.6770 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0737    0.0006 &   0.6776 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0752    0.0472     0.7248 r
  core/be/be_mem/csr/n24 (net)                  2       8.0290              0.0000     0.7248 r
  core/be/be_mem/csr/U7/IN1 (NAND2X1)                             0.0752    0.0000 &   0.7248 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0549    0.0356     0.7604 f
  core/be/be_mem/csr/n1 (net)                   1       4.4223              0.0000     0.7604 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0549    0.0000 &   0.7605 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0793    0.0420     0.8024 r
  core/be/be_mem/csr/n18 (net)                  2       4.7352              0.0000     0.8024 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0793    0.0000 &   0.8024 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1858    0.1126     0.9150 f
  core/be/be_mem/csr/n139 (net)                 5      18.7342              0.0000     0.9150 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1858    0.0004 &   0.9154 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1695    0.0968     1.0122 r
  core/be/be_mem/csr/n911 (net)                 4      13.3172              0.0000     1.0122 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1695    0.0001 &   1.0124 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1519    0.1018     1.1142 f
  core/be/be_mem/csr/n912 (net)                 4      11.6140              0.0000     1.1142 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1519    0.0001 &   1.1143 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4107    0.2150     1.3292 r
  core/be/be_mem/csr/n1701 (net)               16      47.0933              0.0000     1.3292 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4107    0.0008 &   1.3300 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1585    0.1037     1.4337 f
  core/be/be_mem/csr/n1712 (net)                2       5.4216              0.0000     1.4337 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1585    0.0000 &   1.4338 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1595    0.0794     1.5131 r
  core/be/be_mem/csr/n942 (net)                 2       8.1545              0.0000     1.5131 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1595    0.0000 &   1.5132 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2099    0.0773     1.5905 f
  core/be/be_mem/csr/n1274 (net)                4      12.4214              0.0000     1.5905 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2099    0.0001 &   1.5906 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0768     1.6674 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6674 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6675 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7268 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7268 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7295 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7677 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7677 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7703 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.8021 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.8021 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.8022 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8371 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8371 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8411 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9444 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9444 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9444 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9444 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9444 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9809 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9809 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9851 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0431 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0431 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0431 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0431 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0433 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0740 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.1082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.1082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.1083 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1769 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1769 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1769 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.2059 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2373 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2373 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2374 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.3009 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3607 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3607 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3608 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4264 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4899 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5286 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5543 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5543 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5544 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.4268      0.0000     2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0404    0.0000 &   2.6181 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0547    0.0338     2.6519 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9585         0.0000     2.6519 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0547    0.0000 &   2.6520 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0509    0.0706     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   9.7202      0.0000     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   9.7202         0.0000     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   9.7202            0.0000     2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   9.7202   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   9.7202   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   9.7202   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   9.7202   0.0000   2.7226 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/INP (INVX2)   0.0509   0.0001 &   2.7227 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/ZN (INVX2)   0.0296   0.0228   2.7454 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/n2 (net)     1   9.0404   0.0000   2.7454 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/INP (INVX2)   0.0296   0.0000 &   2.7454 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/ZN (INVX2)   0.0279   0.0182   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.0159   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   8.0159   0.0000   2.7636 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0279   0.0001 &   2.7637 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0553   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8190 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8191 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8789 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8789 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8789 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8789 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8790 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9711 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9734 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0477 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0477 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0477 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0477 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0477 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0477 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0509 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.1072 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.1072 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.1072 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1846 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1846 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1873 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2453 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2453 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2453 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3660 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3660 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3660 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3660 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3660 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3660 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3660 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3660 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3660 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3660 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3665 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4394 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4394 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4395 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.6046 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.6046 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6199 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6951 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6951 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6951 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.9055 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.9055 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9055 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.9055 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9055 f
  core/be/flush (net)                                  73.8079              0.0000     3.9055 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9055 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.9055 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9339 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0611 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0611 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0611 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0611 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0663 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1864 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1864 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1864 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1864 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1864 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1864 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1864 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1864 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2140 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3765 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3765 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3765 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3765 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3861 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5292 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5292 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5312 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6322 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6322 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6325 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.8063 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.8063 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.8064 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8593 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8593 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8594 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9605 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9605 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9605 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9605 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9605 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9605 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9605 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9605 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9605 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9605 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9605 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9605 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9746 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0517 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0517 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0576 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1284 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1284 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1284 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2313 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2313 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2313 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2714 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2714 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2730 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4811 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4811 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4811 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4811 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.5134 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6363 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6363 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6690 f
  data arrival time                                                                    5.6690

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2311


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0563   0.2301   0.6659 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  14.0876   0.0000   0.6659 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6659 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   14.0876              0.0000     0.6659 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6659 f
  core/be/be_calculator/csr_cmd_o[73] (net)            14.0876              0.0000     0.6659 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6659 f
  core/be/csr_cmd[73] (net)                            14.0876              0.0000     0.6659 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6659 f
  core/be/be_mem/csr_cmd_i[73] (net)                   14.0876              0.0000     0.6659 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6659 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               14.0876              0.0000     0.6659 f
  core/be/be_mem/csr/icc_place118/INP (INVX1)                     0.0563    0.0003 &   0.6662 f
  core/be/be_mem/csr/icc_place118/ZN (INVX1)                      0.1645    0.0893     0.7555 r
  core/be/be_mem/csr/n852 (net)                12      51.1715              0.0000     0.7555 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1645    0.0018 &   0.7573 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1307    0.0978     0.8551 f
  core/be/be_mem/csr/n195 (net)                 3      19.3322              0.0000     0.8551 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1307    0.0001 &   0.8552 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0618    0.0356     0.8908 r
  core/be/be_mem/csr/n38 (net)                  1       3.1002              0.0000     0.8908 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0618    0.0000 &   0.8908 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0775    0.0591     0.9499 f
  core/be/be_mem/csr/n53 (net)                  3       7.4732              0.0000     0.9499 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0775    0.0000 &   0.9499 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1063    0.0649     1.0148 r
  core/be/be_mem/csr/n51 (net)                  2       8.3845              0.0000     1.0148 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1063    0.0001 &   1.0149 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1034    0.0500     1.0649 f
  core/be/be_mem/csr/n1290 (net)                1       4.3137              0.0000     1.0649 f
  core/be/be_mem/csr/icc_place155/INP (NBUFFX2)                   0.1034    0.0000 &   1.0649 f
  core/be/be_mem/csr/icc_place155/Z (NBUFFX2)                     0.2590    0.1886 @   1.2535 f
  core/be/be_mem/csr/n1325 (net)               43     166.7962              0.0000     1.2535 f
  core/be/be_mem/csr/icc_place156/INP (INVX0)                     0.2594    0.0023 @   1.2558 f
  core/be/be_mem/csr/icc_place156/ZN (INVX0)                      0.1376    0.0808     1.3366 r
  core/be/be_mem/csr/n1355 (net)                3      10.6413              0.0000     1.3366 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1376    0.0001 &   1.3367 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0623    0.0396     1.3763 f
  core/be/be_mem/csr/n916 (net)                 1       3.5171              0.0000     1.3763 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0623    0.0000 &   1.3763 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.1122    0.0397     1.4159 r
  core/be/be_mem/csr/n917 (net)                 1       3.7784              0.0000     1.4159 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.1122    0.0000 &   1.4160 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0826    0.0483     1.4642 f
  core/be/be_mem/csr/n1116 (net)                2       9.0572              0.0000     1.4642 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0826    0.0001 &   1.4643 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0678    0.0382     1.5025 r
  core/be/be_mem/csr/n923 (net)                 1       7.5834              0.0000     1.5025 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0678    0.0001 &   1.5026 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0732    0.0405     1.5431 f
  core/be/be_mem/csr/n1332 (net)                4      15.9212              0.0000     1.5431 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0732    0.0001 &   1.5431 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0347    0.0202     1.5633 r
  core/be/be_mem/csr/n1275 (net)                1       2.7850              0.0000     1.5633 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0347    0.0000 &   1.5633 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0425     1.6059 f
  core/be/be_mem/csr/n1278 (net)                1       5.8054              0.0000     1.6059 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0001 &   1.6059 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0986    0.0582     1.6642 r
  core/be/be_mem/csr/n1280 (net)                1       7.5847              0.0000     1.6642 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0986    0.0026 &   1.6668 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0628    0.0409     1.7077 f
  core/be/be_mem/csr/n1285 (net)                1       5.2452              0.0000     1.7077 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0628    0.0020 &   1.7096 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0291     1.7387 r
  core/be/be_mem/csr/n1287 (net)                1       3.2236              0.0000     1.7387 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0562    0.0000 &   1.7387 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0652    0.0391     1.7779 f
  core/be/be_mem/csr/n1295 (net)                1       2.7252              0.0000     1.7779 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0652    0.0000 &   1.7779 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0326    0.1026     1.8805 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5991              0.0000     1.8805 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8805 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5991              0.0000     1.8805 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0326    0.0000 &   1.8805 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1200    0.0400     1.9205 f
  core/be/be_mem/n8 (net)                       1       9.6053              0.0000     1.9205 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1200    0.0039 &   1.9244 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0900    0.0568     1.9812 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.8034   0.0000   1.9812 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9812 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.8034              0.0000     1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.8034              0.0000     1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.8034             0.0000     1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.8034   0.0000   1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0900   0.0002 &   1.9814 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0374   0.0268   2.0082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.5596   0.0000   2.0082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0374   0.0000 &   2.0082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0485   0.0304   2.0386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0098   0.0000   2.0386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0485   0.0001 &   2.0387 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0564   0.0745   2.1132 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  11.0258   0.0000   2.1132 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0564   0.0000 &   2.1133 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0387   0.0304   2.1437 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.4532   0.0000   2.1437 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0387   0.0000 &   2.1437 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0459   0.0290   2.1727 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8873   0.0000   2.1727 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1728 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0440   0.0696   2.2424 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   8.1010   0.0000   2.2424 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0440   0.0000 &   2.2424 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0346   0.0276   2.2700 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.0857   0.0000   2.2700 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0346   0.0000 &   2.2700 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0474   0.0297   2.2997 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.8944   0.0000   2.2997 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0474   0.0001 &   2.2998 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0475   0.0719   2.3716 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.3880   0.0000   2.3716 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0475   0.0000 &   2.3717 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0449   0.0698   2.4415 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.9619   0.0000   2.4415 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0449   0.0000 &   2.4415 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0466   0.0359   2.4774 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   8.9530   0.0000   2.4774 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0466   0.0000 &   2.4774 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0355   0.0225   2.5000 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.2056   0.0000   2.5000 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0355   0.0000 &   2.5000 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0453   0.0677   2.5677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6136   0.0000   2.5677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0453   0.0000 &   2.5677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0296   0.0559   2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7708   0.0000   2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7708      0.0000     2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0296    0.0000 &   2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0337    0.0265     2.6501 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.9538         0.0000     2.6501 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0337    0.0000 &   2.6502 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0358     2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.4698      0.0000     2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.4698         0.0000     2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.4698            0.0000     2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.4698   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.4698   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.4698   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.4698   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0594   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8372   0.0000   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8372   0.0000   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0302   0.0000 &   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0362   0.0520   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   5.2195   0.0000   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   5.2195   0.0000   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0362   0.0001 &   2.7974 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0673   2.8647 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8647 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8647 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8647 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8648 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9569 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9569 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9569 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9569 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9591 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0335 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0335 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0335 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0335 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0335 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0335 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0367 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0930 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0930 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0930 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1704 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1704 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1731 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2311 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2311 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2311 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3518 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3518 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3518 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3518 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3518 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3518 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3518 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3518 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3518 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3518 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3523 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4252 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4252 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4252 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5904 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5904 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6057 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6809 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6809 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6809 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8913 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8913 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8913 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8913 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8913 f
  core/be/flush (net)                                  73.8079              0.0000     3.8913 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8913 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8913 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9197 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0469 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0469 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0469 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0469 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0521 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1722 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1722 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1722 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1722 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1722 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1722 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1722 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1722 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1998 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3622 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3622 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3622 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3622 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3719 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5150 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5150 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5169 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6179 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6179 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6183 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7921 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7921 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7922 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8451 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8451 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8451 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9463 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9463 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9463 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9463 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9463 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9463 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9463 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9463 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9463 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9463 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9463 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9463 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9604 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0375 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0375 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0434 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1142 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1142 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1142 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2170 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2170 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2171 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2572 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2572 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2588 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4669 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4669 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4669 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4669 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.4991 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6278 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6278 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6689 f
  data arrival time                                                                    5.6689

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2311


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4468     0.4468
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/CLK (DFFX1)   0.2472   0.0000   0.4468 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/Q (DFFX1)   0.0880   0.2508   0.6975 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (net)     3  28.0040   0.0000   0.6975 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6975 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (net)   28.0040              0.0000     0.6975 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (bp_be_pipe_mem_02_0)        0.0000     0.6975 f
  core/be/be_calculator/csr_cmd_o[68] (net)            28.0040              0.0000     0.6975 f
  core/be/be_calculator/csr_cmd_o[68] (bp_be_calculator_top_02_0)           0.0000     0.6975 f
  core/be/csr_cmd[68] (net)                            28.0040              0.0000     0.6975 f
  core/be/be_mem/csr_cmd_i[68] (bp_be_mem_top_02_0)                         0.0000     0.6975 f
  core/be/be_mem/csr_cmd_i[68] (net)                   28.0040              0.0000     0.6975 f
  core/be/be_mem/csr/csr_cmd_i[68] (bp_be_csr_02_0)                         0.0000     0.6975 f
  core/be/be_mem/csr/csr_cmd_i[68] (net)               28.0040              0.0000     0.6975 f
  core/be/be_mem/csr/U13/IN1 (NOR2X0)                             0.0880    0.0144 &   0.7119 f
  core/be/be_mem/csr/U13/QN (NOR2X0)                              0.1332    0.0747     0.7866 r
  core/be/be_mem/csr/n81 (net)                  4      11.8300              0.0000     0.7866 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1332    0.0001 &   0.7867 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0746    0.0499     0.8367 f
  core/be/be_mem/csr/n15 (net)                  2       6.7382              0.0000     0.8367 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0746    0.0000 &   0.8367 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0536    0.0335     0.8702 r
  core/be/be_mem/csr/n8 (net)                   1       3.9989              0.0000     0.8702 r
  core/be/be_mem/csr/U31/IN1 (NAND2X1)                            0.0536    0.0000 &   0.8702 r
  core/be/be_mem/csr/U31/QN (NAND2X1)                             0.0814    0.0371     0.9073 f
  core/be/be_mem/csr/n34 (net)                  2       6.2806              0.0000     0.9073 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0814    0.0000 &   0.9074 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.0979    0.0561     0.9634 r
  core/be/be_mem/csr/n26 (net)                  3       7.2038              0.0000     0.9634 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.0979    0.0000 &   0.9635 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.1519    0.0974     1.0608 f
  core/be/be_mem/csr/n1753 (net)                4      13.9921              0.0000     1.0608 f
  core/be/be_mem/csr/icc_place130/INP (INVX1)                     0.1519    0.0001 &   1.0609 f
  core/be/be_mem/csr/icc_place130/ZN (INVX1)                      0.3623    0.1957 @   1.2566 r
  core/be/be_mem/csr/n983 (net)                35     112.4841              0.0000     1.2566 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.3623    0.0011 @   1.2577 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1269    0.0814     1.3391 f
  core/be/be_mem/csr/n922 (net)                 1       2.4659              0.0000     1.3391 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1269    0.0000 &   1.3391 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1499    0.0932     1.4323 r
  core/be/be_mem/csr/n1602 (net)                3      12.4282              0.0000     1.4323 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1499    0.0001 &   1.4324 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1718    0.0931     1.5255 f
  core/be/be_mem/csr/n1587 (net)                4      18.5647              0.0000     1.5255 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1718    0.0000 &   1.5255 f
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0921    0.0582     1.5837 r
  core/be/be_mem/csr/n1332 (net)                4      16.2368              0.0000     1.5837 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0921    0.0001 &   1.5838 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0346    0.0225     1.6063 f
  core/be/be_mem/csr/n1275 (net)                1       2.7647              0.0000     1.6063 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0346    0.0000 &   1.6063 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0405     1.6468 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6468 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6468 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7062 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7062 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7088 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7471 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7471 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7497 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7815 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7815 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7815 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8165 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8165 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8205 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9238 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9238 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9238 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9238 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9238 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9603 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9603 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9645 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0225 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0225 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0225 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0226 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0876 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0876 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0877 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1562 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1562 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1563 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3401 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3401 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3402 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5079 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5079 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5337 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5337 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5338 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0404   0.0000 &   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0521   2.6496 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.6519   0.0000   2.6496 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6496 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.6519      0.0000     2.6496 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.6497 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0318     2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4979      0.0000     2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4979         0.0000     2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4979            0.0000     2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4979   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4979   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4979   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4979   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0266   0.0568   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1912   0.0000   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1912   0.0000   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0266   0.0000 &   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0638   2.8021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8022 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8622 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9565 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0308 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0308 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0340 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0903 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0903 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0904 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1678 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1678 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1705 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2285 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2285 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2285 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3492 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3492 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3492 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3492 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3492 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3492 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3492 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3492 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3492 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3492 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3497 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4226 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4226 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4226 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5878 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5878 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6031 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6782 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6782 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6783 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8886 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8886 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8886 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8886 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8886 f
  core/be/flush (net)                                  73.8079              0.0000     3.8886 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8886 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8886 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9171 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0442 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0495 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1696 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1696 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1696 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1696 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1696 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1696 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1696 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1696 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1972 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3596 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3596 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3596 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3596 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3693 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5123 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5123 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5143 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6153 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6153 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6157 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7894 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7894 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7896 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8425 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8425 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8425 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9437 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9437 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9437 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9437 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9437 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9437 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9437 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9437 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9437 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9437 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9437 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9437 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9577 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0349 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0349 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0408 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1115 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1115 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1116 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2144 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2144 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2144 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2545 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2545 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2562 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4643 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4643 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4643 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4643 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.4965 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6252 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6252 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6662 f
  data arrival time                                                                    5.6662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2338


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4453     0.4453
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.2465   0.0000   0.4453 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/Q (DFFX1)   0.0935   0.2538   0.6992 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (net)     5  30.3731   0.0000   0.6992 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6992 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (net)   30.3731              0.0000     0.6992 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (bp_be_pipe_mem_02_0)        0.0000     0.6992 f
  core/be/be_calculator/csr_cmd_o[80] (net)            30.3731              0.0000     0.6992 f
  core/be/be_calculator/csr_cmd_o[80] (bp_be_calculator_top_02_0)           0.0000     0.6992 f
  core/be/csr_cmd[80] (net)                            30.3731              0.0000     0.6992 f
  core/be/be_mem/csr_cmd_i[80] (bp_be_mem_top_02_0)                         0.0000     0.6992 f
  core/be/be_mem/csr_cmd_i[80] (net)                   30.3731              0.0000     0.6992 f
  core/be/be_mem/csr/csr_cmd_i[80] (bp_be_csr_02_0)                         0.0000     0.6992 f
  core/be/be_mem/csr/csr_cmd_i[80] (net)               30.3731              0.0000     0.6992 f
  core/be/be_mem/csr/U182/INP (INVX0)                             0.0935    0.0065 &   0.7057 f
  core/be/be_mem/csr/U182/ZN (INVX0)                              0.0902    0.0559     0.7616 r
  core/be/be_mem/csr/n1289 (net)                3       9.7502              0.0000     0.7616 r
  core/be/be_mem/csr/U192/IN1 (NAND2X0)                           0.0902    0.0000 &   0.7616 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.1726    0.1072     0.8688 f
  core/be/be_mem/csr/n1281 (net)                5      16.8130              0.0000     0.8688 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.1726    0.0001 &   0.8689 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1970    0.1115     0.9804 r
  core/be/be_mem/csr/n178 (net)                 3      17.5852              0.0000     0.9804 r
  core/be/be_mem/csr/icc_place127/INP (INVX1)                     0.1970    0.0004 &   0.9808 r
  core/be/be_mem/csr/icc_place127/ZN (INVX1)                      0.4381    0.2627 @   1.2435 f
  core/be/be_mem/csr/n968 (net)                41     158.5500              0.0000     1.2435 f
  core/be/be_mem/csr/U1260/IN1 (NOR2X0)                           0.4388    0.0040 @   1.2475 f
  core/be/be_mem/csr/U1260/QN (NOR2X0)                            0.1385    0.0609     1.3084 r
  core/be/be_mem/csr/n1267 (net)                1       3.1807              0.0000     1.3084 r
  core/be/be_mem/csr/icc_place131/INP (NBUFFX2)                   0.1385    0.0000 &   1.3084 r
  core/be/be_mem/csr/icc_place131/Z (NBUFFX2)                     0.2822    0.1888 @   1.4972 r
  core/be/be_mem/csr/n1009 (net)               42     175.4296              0.0000     1.4972 r
  core/be/be_mem/csr/icc_place132/INP (INVX0)                     0.2824    0.0010 @   1.4982 r
  core/be/be_mem/csr/icc_place132/ZN (INVX0)                      0.1357    0.0894     1.5876 f
  core/be/be_mem/csr/n1046 (net)                3      11.4580              0.0000     1.5876 f
  core/be/be_mem/csr/U1324/IN1 (NOR2X1)                           0.1357    0.0000 &   1.5877 f
  core/be/be_mem/csr/U1324/QN (NOR2X1)                            0.1382    0.0791     1.6668 r
  core/be/be_mem/csr/n2098 (net)                3      15.6968              0.0000     1.6668 r
  core/be/be_mem/csr/U1703/IN4 (NOR4X0)                           0.1382    0.0002 &   1.6669 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1311    0.0866     1.7536 f
  core/be/be_mem/csr/n1294 (net)                1       3.4019              0.0000     1.7536 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1311    0.0075 &   1.7610 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0326    0.1168     1.8778 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5991              0.0000     1.8778 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8778 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5991              0.0000     1.8778 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0326    0.0000 &   1.8779 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1200    0.0400     1.9179 f
  core/be/be_mem/n8 (net)                       1       9.6053              0.0000     1.9179 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1200    0.0039 &   1.9217 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0900    0.0568     1.9785 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.8034   0.0000   1.9785 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9785 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.8034              0.0000     1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.8034              0.0000     1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.8034             0.0000     1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.8034   0.0000   1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0900   0.0002 &   1.9787 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0374   0.0268   2.0055 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.5596   0.0000   2.0055 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0374   0.0000 &   2.0055 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0485   0.0304   2.0359 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0098   0.0000   2.0359 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0485   0.0001 &   2.0360 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0564   0.0745   2.1106 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  11.0258   0.0000   2.1106 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0564   0.0000 &   2.1106 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0387   0.0304   2.1410 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.4532   0.0000   2.1410 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0387   0.0000 &   2.1410 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0459   0.0290   2.1701 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8873   0.0000   2.1701 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1701 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0440   0.0696   2.2397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   8.1010   0.0000   2.2397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0440   0.0000 &   2.2397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0346   0.0276   2.2674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.0857   0.0000   2.2674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0346   0.0000 &   2.2674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0474   0.0297   2.2970 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.8944   0.0000   2.2970 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0474   0.0001 &   2.2971 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0475   0.0719   2.3690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.3880   0.0000   2.3690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0475   0.0000 &   2.3690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0449   0.0698   2.4388 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.9619   0.0000   2.4388 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0449   0.0000 &   2.4389 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0466   0.0359   2.4747 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   8.9530   0.0000   2.4747 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0466   0.0000 &   2.4748 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0355   0.0225   2.4973 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.2056   0.0000   2.4973 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0355   0.0000 &   2.4974 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0453   0.0677   2.5650 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6136   0.0000   2.5650 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0453   0.0000 &   2.5651 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0296   0.0559   2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7708   0.0000   2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7708      0.0000     2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0296    0.0000 &   2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0337    0.0265     2.6475 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.9538         0.0000     2.6475 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0337    0.0000 &   2.6475 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0358     2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.4698      0.0000     2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.4698         0.0000     2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.4698            0.0000     2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.4698   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.4698   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.4698   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.4698   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0594   2.7426 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8372   0.0000   2.7426 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7426 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8372   0.0000   2.7426 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0302   0.0000 &   2.7427 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0362   0.0520   2.7946 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   5.2195   0.0000   2.7946 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7946 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   5.2195   0.0000   2.7946 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0362   0.0001 &   2.7947 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0673   2.8620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9565 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0308 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0308 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0340 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0903 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0903 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0903 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1677 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1677 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1704 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2284 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2284 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2284 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3491 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3491 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3491 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3491 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3491 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3491 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3491 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3491 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3491 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3491 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3496 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4225 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4225 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4226 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5877 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5877 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6030 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6782 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6782 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6782 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8886 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8886 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8886 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8886 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8886 f
  core/be/flush (net)                                  73.8079              0.0000     3.8886 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8886 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8886 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9170 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0442 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0494 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1695 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1695 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1695 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1695 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1695 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1695 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1695 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1695 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1971 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3596 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3596 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3596 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3596 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3692 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5123 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5123 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5143 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6153 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6153 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6156 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7894 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7894 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7895 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8424 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8424 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8425 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9436 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9436 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9436 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9436 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9436 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9436 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9436 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9436 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9436 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9436 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9436 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9436 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9577 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0348 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0348 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0407 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1115 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1115 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1115 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2144 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2144 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2144 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2545 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2545 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2561 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4642 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4642 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4642 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4642 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.4965 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6252 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6252 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6662 f
  data arrival time                                                                    5.6662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2338


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4468     0.4468
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/CLK (DFFX1)   0.2472   0.0000   0.4468 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/Q (DFFX1)   0.0880   0.2508   0.6975 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (net)     3  28.0040   0.0000   0.6975 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6975 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (net)   28.0040              0.0000     0.6975 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (bp_be_pipe_mem_02_0)        0.0000     0.6975 f
  core/be/be_calculator/csr_cmd_o[68] (net)            28.0040              0.0000     0.6975 f
  core/be/be_calculator/csr_cmd_o[68] (bp_be_calculator_top_02_0)           0.0000     0.6975 f
  core/be/csr_cmd[68] (net)                            28.0040              0.0000     0.6975 f
  core/be/be_mem/csr_cmd_i[68] (bp_be_mem_top_02_0)                         0.0000     0.6975 f
  core/be/be_mem/csr_cmd_i[68] (net)                   28.0040              0.0000     0.6975 f
  core/be/be_mem/csr/csr_cmd_i[68] (bp_be_csr_02_0)                         0.0000     0.6975 f
  core/be/be_mem/csr/csr_cmd_i[68] (net)               28.0040              0.0000     0.6975 f
  core/be/be_mem/csr/U13/IN1 (NOR2X0)                             0.0880    0.0144 &   0.7119 f
  core/be/be_mem/csr/U13/QN (NOR2X0)                              0.1332    0.0747     0.7866 r
  core/be/be_mem/csr/n81 (net)                  4      11.8300              0.0000     0.7866 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1332    0.0001 &   0.7867 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0746    0.0499     0.8367 f
  core/be/be_mem/csr/n15 (net)                  2       6.7382              0.0000     0.8367 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0746    0.0000 &   0.8367 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0536    0.0335     0.8702 r
  core/be/be_mem/csr/n8 (net)                   1       3.9989              0.0000     0.8702 r
  core/be/be_mem/csr/U31/IN1 (NAND2X1)                            0.0536    0.0000 &   0.8702 r
  core/be/be_mem/csr/U31/QN (NAND2X1)                             0.0814    0.0371     0.9073 f
  core/be/be_mem/csr/n34 (net)                  2       6.2806              0.0000     0.9073 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0814    0.0000 &   0.9074 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.0979    0.0561     0.9634 r
  core/be/be_mem/csr/n26 (net)                  3       7.2038              0.0000     0.9634 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.0979    0.0000 &   0.9635 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.1519    0.0974     1.0608 f
  core/be/be_mem/csr/n1753 (net)                4      13.9921              0.0000     1.0608 f
  core/be/be_mem/csr/icc_place130/INP (INVX1)                     0.1519    0.0001 &   1.0609 f
  core/be/be_mem/csr/icc_place130/ZN (INVX1)                      0.3623    0.1957 @   1.2566 r
  core/be/be_mem/csr/n983 (net)                35     112.4841              0.0000     1.2566 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.3623    0.0011 @   1.2577 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1269    0.0814     1.3391 f
  core/be/be_mem/csr/n922 (net)                 1       2.4659              0.0000     1.3391 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1269    0.0000 &   1.3391 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1499    0.0932     1.4323 r
  core/be/be_mem/csr/n1602 (net)                3      12.4282              0.0000     1.4323 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1499    0.0001 &   1.4324 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1718    0.0931     1.5255 f
  core/be/be_mem/csr/n1587 (net)                4      18.5647              0.0000     1.5255 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1718    0.0000 &   1.5255 f
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0921    0.0582     1.5837 r
  core/be/be_mem/csr/n1332 (net)                4      16.2368              0.0000     1.5837 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0921    0.0001 &   1.5838 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0346    0.0225     1.6063 f
  core/be/be_mem/csr/n1275 (net)                1       2.7647              0.0000     1.6063 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0346    0.0000 &   1.6063 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0405     1.6468 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6468 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6468 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7062 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7062 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7088 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7471 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7471 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7497 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7815 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7815 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7815 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8165 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8165 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8205 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9238 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9238 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9238 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9238 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9238 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9603 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9603 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9645 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0225 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0225 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0225 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0226 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0876 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0876 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0877 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1562 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1562 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1563 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3401 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3401 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3402 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5079 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5079 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5337 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5337 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5338 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.4268      0.0000     2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0404    0.0000 &   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0547    0.0338     2.6313 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9585         0.0000     2.6313 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0547    0.0000 &   2.6314 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0509    0.0706     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   9.7202      0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   9.7202         0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   9.7202            0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   9.7202   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   9.7202   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   9.7202   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   9.7202   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/INP (INVX2)   0.0509   0.0001 &   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/ZN (INVX2)   0.0296   0.0228   2.7248 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/n2 (net)     1   9.0404   0.0000   2.7248 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/INP (INVX2)   0.0296   0.0000 &   2.7248 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/ZN (INVX2)   0.0279   0.0182   2.7430 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.0159   0.0000   2.7430 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7430 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   8.0159   0.0000   2.7430 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0279   0.0001 &   2.7431 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0553   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0271 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0271 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0271 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0271 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0271 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0271 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0303 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0866 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0866 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0866 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1640 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1640 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1667 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2247 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2247 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2247 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3454 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3454 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3454 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3454 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3454 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3454 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3454 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3454 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3454 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3454 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3459 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4188 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4188 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4189 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5840 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5840 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.5993 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6745 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6745 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6745 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8849 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8849 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8849 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8849 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8849 f
  core/be/flush (net)                                  73.8079              0.0000     3.8849 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8849 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8849 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9133 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0405 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0405 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0405 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0405 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0457 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1658 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1658 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1658 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1658 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1658 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1658 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1658 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1658 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1934 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3559 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3559 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3559 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3559 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3655 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5086 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5086 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5106 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6115 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6115 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6119 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7857 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7857 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7858 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8387 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8387 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8387 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9399 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9399 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9399 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9399 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9399 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9399 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9399 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9399 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9399 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9399 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9399 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9399 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9540 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0311 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0311 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0370 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1078 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1078 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1078 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2107 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2107 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2107 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2508 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2508 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2524 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4605 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4605 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4605 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4605 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.4928 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6214 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6214 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6625 f
  data arrival time                                                                    5.6625

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2375


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4475     0.4475
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_/CLK (DFFX1)   0.2472   0.0000   0.4475 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_/Q (DFFX1)   0.1192   0.2404   0.6879 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[72] (net)     6  34.4800   0.0000   0.6879 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[72] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6879 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[72] (net)   34.4800              0.0000     0.6879 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[72] (bp_be_pipe_mem_02_0)        0.0000     0.6879 r
  core/be/be_calculator/csr_cmd_o[72] (net)            34.4800              0.0000     0.6879 r
  core/be/be_calculator/csr_cmd_o[72] (bp_be_calculator_top_02_0)           0.0000     0.6879 r
  core/be/csr_cmd[72] (net)                            34.4800              0.0000     0.6879 r
  core/be/be_mem/csr_cmd_i[72] (bp_be_mem_top_02_0)                         0.0000     0.6879 r
  core/be/be_mem/csr_cmd_i[72] (net)                   34.4800              0.0000     0.6879 r
  core/be/be_mem/csr/csr_cmd_i[72] (bp_be_csr_02_0)                         0.0000     0.6879 r
  core/be/be_mem/csr/csr_cmd_i[72] (net)               34.4800              0.0000     0.6879 r
  core/be/be_mem/csr/U7/IN2 (NAND2X1)                             0.1192    0.0112 &   0.6991 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0549    0.0365     0.7356 f
  core/be/be_mem/csr/n1 (net)                   1       4.4223              0.0000     0.7356 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0549    0.0000 &   0.7356 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0793    0.0420     0.7776 r
  core/be/be_mem/csr/n18 (net)                  2       4.7352              0.0000     0.7776 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0793    0.0000 &   0.7776 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1858    0.1126     0.8902 f
  core/be/be_mem/csr/n139 (net)                 5      18.7342              0.0000     0.8902 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1858    0.0004 &   0.8906 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1695    0.0968     0.9874 r
  core/be/be_mem/csr/n911 (net)                 4      13.3172              0.0000     0.9874 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1695    0.0001 &   0.9875 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1519    0.1018     1.0894 f
  core/be/be_mem/csr/n912 (net)                 4      11.6140              0.0000     1.0894 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1519    0.0001 &   1.0894 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4107    0.2150     1.3044 r
  core/be/be_mem/csr/n1701 (net)               16      47.0933              0.0000     1.3044 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4107    0.0008 &   1.3052 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1585    0.1037     1.4089 f
  core/be/be_mem/csr/n1712 (net)                2       5.4216              0.0000     1.4089 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1585    0.0000 &   1.4089 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1595    0.0794     1.4883 r
  core/be/be_mem/csr/n942 (net)                 2       8.1545              0.0000     1.4883 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1595    0.0000 &   1.4883 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2099    0.0773     1.5656 f
  core/be/be_mem/csr/n1274 (net)                4      12.4214              0.0000     1.5656 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2099    0.0001 &   1.5657 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0768     1.6426 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6426 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6426 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7019 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7019 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7046 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7429 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7429 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7454 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7773 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7773 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7773 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8123 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8123 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8163 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9195 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9195 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9195 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9195 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9196 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9561 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9561 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9603 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0182 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0182 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0182 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0184 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0491 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0491 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0834 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0834 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0835 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1520 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1520 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1521 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2125 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2125 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2125 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2761 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2761 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2761 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3359 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3359 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3359 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4016 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4016 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4016 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5038 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5295 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5295 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5296 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.5932 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.5932 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0404   0.0000 &   2.5933 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0521   2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.6519   0.0000   2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.6519      0.0000     2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0318     2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4979      0.0000     2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4979         0.0000     2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4979            0.0000     2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4979   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4979   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4979   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4979   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0266   0.0568   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1912   0.0000   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1912   0.0000   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0266   0.0000 &   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0638   2.7979 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.7979 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7979 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.7979 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.7980 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8579 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8579 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8579 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8579 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8580 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9500 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9500 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9500 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9500 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9523 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0266 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0266 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0266 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0266 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0266 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0266 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0298 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0861 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0861 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0862 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1636 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1636 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1663 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2242 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2242 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2243 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3449 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3449 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3449 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3449 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3449 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3449 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3449 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3449 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3449 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3449 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3454 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4184 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4184 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4184 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5835 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5835 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.5989 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6740 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6740 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6740 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8844 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8844 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8844 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8844 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8844 f
  core/be/flush (net)                                  73.8079              0.0000     3.8844 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8844 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8844 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9128 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0400 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0400 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0400 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0400 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0453 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1654 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1654 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1654 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1654 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1654 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1654 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1654 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1654 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1930 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3554 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3554 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3554 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3554 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3650 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5081 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5081 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5101 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6111 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6111 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6115 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7852 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7852 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7854 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8382 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8382 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8383 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9395 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9395 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9395 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9395 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9395 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9395 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9395 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9395 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9395 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9395 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9395 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9395 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9535 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0307 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0307 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0366 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1073 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1073 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1074 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2102 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2102 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2102 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2503 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2503 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2519 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4601 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4601 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4601 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4601 f
  U3127/IN4 (OA221X1)                                             0.2874    0.0322 @   5.4923 f
  U3127/Q (OA221X1)                                               0.0618    0.1287     5.6210 f
  mem_resp_yumi_o (net)                         1       7.6468              0.0000     5.6210 f
  mem_resp_yumi_o (out)                                           0.0618    0.0410 &   5.6620 f
  data arrival time                                                                    5.6620

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2380


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0642   0.2122   0.6480 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  14.2618   0.0000   0.6480 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6480 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   14.2618              0.0000     0.6480 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6480 r
  core/be/be_calculator/csr_cmd_o[73] (net)            14.2618              0.0000     0.6480 r
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6480 r
  core/be/csr_cmd[73] (net)                            14.2618              0.0000     0.6480 r
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6480 r
  core/be/be_mem/csr_cmd_i[73] (net)                   14.2618              0.0000     0.6480 r
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6480 r
  core/be/be_mem/csr/csr_cmd_i[73] (net)               14.2618              0.0000     0.6480 r
  core/be/be_mem/csr/icc_place118/INP (INVX1)                     0.0642    0.0003 &   0.6482 r
  core/be/be_mem/csr/icc_place118/ZN (INVX1)                      0.1386    0.0903     0.7385 f
  core/be/be_mem/csr/n852 (net)                12      50.1881              0.0000     0.7385 f
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1386    0.0018 &   0.7403 f
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1588    0.0902     0.8305 r
  core/be/be_mem/csr/n195 (net)                 3      19.5852              0.0000     0.8305 r
  core/be/be_mem/csr/U51/INP (INVX2)                              0.1588    0.0001 &   0.8307 r
  core/be/be_mem/csr/U51/ZN (INVX2)                               0.0704    0.0463     0.8770 f
  core/be/be_mem/csr/n928 (net)                 5      20.3071              0.0000     0.8770 f
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0704    0.0001 &   0.8771 f
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0588    0.0327     0.9098 r
  core/be/be_mem/csr/n19 (net)                  1       2.1373              0.0000     0.9098 r
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0588    0.0000 &   0.9098 r
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.0843    0.0560     0.9659 f
  core/be/be_mem/csr/n83 (net)                  2       6.3999              0.0000     0.9659 f
  core/be/be_mem/csr/U55/INP (INVX0)                              0.0843    0.0000 &   0.9659 f
  core/be/be_mem/csr/U55/ZN (INVX0)                               0.0603    0.0374     1.0034 r
  core/be/be_mem/csr/n76 (net)                  2       4.7830              0.0000     1.0034 r
  core/be/be_mem/csr/U151/IN1 (NAND2X0)                           0.0603    0.0000 &   1.0034 r
  core/be/be_mem/csr/U151/QN (NAND2X0)                            0.0690    0.0457     1.0491 f
  core/be/be_mem/csr/n77 (net)                  1       3.8816              0.0000     1.0491 f
  core/be/be_mem/csr/U152/IN2 (NAND2X1)                           0.0690    0.0000 &   1.0491 f
  core/be/be_mem/csr/U152/QN (NAND2X1)                            0.7661    0.3557 @   1.4048 r
  core/be/be_mem/csr/n1543 (net)               44     173.9809              0.0000     1.4048 r
  core/be/be_mem/csr/U1217/IN2 (NOR2X0)                           0.7663    0.0233 @   1.4280 r
  core/be/be_mem/csr/U1217/QN (NOR2X0)                            0.2507    0.1477     1.5757 f
  core/be/be_mem/csr/n1273 (net)                2       6.6922              0.0000     1.5757 f
  core/be/be_mem/csr/U1693/IN3 (NAND4X0)                          0.2507    0.0001 &   1.5758 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0799     1.6557 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6557 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6558 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7151 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7151 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7178 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7560 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7560 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7586 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7905 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7905 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7905 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8254 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8254 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8295 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9327 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9327 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9327 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9327 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9327 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9693 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9693 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9735 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0314 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0314 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0314 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0967 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4782 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4782 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4783 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0404   0.0000 &   2.6065 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0521   2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.6519   0.0000   2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.6519      0.0000     2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.6586 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0318     2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4979      0.0000     2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4979         0.0000     2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4979            0.0000     2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4979   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4979   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4979   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4979   0.0000   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.6904 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0266   0.0568   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1912   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1912   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0266   0.0000 &   2.7473 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0638   2.8111 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8111 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8111 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8111 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8112 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8710 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8711 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9632 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9632 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9632 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9632 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9655 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0398 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0398 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0398 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0398 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0398 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0398 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0430 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0993 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0993 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0993 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1767 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1767 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1795 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2374 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2374 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2374 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3581 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3581 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3581 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3581 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3581 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3581 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3581 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3581 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3581 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3581 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3586 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4315 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4315 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4316 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5967 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5967 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6120 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6872 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6872 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6872 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8976 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8976 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8976 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8976 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8976 f
  core/be/flush (net)                                  73.8079              0.0000     3.8976 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8976 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8976 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9260 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0532 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0532 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0532 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0532 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0584 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1785 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1785 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1785 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1785 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1785 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1785 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1785 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1785 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2061 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3686 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3686 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3686 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3686 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3782 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5213 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5213 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5233 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6243 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6243 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6246 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7984 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7984 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7985 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8514 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8514 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8515 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9526 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9526 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9526 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9526 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9526 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9526 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9526 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9526 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9526 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9526 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9526 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9667 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0438 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0438 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0497 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1205 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1205 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1205 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2234 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2234 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2234 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2635 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2635 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2651 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4732 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4732 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4732 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4732 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.5055 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6284 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6284 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6611 f
  data arrival time                                                                    5.6611

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2389


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0642   0.2122   0.6480 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  14.2618   0.0000   0.6480 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6480 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   14.2618              0.0000     0.6480 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6480 r
  core/be/be_calculator/csr_cmd_o[73] (net)            14.2618              0.0000     0.6480 r
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6480 r
  core/be/csr_cmd[73] (net)                            14.2618              0.0000     0.6480 r
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6480 r
  core/be/be_mem/csr_cmd_i[73] (net)                   14.2618              0.0000     0.6480 r
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6480 r
  core/be/be_mem/csr/csr_cmd_i[73] (net)               14.2618              0.0000     0.6480 r
  core/be/be_mem/csr/icc_place118/INP (INVX1)                     0.0642    0.0003 &   0.6482 r
  core/be/be_mem/csr/icc_place118/ZN (INVX1)                      0.1386    0.0903     0.7385 f
  core/be/be_mem/csr/n852 (net)                12      50.1881              0.0000     0.7385 f
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1386    0.0018 &   0.7403 f
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1588    0.0902     0.8305 r
  core/be/be_mem/csr/n195 (net)                 3      19.5852              0.0000     0.8305 r
  core/be/be_mem/csr/U51/INP (INVX2)                              0.1588    0.0001 &   0.8307 r
  core/be/be_mem/csr/U51/ZN (INVX2)                               0.0704    0.0463     0.8770 f
  core/be/be_mem/csr/n928 (net)                 5      20.3071              0.0000     0.8770 f
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0704    0.0001 &   0.8771 f
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0588    0.0327     0.9098 r
  core/be/be_mem/csr/n19 (net)                  1       2.1373              0.0000     0.9098 r
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0588    0.0000 &   0.9098 r
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.0843    0.0560     0.9659 f
  core/be/be_mem/csr/n83 (net)                  2       6.3999              0.0000     0.9659 f
  core/be/be_mem/csr/U55/INP (INVX0)                              0.0843    0.0000 &   0.9659 f
  core/be/be_mem/csr/U55/ZN (INVX0)                               0.0603    0.0374     1.0034 r
  core/be/be_mem/csr/n76 (net)                  2       4.7830              0.0000     1.0034 r
  core/be/be_mem/csr/U151/IN1 (NAND2X0)                           0.0603    0.0000 &   1.0034 r
  core/be/be_mem/csr/U151/QN (NAND2X0)                            0.0690    0.0457     1.0491 f
  core/be/be_mem/csr/n77 (net)                  1       3.8816              0.0000     1.0491 f
  core/be/be_mem/csr/U152/IN2 (NAND2X1)                           0.0690    0.0000 &   1.0491 f
  core/be/be_mem/csr/U152/QN (NAND2X1)                            0.7661    0.3557 @   1.4048 r
  core/be/be_mem/csr/n1543 (net)               44     173.9809              0.0000     1.4048 r
  core/be/be_mem/csr/U1217/IN2 (NOR2X0)                           0.7663    0.0233 @   1.4280 r
  core/be/be_mem/csr/U1217/QN (NOR2X0)                            0.2507    0.1477     1.5757 f
  core/be/be_mem/csr/n1273 (net)                2       6.6922              0.0000     1.5757 f
  core/be/be_mem/csr/U1693/IN3 (NAND4X0)                          0.2507    0.0001 &   1.5758 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0799     1.6557 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6557 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6558 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7151 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7151 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7178 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7560 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7560 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7586 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7905 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7905 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7905 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8254 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8254 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8295 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9327 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9327 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9327 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9327 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9327 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9693 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9693 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9735 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0314 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0314 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0314 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0314 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0623 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0966 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0967 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1652 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1943 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2257 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2893 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3491 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4148 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4782 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4782 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4783 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5169 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5427 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.4268      0.0000     2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0404    0.0000 &   2.6064 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0547    0.0338     2.6403 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9585         0.0000     2.6403 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0547    0.0000 &   2.6403 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0509    0.0706     2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   9.7202      0.0000     2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   9.7202         0.0000     2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   9.7202            0.0000     2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   9.7202   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   9.7202   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   9.7202   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   9.7202   0.0000   2.7109 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/INP (INVX2)   0.0509   0.0001 &   2.7110 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/ZN (INVX2)   0.0296   0.0228   2.7338 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/n2 (net)     1   9.0404   0.0000   2.7338 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/INP (INVX2)   0.0296   0.0000 &   2.7338 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/ZN (INVX2)   0.0279   0.0182   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.0159   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   8.0159   0.0000   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0279   0.0001 &   2.7520 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0553   2.8073 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8073 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8073 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8073 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8074 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8673 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8673 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8673 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8673 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8674 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9594 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9594 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9594 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9594 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9617 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0360 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0360 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0360 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0360 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0360 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0360 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0392 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0955 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0955 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0956 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1730 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1730 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1757 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2336 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2336 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2337 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3544 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3544 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3544 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3544 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3544 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3544 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3544 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3544 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3544 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3544 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3549 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4278 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4278 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4278 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5930 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5930 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6083 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6834 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6834 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6834 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8938 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8938 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8938 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8938 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8938 f
  core/be/flush (net)                                  73.8079              0.0000     3.8938 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8938 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8938 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9223 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0494 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0494 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0494 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0494 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0547 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1748 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1748 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1748 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1748 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1748 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1748 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1748 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1748 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2024 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3648 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3648 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3648 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3648 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3745 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5175 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5175 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5195 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6205 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6205 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6209 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7946 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7946 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7948 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8477 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8477 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8477 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9489 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9489 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9489 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9489 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9489 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9489 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9489 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9489 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9489 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9489 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9489 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9489 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9629 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0401 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0401 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0460 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1167 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1167 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1168 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2196 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2196 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2196 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2597 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2597 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2613 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4695 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4695 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4695 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4695 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.5017 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6246 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6246 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6573 f
  data arrival time                                                                    5.6573

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2427


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0563   0.2301   0.6659 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  14.0876   0.0000   0.6659 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6659 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   14.0876              0.0000     0.6659 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6659 f
  core/be/be_calculator/csr_cmd_o[73] (net)            14.0876              0.0000     0.6659 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6659 f
  core/be/csr_cmd[73] (net)                            14.0876              0.0000     0.6659 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6659 f
  core/be/be_mem/csr_cmd_i[73] (net)                   14.0876              0.0000     0.6659 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6659 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               14.0876              0.0000     0.6659 f
  core/be/be_mem/csr/icc_place118/INP (INVX1)                     0.0563    0.0003 &   0.6662 f
  core/be/be_mem/csr/icc_place118/ZN (INVX1)                      0.1645    0.0893     0.7555 r
  core/be/be_mem/csr/n852 (net)                12      51.1715              0.0000     0.7555 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1645    0.0018 &   0.7573 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1307    0.0978     0.8551 f
  core/be/be_mem/csr/n195 (net)                 3      19.3322              0.0000     0.8551 f
  core/be/be_mem/csr/U51/INP (INVX2)                              0.1307    0.0001 &   0.8552 f
  core/be/be_mem/csr/U51/ZN (INVX2)                               0.0721    0.0429     0.8981 r
  core/be/be_mem/csr/n928 (net)                 5      20.6654              0.0000     0.8981 r
  core/be/be_mem/csr/U53/IN1 (NOR2X0)                             0.0721    0.0001 &   0.8982 r
  core/be/be_mem/csr/U53/QN (NOR2X0)                              0.0564    0.0352     0.9334 f
  core/be/be_mem/csr/n19 (net)                  1       2.1078              0.0000     0.9334 f
  core/be/be_mem/csr/U54/IN1 (NAND2X0)                            0.0564    0.0000 &   0.9334 f
  core/be/be_mem/csr/U54/QN (NAND2X0)                             0.0977    0.0527     0.9861 r
  core/be/be_mem/csr/n83 (net)                  2       6.5188              0.0000     0.9861 r
  core/be/be_mem/csr/U55/INP (INVX0)                              0.0977    0.0000 &   0.9862 r
  core/be/be_mem/csr/U55/ZN (INVX0)                               0.0556    0.0401     1.0263 f
  core/be/be_mem/csr/n76 (net)                  2       4.7240              0.0000     1.0263 f
  core/be/be_mem/csr/U151/IN1 (NAND2X0)                           0.0556    0.0000 &   1.0263 f
  core/be/be_mem/csr/U151/QN (NAND2X0)                            0.0805    0.0424     1.0687 r
  core/be/be_mem/csr/n77 (net)                  1       3.9586              0.0000     1.0687 r
  core/be/be_mem/csr/U152/IN2 (NAND2X1)                           0.0805    0.0000 &   1.0687 r
  core/be/be_mem/csr/U152/QN (NAND2X1)                            0.7421    0.3822 @   1.4509 f
  core/be/be_mem/csr/n1543 (net)               44     172.1134              0.0000     1.4509 f
  core/be/be_mem/csr/U1217/IN2 (NOR2X0)                           0.7423    0.0223 @   1.4732 f
  core/be/be_mem/csr/U1217/QN (NOR2X0)                            0.2161    0.0708     1.5440 r
  core/be/be_mem/csr/n1273 (net)                2       6.8422              0.0000     1.5440 r
  core/be/be_mem/csr/U1693/IN3 (NAND4X0)                          0.2161    0.0001 &   1.5440 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0637     1.6078 f
  core/be/be_mem/csr/n1278 (net)                1       5.8054              0.0000     1.6078 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0001 &   1.6078 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0986    0.0582     1.6660 r
  core/be/be_mem/csr/n1280 (net)                1       7.5847              0.0000     1.6660 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0986    0.0026 &   1.6687 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0628    0.0409     1.7095 f
  core/be/be_mem/csr/n1285 (net)                1       5.2452              0.0000     1.7095 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0628    0.0020 &   1.7115 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0291     1.7406 r
  core/be/be_mem/csr/n1287 (net)                1       3.2236              0.0000     1.7406 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0562    0.0000 &   1.7406 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0652    0.0391     1.7797 f
  core/be/be_mem/csr/n1295 (net)                1       2.7252              0.0000     1.7797 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0652    0.0000 &   1.7797 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0326    0.1026     1.8824 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5991              0.0000     1.8824 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8824 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5991              0.0000     1.8824 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0326    0.0000 &   1.8824 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1200    0.0400     1.9224 f
  core/be/be_mem/n8 (net)                       1       9.6053              0.0000     1.9224 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1200    0.0039 &   1.9263 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0900    0.0568     1.9831 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.8034   0.0000   1.9831 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9831 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.8034              0.0000     1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.8034              0.0000     1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.8034             0.0000     1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.8034   0.0000   1.9831 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0900   0.0002 &   1.9833 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0374   0.0268   2.0101 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.5596   0.0000   2.0101 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0374   0.0000 &   2.0101 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0485   0.0304   2.0405 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0098   0.0000   2.0405 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0485   0.0001 &   2.0406 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0564   0.0745   2.1151 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  11.0258   0.0000   2.1151 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0564   0.0000 &   2.1152 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0387   0.0304   2.1456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.4532   0.0000   2.1456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0387   0.0000 &   2.1456 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0459   0.0290   2.1746 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8873   0.0000   2.1746 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1747 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0440   0.0696   2.2443 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   8.1010   0.0000   2.2443 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0440   0.0000 &   2.2443 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0346   0.0276   2.2719 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.0857   0.0000   2.2719 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0346   0.0000 &   2.2719 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0474   0.0297   2.3016 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.8944   0.0000   2.3016 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0474   0.0001 &   2.3016 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0475   0.0719   2.3735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.3880   0.0000   2.3735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0475   0.0000 &   2.3735 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0449   0.0698   2.4434 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.9619   0.0000   2.4434 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0449   0.0000 &   2.4434 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0466   0.0359   2.4793 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   8.9530   0.0000   2.4793 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0466   0.0000 &   2.4793 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0355   0.0225   2.5019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.2056   0.0000   2.5019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0355   0.0000 &   2.5019 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0453   0.0677   2.5696 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6136   0.0000   2.5696 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0453   0.0000 &   2.5696 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0296   0.0559   2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7708   0.0000   2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7708      0.0000     2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0296    0.0000 &   2.6255 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0337    0.0265     2.6520 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.9538         0.0000     2.6520 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0337    0.0000 &   2.6520 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0358     2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.4698      0.0000     2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.4698         0.0000     2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.4698            0.0000     2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.4698   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.4698   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.4698   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.4698   0.0000   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.6878 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0594   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8372   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8372   0.0000   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0302   0.0000 &   2.7472 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0362   0.0520   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   5.2195   0.0000   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   5.2195   0.0000   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0362   0.0001 &   2.7992 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0673   2.8666 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8666 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8666 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8666 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8667 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9587 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9587 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9587 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9587 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9610 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0353 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0353 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0353 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0353 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0353 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0353 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0385 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0948 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0948 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0949 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1723 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1723 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1750 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2330 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2330 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2330 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3537 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3537 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3537 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3537 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3537 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3537 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3537 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3537 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3537 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3537 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3542 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4271 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4271 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4271 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5923 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5923 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6076 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6827 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6827 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6828 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8931 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8931 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8931 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8931 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8931 f
  core/be/flush (net)                                  73.8079              0.0000     3.8931 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8931 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8931 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9216 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0487 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0487 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0487 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0487 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0540 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1741 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1741 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1741 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1741 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1741 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1741 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1741 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1741 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.2017 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3641 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3641 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3641 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3641 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3738 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5168 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5168 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5188 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6198 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6198 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6202 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7939 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7939 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7941 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8470 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8470 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8470 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9482 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9482 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9482 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9482 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9482 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9482 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9482 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9482 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9482 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9482 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9482 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9482 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9622 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0394 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0394 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0453 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1160 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1160 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1161 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2189 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2189 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2189 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2590 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2590 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2607 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4688 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4688 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4688 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4688 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.5010 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6239 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6239 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6566 f
  data arrival time                                                                    5.6566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2434


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4358     0.4358
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.2364   0.0000   0.4358 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.0563   0.2301   0.6659 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     3  14.0876   0.0000   0.6659 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6659 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   14.0876              0.0000     0.6659 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.6659 f
  core/be/be_calculator/csr_cmd_o[73] (net)            14.0876              0.0000     0.6659 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.6659 f
  core/be/csr_cmd[73] (net)                            14.0876              0.0000     0.6659 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.6659 f
  core/be/be_mem/csr_cmd_i[73] (net)                   14.0876              0.0000     0.6659 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.6659 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               14.0876              0.0000     0.6659 f
  core/be/be_mem/csr/icc_place118/INP (INVX1)                     0.0563    0.0003 &   0.6662 f
  core/be/be_mem/csr/icc_place118/ZN (INVX1)                      0.1645    0.0893     0.7555 r
  core/be/be_mem/csr/n852 (net)                12      51.1715              0.0000     0.7555 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1645    0.0018 &   0.7573 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1307    0.0978     0.8551 f
  core/be/be_mem/csr/n195 (net)                 3      19.3322              0.0000     0.8551 f
  core/be/be_mem/csr/U90/IN1 (NAND2X1)                            0.1307    0.0001 &   0.8552 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                             0.0618    0.0356     0.8908 r
  core/be/be_mem/csr/n38 (net)                  1       3.1002              0.0000     0.8908 r
  core/be/be_mem/csr/U91/IN2 (NOR2X0)                             0.0618    0.0000 &   0.8908 r
  core/be/be_mem/csr/U91/QN (NOR2X0)                              0.0775    0.0591     0.9499 f
  core/be/be_mem/csr/n53 (net)                  3       7.4732              0.0000     0.9499 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0775    0.0000 &   0.9499 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.1063    0.0649     1.0148 r
  core/be/be_mem/csr/n51 (net)                  2       8.3845              0.0000     1.0148 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.1063    0.0001 &   1.0149 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1034    0.0500     1.0649 f
  core/be/be_mem/csr/n1290 (net)                1       4.3137              0.0000     1.0649 f
  core/be/be_mem/csr/icc_place155/INP (NBUFFX2)                   0.1034    0.0000 &   1.0649 f
  core/be/be_mem/csr/icc_place155/Z (NBUFFX2)                     0.2590    0.1886 @   1.2535 f
  core/be/be_mem/csr/n1325 (net)               43     166.7962              0.0000     1.2535 f
  core/be/be_mem/csr/icc_place156/INP (INVX0)                     0.2594    0.0023 @   1.2558 f
  core/be/be_mem/csr/icc_place156/ZN (INVX0)                      0.1376    0.0808     1.3366 r
  core/be/be_mem/csr/n1355 (net)                3      10.6413              0.0000     1.3366 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1376    0.0001 &   1.3367 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0623    0.0396     1.3763 f
  core/be/be_mem/csr/n916 (net)                 1       3.5171              0.0000     1.3763 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X0)                           0.0623    0.0000 &   1.3763 f
  core/be/be_mem/csr/U1197/QN (NOR2X0)                            0.1122    0.0397     1.4159 r
  core/be/be_mem/csr/n917 (net)                 1       3.7784              0.0000     1.4159 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.1122    0.0000 &   1.4160 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0826    0.0483     1.4642 f
  core/be/be_mem/csr/n1116 (net)                2       9.0572              0.0000     1.4642 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X2)                           0.0826    0.0001 &   1.4643 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                            0.0678    0.0382     1.5025 r
  core/be/be_mem/csr/n923 (net)                 1       7.5834              0.0000     1.5025 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0678    0.0001 &   1.5026 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0732    0.0405     1.5431 f
  core/be/be_mem/csr/n1332 (net)                4      15.9212              0.0000     1.5431 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0732    0.0001 &   1.5431 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0347    0.0202     1.5633 r
  core/be/be_mem/csr/n1275 (net)                1       2.7850              0.0000     1.5633 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0347    0.0000 &   1.5633 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1058    0.0425     1.6059 f
  core/be/be_mem/csr/n1278 (net)                1       5.8054              0.0000     1.6059 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1058    0.0001 &   1.6059 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0986    0.0582     1.6642 r
  core/be/be_mem/csr/n1280 (net)                1       7.5847              0.0000     1.6642 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0986    0.0026 &   1.6668 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0628    0.0409     1.7077 f
  core/be/be_mem/csr/n1285 (net)                1       5.2452              0.0000     1.7077 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0628    0.0020 &   1.7096 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0562    0.0291     1.7387 r
  core/be/be_mem/csr/n1287 (net)                1       3.2236              0.0000     1.7387 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0562    0.0000 &   1.7387 r
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0652    0.0391     1.7779 f
  core/be/be_mem/csr/n1295 (net)                1       2.7252              0.0000     1.7779 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0652    0.0000 &   1.7779 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0326    0.1026     1.8805 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5991              0.0000     1.8805 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8805 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5991              0.0000     1.8805 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0326    0.0000 &   1.8805 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1200    0.0400     1.9205 f
  core/be/be_mem/n8 (net)                       1       9.6053              0.0000     1.9205 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1200    0.0039 &   1.9244 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0900    0.0568     1.9812 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.8034   0.0000   1.9812 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9812 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.8034              0.0000     1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.8034              0.0000     1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.8034             0.0000     1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.8034   0.0000   1.9812 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0900   0.0002 &   1.9814 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0374   0.0268   2.0082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.5596   0.0000   2.0082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0374   0.0000 &   2.0082 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0485   0.0304   2.0386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0098   0.0000   2.0386 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0485   0.0001 &   2.0387 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0564   0.0745   2.1132 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  11.0258   0.0000   2.1132 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0564   0.0000 &   2.1133 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0387   0.0304   2.1437 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.4532   0.0000   2.1437 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0387   0.0000 &   2.1437 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0459   0.0290   2.1727 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8873   0.0000   2.1727 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1728 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0440   0.0696   2.2424 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   8.1010   0.0000   2.2424 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0440   0.0000 &   2.2424 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0346   0.0276   2.2700 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.0857   0.0000   2.2700 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0346   0.0000 &   2.2700 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0474   0.0297   2.2997 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.8944   0.0000   2.2997 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0474   0.0001 &   2.2998 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0475   0.0719   2.3716 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.3880   0.0000   2.3716 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0475   0.0000 &   2.3717 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0449   0.0698   2.4415 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.9619   0.0000   2.4415 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0449   0.0000 &   2.4415 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0466   0.0359   2.4774 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   8.9530   0.0000   2.4774 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0466   0.0000 &   2.4774 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0355   0.0225   2.5000 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.2056   0.0000   2.5000 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0355   0.0000 &   2.5000 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0453   0.0677   2.5677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6136   0.0000   2.5677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0453   0.0000 &   2.5677 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0296   0.0559   2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7708   0.0000   2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7708      0.0000     2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0296    0.0000 &   2.6236 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0337    0.0265     2.6501 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.9538         0.0000     2.6501 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0337    0.0000 &   2.6502 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0358     2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.4698      0.0000     2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.4698         0.0000     2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.4698            0.0000     2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.4698   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.4698   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.4698   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.4698   0.0000   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.6859 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0594   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8372   0.0000   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8372   0.0000   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0302   0.0000 &   2.7453 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0362   0.0520   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   5.2195   0.0000   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   5.2195   0.0000   2.7973 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0362   0.0001 &   2.7974 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0673   2.8647 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8647 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8647 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8647 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8648 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9569 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9569 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9569 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9569 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9591 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0335 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0335 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0335 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0335 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0335 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0335 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0367 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0930 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0930 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0930 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1704 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1704 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1731 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2311 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2311 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2311 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3518 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3518 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3518 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3518 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3518 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3518 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3518 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3518 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3518 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3518 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3523 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4252 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4252 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4252 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5904 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5904 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6057 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6809 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6809 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6809 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8913 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8913 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8913 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8913 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8913 f
  core/be/flush (net)                                  73.8079              0.0000     3.8913 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8913 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8913 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9197 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0469 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0469 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0469 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0469 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0521 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1722 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1722 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1722 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1722 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1722 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1722 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1722 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1722 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1998 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3622 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3622 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3622 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3622 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3719 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5150 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5150 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5169 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6179 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6179 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6183 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7921 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7921 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7922 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8451 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8451 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8451 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9463 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9463 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9463 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9463 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9463 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9463 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9463 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9463 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9463 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9463 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9463 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9463 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9604 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0375 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0375 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0434 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1142 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1142 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1142 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2170 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2170 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2171 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2572 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2572 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2588 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4669 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4669 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4669 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4669 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.4991 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6220 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6220 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6547 f
  data arrival time                                                                    5.6547

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2453


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4468     0.4468
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/CLK (DFFX1)   0.2472   0.0000   0.4468 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/Q (DFFX1)   0.0880   0.2508   0.6975 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (net)     3  28.0040   0.0000   0.6975 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6975 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (net)   28.0040              0.0000     0.6975 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (bp_be_pipe_mem_02_0)        0.0000     0.6975 f
  core/be/be_calculator/csr_cmd_o[68] (net)            28.0040              0.0000     0.6975 f
  core/be/be_calculator/csr_cmd_o[68] (bp_be_calculator_top_02_0)           0.0000     0.6975 f
  core/be/csr_cmd[68] (net)                            28.0040              0.0000     0.6975 f
  core/be/be_mem/csr_cmd_i[68] (bp_be_mem_top_02_0)                         0.0000     0.6975 f
  core/be/be_mem/csr_cmd_i[68] (net)                   28.0040              0.0000     0.6975 f
  core/be/be_mem/csr/csr_cmd_i[68] (bp_be_csr_02_0)                         0.0000     0.6975 f
  core/be/be_mem/csr/csr_cmd_i[68] (net)               28.0040              0.0000     0.6975 f
  core/be/be_mem/csr/U13/IN1 (NOR2X0)                             0.0880    0.0144 &   0.7119 f
  core/be/be_mem/csr/U13/QN (NOR2X0)                              0.1332    0.0747     0.7866 r
  core/be/be_mem/csr/n81 (net)                  4      11.8300              0.0000     0.7866 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1332    0.0001 &   0.7867 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0746    0.0499     0.8367 f
  core/be/be_mem/csr/n15 (net)                  2       6.7382              0.0000     0.8367 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0746    0.0000 &   0.8367 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0536    0.0335     0.8702 r
  core/be/be_mem/csr/n8 (net)                   1       3.9989              0.0000     0.8702 r
  core/be/be_mem/csr/U31/IN1 (NAND2X1)                            0.0536    0.0000 &   0.8702 r
  core/be/be_mem/csr/U31/QN (NAND2X1)                             0.0814    0.0371     0.9073 f
  core/be/be_mem/csr/n34 (net)                  2       6.2806              0.0000     0.9073 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0814    0.0000 &   0.9074 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.0979    0.0561     0.9634 r
  core/be/be_mem/csr/n26 (net)                  3       7.2038              0.0000     0.9634 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.0979    0.0000 &   0.9635 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.1519    0.0974     1.0608 f
  core/be/be_mem/csr/n1753 (net)                4      13.9921              0.0000     1.0608 f
  core/be/be_mem/csr/icc_place130/INP (INVX1)                     0.1519    0.0001 &   1.0609 f
  core/be/be_mem/csr/icc_place130/ZN (INVX1)                      0.3623    0.1957 @   1.2566 r
  core/be/be_mem/csr/n983 (net)                35     112.4841              0.0000     1.2566 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.3623    0.0011 @   1.2577 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1269    0.0814     1.3391 f
  core/be/be_mem/csr/n922 (net)                 1       2.4659              0.0000     1.3391 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1269    0.0000 &   1.3391 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1499    0.0932     1.4323 r
  core/be/be_mem/csr/n1602 (net)                3      12.4282              0.0000     1.4323 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1499    0.0001 &   1.4324 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1718    0.0931     1.5255 f
  core/be/be_mem/csr/n1587 (net)                4      18.5647              0.0000     1.5255 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1718    0.0000 &   1.5255 f
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0921    0.0582     1.5837 r
  core/be/be_mem/csr/n1332 (net)                4      16.2368              0.0000     1.5837 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0921    0.0001 &   1.5838 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0346    0.0225     1.6063 f
  core/be/be_mem/csr/n1275 (net)                1       2.7647              0.0000     1.6063 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0346    0.0000 &   1.6063 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0405     1.6468 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6468 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6468 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7062 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7062 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7088 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7471 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7471 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7497 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7815 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7815 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7815 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8165 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8165 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8205 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9238 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9238 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9238 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9238 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9238 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9603 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9603 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9645 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0225 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0225 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0225 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0226 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0876 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0876 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0877 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1562 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1562 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1563 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3401 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3401 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3402 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5079 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5079 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5337 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5337 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5338 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0404   0.0000 &   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0521   2.6496 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.6519   0.0000   2.6496 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6496 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.6519      0.0000     2.6496 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.6497 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0318     2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4979      0.0000     2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4979         0.0000     2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4979            0.0000     2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4979   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4979   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4979   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4979   0.0000   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.6814 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0266   0.0568   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1912   0.0000   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1912   0.0000   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0266   0.0000 &   2.7383 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0638   2.8021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.8021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.8021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.8022 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8622 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9565 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0308 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0308 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0340 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0903 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0903 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0904 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1678 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1678 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1705 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2285 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2285 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2285 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3492 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3492 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3492 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3492 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3492 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3492 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3492 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3492 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3492 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3492 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3497 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4226 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4226 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4226 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5878 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5878 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6031 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6782 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6782 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6783 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8886 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8886 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8886 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8886 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8886 f
  core/be/flush (net)                                  73.8079              0.0000     3.8886 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8886 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8886 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9171 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0442 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0495 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1696 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1696 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1696 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1696 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1696 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1696 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1696 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1696 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1972 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3596 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3596 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3596 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3596 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3693 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5123 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5123 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5143 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6153 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6153 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6157 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7894 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7894 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7896 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8425 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8425 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8425 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9437 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9437 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9437 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9437 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9437 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9437 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9437 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9437 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9437 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9437 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9437 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9437 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9577 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0349 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0349 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0408 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1115 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1115 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1116 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2144 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2144 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2144 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2545 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2545 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2562 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4643 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4643 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4643 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4643 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.4965 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6194 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6194 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6521 f
  data arrival time                                                                    5.6521

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2479


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4453     0.4453
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.2465   0.0000   0.4453 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/Q (DFFX1)   0.0935   0.2538   0.6992 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (net)     5  30.3731   0.0000   0.6992 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[80] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6992 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (net)   30.3731              0.0000     0.6992 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[80] (bp_be_pipe_mem_02_0)        0.0000     0.6992 f
  core/be/be_calculator/csr_cmd_o[80] (net)            30.3731              0.0000     0.6992 f
  core/be/be_calculator/csr_cmd_o[80] (bp_be_calculator_top_02_0)           0.0000     0.6992 f
  core/be/csr_cmd[80] (net)                            30.3731              0.0000     0.6992 f
  core/be/be_mem/csr_cmd_i[80] (bp_be_mem_top_02_0)                         0.0000     0.6992 f
  core/be/be_mem/csr_cmd_i[80] (net)                   30.3731              0.0000     0.6992 f
  core/be/be_mem/csr/csr_cmd_i[80] (bp_be_csr_02_0)                         0.0000     0.6992 f
  core/be/be_mem/csr/csr_cmd_i[80] (net)               30.3731              0.0000     0.6992 f
  core/be/be_mem/csr/U182/INP (INVX0)                             0.0935    0.0065 &   0.7057 f
  core/be/be_mem/csr/U182/ZN (INVX0)                              0.0902    0.0559     0.7616 r
  core/be/be_mem/csr/n1289 (net)                3       9.7502              0.0000     0.7616 r
  core/be/be_mem/csr/U192/IN1 (NAND2X0)                           0.0902    0.0000 &   0.7616 r
  core/be/be_mem/csr/U192/QN (NAND2X0)                            0.1726    0.1072     0.8688 f
  core/be/be_mem/csr/n1281 (net)                5      16.8130              0.0000     0.8688 f
  core/be/be_mem/csr/U194/IN1 (NOR2X0)                            0.1726    0.0001 &   0.8689 f
  core/be/be_mem/csr/U194/QN (NOR2X0)                             0.1970    0.1115     0.9804 r
  core/be/be_mem/csr/n178 (net)                 3      17.5852              0.0000     0.9804 r
  core/be/be_mem/csr/icc_place127/INP (INVX1)                     0.1970    0.0004 &   0.9808 r
  core/be/be_mem/csr/icc_place127/ZN (INVX1)                      0.4381    0.2627 @   1.2435 f
  core/be/be_mem/csr/n968 (net)                41     158.5500              0.0000     1.2435 f
  core/be/be_mem/csr/U1260/IN1 (NOR2X0)                           0.4388    0.0040 @   1.2475 f
  core/be/be_mem/csr/U1260/QN (NOR2X0)                            0.1385    0.0609     1.3084 r
  core/be/be_mem/csr/n1267 (net)                1       3.1807              0.0000     1.3084 r
  core/be/be_mem/csr/icc_place131/INP (NBUFFX2)                   0.1385    0.0000 &   1.3084 r
  core/be/be_mem/csr/icc_place131/Z (NBUFFX2)                     0.2822    0.1888 @   1.4972 r
  core/be/be_mem/csr/n1009 (net)               42     175.4296              0.0000     1.4972 r
  core/be/be_mem/csr/icc_place132/INP (INVX0)                     0.2824    0.0010 @   1.4982 r
  core/be/be_mem/csr/icc_place132/ZN (INVX0)                      0.1357    0.0894     1.5876 f
  core/be/be_mem/csr/n1046 (net)                3      11.4580              0.0000     1.5876 f
  core/be/be_mem/csr/U1324/IN1 (NOR2X1)                           0.1357    0.0000 &   1.5877 f
  core/be/be_mem/csr/U1324/QN (NOR2X1)                            0.1382    0.0791     1.6668 r
  core/be/be_mem/csr/n2098 (net)                3      15.6968              0.0000     1.6668 r
  core/be/be_mem/csr/U1703/IN4 (NOR4X0)                           0.1382    0.0002 &   1.6669 r
  core/be/be_mem/csr/U1703/QN (NOR4X0)                            0.1311    0.0866     1.7536 f
  core/be/be_mem/csr/n1294 (net)                1       3.4019              0.0000     1.7536 f
  core/be/be_mem/csr/U1705/IN2 (AOI21X1)                          0.1311    0.0075 &   1.7610 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0326    0.1168     1.8778 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5991              0.0000     1.8778 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.8778 r
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5991              0.0000     1.8778 r
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0326    0.0000 &   1.8779 r
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1200    0.0400     1.9179 f
  core/be/be_mem/n8 (net)                       1       9.6053              0.0000     1.9179 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1200    0.0039 &   1.9217 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0900    0.0568     1.9785 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.8034   0.0000   1.9785 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     1.9785 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.8034              0.0000     1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.8034              0.0000     1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.8034             0.0000     1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.8034   0.0000   1.9785 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0900   0.0002 &   1.9787 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0374   0.0268   2.0055 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.5596   0.0000   2.0055 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0374   0.0000 &   2.0055 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0485   0.0304   2.0359 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  11.0098   0.0000   2.0359 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0485   0.0001 &   2.0360 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0564   0.0745   2.1106 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  11.0258   0.0000   2.1106 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0564   0.0000 &   2.1106 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0387   0.0304   2.1410 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.4532   0.0000   2.1410 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0387   0.0000 &   2.1410 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0459   0.0290   2.1701 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.8873   0.0000   2.1701 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0459   0.0000 &   2.1701 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0440   0.0696   2.2397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   8.1010   0.0000   2.2397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0440   0.0000 &   2.2397 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0346   0.0276   2.2674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.0857   0.0000   2.2674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0346   0.0000 &   2.2674 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0474   0.0297   2.2970 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.8944   0.0000   2.2970 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0474   0.0001 &   2.2971 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0475   0.0719   2.3690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.3880   0.0000   2.3690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0475   0.0000 &   2.3690 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0449   0.0698   2.4388 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.9619   0.0000   2.4388 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0449   0.0000 &   2.4389 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0466   0.0359   2.4747 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   8.9530   0.0000   2.4747 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0466   0.0000 &   2.4748 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0355   0.0225   2.4973 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3  10.2056   0.0000   2.4973 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0355   0.0000 &   2.4974 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0453   0.0677   2.5650 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.6136   0.0000   2.5650 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0453   0.0000 &   2.5651 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0296   0.0559   2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.7708   0.0000   2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.7708      0.0000     2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0296    0.0000 &   2.6210 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0337    0.0265     2.6475 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.9538         0.0000     2.6475 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0337    0.0000 &   2.6475 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0585    0.0358     2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   3.4698      0.0000     2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   3.4698         0.0000     2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   3.4698            0.0000     2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   3.4698   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   3.4698   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   3.4698   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   3.4698   0.0000   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0585   0.0000 &   2.6833 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0594   2.7426 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   6.8372   0.0000   2.7426 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.7426 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   6.8372   0.0000   2.7426 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0302   0.0000 &   2.7427 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0362   0.0520   2.7946 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   5.2195   0.0000   2.7946 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.7946 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   5.2195   0.0000   2.7946 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0362   0.0001 &   2.7947 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0673   2.8620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8620 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8621 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9542 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9565 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0308 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0308 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0308 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0340 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0903 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0903 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0903 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1677 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1677 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1704 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2284 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2284 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2284 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3491 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3491 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3491 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3491 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3491 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3491 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3491 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3491 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3491 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3491 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3496 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4225 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4225 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4226 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5877 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5877 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.6030 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6782 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6782 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6782 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8886 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8886 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8886 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8886 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8886 f
  core/be/flush (net)                                  73.8079              0.0000     3.8886 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8886 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8886 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9170 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0442 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0442 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0494 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1695 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1695 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1695 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1695 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1695 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1695 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1695 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1695 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1971 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3596 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3596 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3596 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3596 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3692 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5123 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5123 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5143 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6153 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6153 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6156 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7894 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7894 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7895 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8424 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8424 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8425 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9436 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9436 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9436 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9436 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9436 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9436 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9436 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9436 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9436 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9436 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9436 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9436 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9577 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0348 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0348 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0407 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1115 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1115 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1115 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2144 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2144 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2144 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2545 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2545 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2561 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4642 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4642 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4642 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4642 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.4965 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6194 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6194 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6521 f
  data arrival time                                                                    5.6521

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2479


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4468     0.4468
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/CLK (DFFX1)   0.2472   0.0000   0.4468 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/Q (DFFX1)   0.0880   0.2508   0.6975 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (net)     3  28.0040   0.0000   0.6975 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[68] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6975 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (net)   28.0040              0.0000     0.6975 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[68] (bp_be_pipe_mem_02_0)        0.0000     0.6975 f
  core/be/be_calculator/csr_cmd_o[68] (net)            28.0040              0.0000     0.6975 f
  core/be/be_calculator/csr_cmd_o[68] (bp_be_calculator_top_02_0)           0.0000     0.6975 f
  core/be/csr_cmd[68] (net)                            28.0040              0.0000     0.6975 f
  core/be/be_mem/csr_cmd_i[68] (bp_be_mem_top_02_0)                         0.0000     0.6975 f
  core/be/be_mem/csr_cmd_i[68] (net)                   28.0040              0.0000     0.6975 f
  core/be/be_mem/csr/csr_cmd_i[68] (bp_be_csr_02_0)                         0.0000     0.6975 f
  core/be/be_mem/csr/csr_cmd_i[68] (net)               28.0040              0.0000     0.6975 f
  core/be/be_mem/csr/U13/IN1 (NOR2X0)                             0.0880    0.0144 &   0.7119 f
  core/be/be_mem/csr/U13/QN (NOR2X0)                              0.1332    0.0747     0.7866 r
  core/be/be_mem/csr/n81 (net)                  4      11.8300              0.0000     0.7866 r
  core/be/be_mem/csr/U28/IN1 (NAND2X1)                            0.1332    0.0001 &   0.7867 r
  core/be/be_mem/csr/U28/QN (NAND2X1)                             0.0746    0.0499     0.8367 f
  core/be/be_mem/csr/n15 (net)                  2       6.7382              0.0000     0.8367 f
  core/be/be_mem/csr/U29/INP (INVX0)                              0.0746    0.0000 &   0.8367 f
  core/be/be_mem/csr/U29/ZN (INVX0)                               0.0536    0.0335     0.8702 r
  core/be/be_mem/csr/n8 (net)                   1       3.9989              0.0000     0.8702 r
  core/be/be_mem/csr/U31/IN1 (NAND2X1)                            0.0536    0.0000 &   0.8702 r
  core/be/be_mem/csr/U31/QN (NAND2X1)                             0.0814    0.0371     0.9073 f
  core/be/be_mem/csr/n34 (net)                  2       6.2806              0.0000     0.9073 f
  core/be/be_mem/csr/U34/IN1 (NOR2X0)                             0.0814    0.0000 &   0.9074 f
  core/be/be_mem/csr/U34/QN (NOR2X0)                              0.0979    0.0561     0.9634 r
  core/be/be_mem/csr/n26 (net)                  3       7.2038              0.0000     0.9634 r
  core/be/be_mem/csr/U63/IN1 (NAND2X0)                            0.0979    0.0000 &   0.9635 r
  core/be/be_mem/csr/U63/QN (NAND2X0)                             0.1519    0.0974     1.0608 f
  core/be/be_mem/csr/n1753 (net)                4      13.9921              0.0000     1.0608 f
  core/be/be_mem/csr/icc_place130/INP (INVX1)                     0.1519    0.0001 &   1.0609 f
  core/be/be_mem/csr/icc_place130/ZN (INVX1)                      0.3623    0.1957 @   1.2566 r
  core/be/be_mem/csr/n983 (net)                35     112.4841              0.0000     1.2566 r
  core/be/be_mem/csr/U1202/IN2 (NOR2X0)                           0.3623    0.0011 @   1.2577 r
  core/be/be_mem/csr/U1202/QN (NOR2X0)                            0.1269    0.0814     1.3391 f
  core/be/be_mem/csr/n922 (net)                 1       2.4659              0.0000     1.3391 f
  core/be/be_mem/csr/U1204/IN1 (NAND2X0)                          0.1269    0.0000 &   1.3391 f
  core/be/be_mem/csr/U1204/QN (NAND2X0)                           0.1499    0.0932     1.4323 r
  core/be/be_mem/csr/n1602 (net)                3      12.4282              0.0000     1.4323 r
  core/be/be_mem/csr/U1205/IN1 (NOR2X1)                           0.1499    0.0001 &   1.4324 r
  core/be/be_mem/csr/U1205/QN (NOR2X1)                            0.1718    0.0931     1.5255 f
  core/be/be_mem/csr/n1587 (net)                4      18.5647              0.0000     1.5255 f
  core/be/be_mem/csr/U1206/IN2 (NAND2X2)                          0.1718    0.0000 &   1.5255 f
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0921    0.0582     1.5837 r
  core/be/be_mem/csr/n1332 (net)                4      16.2368              0.0000     1.5837 r
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0921    0.0001 &   1.5838 r
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0346    0.0225     1.6063 f
  core/be/be_mem/csr/n1275 (net)                1       2.7647              0.0000     1.6063 f
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0346    0.0000 &   1.6063 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0405     1.6468 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6468 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6468 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7062 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7062 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7088 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7471 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7471 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7497 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7815 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7815 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7815 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8165 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8165 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8205 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9238 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9238 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9238 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9238 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9238 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9603 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9603 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9645 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0225 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0225 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0225 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0225 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0226 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0534 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0876 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0876 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0877 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1562 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1562 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1563 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1853 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2167 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2803 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3401 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3401 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3402 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4058 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4693 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5079 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5079 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5080 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5337 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5337 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5338 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   8.4268      0.0000     2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0404    0.0000 &   2.5975 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0547    0.0338     2.6313 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.9585         0.0000     2.6313 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0547    0.0000 &   2.6314 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0509    0.0706     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   9.7202      0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   9.7202         0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   9.7202            0.0000     2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   9.7202   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   9.7202   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   9.7202   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   9.7202   0.0000   2.7020 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/INP (INVX2)   0.0509   0.0001 &   2.7021 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt3/ZN (INVX2)   0.0296   0.0228   2.7248 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/n2 (net)     1   9.0404   0.0000   2.7248 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/INP (INVX2)   0.0296   0.0000 &   2.7248 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/icc_route_opt4/ZN (INVX2)   0.0279   0.0182   2.7430 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   8.0159   0.0000   2.7430 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.7430 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   8.0159   0.0000   2.7430 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0279   0.0001 &   2.7431 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0553   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.7984 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8583 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8584 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9527 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0271 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0271 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0271 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0271 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0271 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0271 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0303 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0866 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0866 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0866 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1640 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1640 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1667 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2247 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2247 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2247 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3454 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3454 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3454 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3454 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3454 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3454 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3454 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3454 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3454 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3454 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3459 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4188 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4188 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4189 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5840 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5840 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.5993 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6745 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6745 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6745 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8849 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8849 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8849 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8849 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8849 f
  core/be/flush (net)                                  73.8079              0.0000     3.8849 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8849 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8849 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9133 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0405 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0405 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0405 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0405 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0457 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1658 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1658 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1658 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1658 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1658 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1658 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1658 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1658 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1934 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3559 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3559 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3559 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3559 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3655 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5086 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5086 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5106 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6115 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6115 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6119 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7857 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7857 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7858 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8387 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8387 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8387 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9399 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9399 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9399 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9399 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9399 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9399 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9399 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9399 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9399 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9399 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9399 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9399 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9540 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0311 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0311 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0370 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1078 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1078 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1078 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2107 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2107 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2107 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2508 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2508 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2524 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4605 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4605 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4605 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4605 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.4927 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6156 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6156 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6483 f
  data arrival time                                                                    5.6483

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2517


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4475     0.4475
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_/CLK (DFFX1)   0.2472   0.0000   0.4475 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__72_/Q (DFFX1)   0.1192   0.2404   0.6879 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[72] (net)     6  34.4800   0.0000   0.6879 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[72] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.6879 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[72] (net)   34.4800              0.0000     0.6879 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[72] (bp_be_pipe_mem_02_0)        0.0000     0.6879 r
  core/be/be_calculator/csr_cmd_o[72] (net)            34.4800              0.0000     0.6879 r
  core/be/be_calculator/csr_cmd_o[72] (bp_be_calculator_top_02_0)           0.0000     0.6879 r
  core/be/csr_cmd[72] (net)                            34.4800              0.0000     0.6879 r
  core/be/be_mem/csr_cmd_i[72] (bp_be_mem_top_02_0)                         0.0000     0.6879 r
  core/be/be_mem/csr_cmd_i[72] (net)                   34.4800              0.0000     0.6879 r
  core/be/be_mem/csr/csr_cmd_i[72] (bp_be_csr_02_0)                         0.0000     0.6879 r
  core/be/be_mem/csr/csr_cmd_i[72] (net)               34.4800              0.0000     0.6879 r
  core/be/be_mem/csr/U7/IN2 (NAND2X1)                             0.1192    0.0112 &   0.6991 r
  core/be/be_mem/csr/U7/QN (NAND2X1)                              0.0549    0.0365     0.7356 f
  core/be/be_mem/csr/n1 (net)                   1       4.4223              0.0000     0.7356 f
  core/be/be_mem/csr/U8/IN1 (NOR2X0)                              0.0549    0.0000 &   0.7356 f
  core/be/be_mem/csr/U8/QN (NOR2X0)                               0.0793    0.0420     0.7776 r
  core/be/be_mem/csr/n18 (net)                  2       4.7352              0.0000     0.7776 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0793    0.0000 &   0.7776 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1858    0.1126     0.8902 f
  core/be/be_mem/csr/n139 (net)                 5      18.7342              0.0000     0.8902 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1858    0.0004 &   0.8906 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1695    0.0968     0.9874 r
  core/be/be_mem/csr/n911 (net)                 4      13.3172              0.0000     0.9874 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1695    0.0001 &   0.9875 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1519    0.1018     1.0894 f
  core/be/be_mem/csr/n912 (net)                 4      11.6140              0.0000     1.0894 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1519    0.0001 &   1.0894 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.4107    0.2150     1.3044 r
  core/be/be_mem/csr/n1701 (net)               16      47.0933              0.0000     1.3044 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.4107    0.0008 &   1.3052 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1585    0.1037     1.4089 f
  core/be/be_mem/csr/n1712 (net)                2       5.4216              0.0000     1.4089 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1585    0.0000 &   1.4089 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1595    0.0794     1.4883 r
  core/be/be_mem/csr/n942 (net)                 2       8.1545              0.0000     1.4883 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1595    0.0000 &   1.4883 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2099    0.0773     1.5656 f
  core/be/be_mem/csr/n1274 (net)                4      12.4214              0.0000     1.5656 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2099    0.0001 &   1.5657 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1275    0.0768     1.6426 r
  core/be/be_mem/csr/n1278 (net)                1       5.8694              0.0000     1.6426 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1275    0.0001 &   1.6426 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0932    0.0593     1.7019 f
  core/be/be_mem/csr/n1280 (net)                1       7.5341              0.0000     1.7019 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0932    0.0027 &   1.7046 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0720    0.0382     1.7429 r
  core/be/be_mem/csr/n1285 (net)                1       5.2957              0.0000     1.7429 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0720    0.0026 &   1.7454 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0464    0.0319     1.7773 f
  core/be/be_mem/csr/n1287 (net)                1       3.1941              0.0000     1.7773 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X0)                          0.0464    0.0000 &   1.7773 f
  core/be/be_mem/csr/U1699/QN (NAND2X0)                           0.0744    0.0349     1.8123 r
  core/be/be_mem/csr/n1295 (net)                1       2.7495              0.0000     1.8123 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0744    0.0040 &   1.8163 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0293    0.1032     1.9195 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       4.5485              0.0000     1.9195 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9195 f
  core/be/be_mem/csr_illegal_instr_lo (net)             4.5485              0.0000     1.9195 f
  core/be/be_mem/U13/IN1 (NAND2X1)                                0.0293    0.0000 &   1.9196 f
  core/be/be_mem/U13/QN (NAND2X1)                                 0.1129    0.0365     1.9561 r
  core/be/be_mem/n8 (net)                       1       9.6572              0.0000     1.9561 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1129    0.0042 &   1.9603 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0856    0.0579     2.0182 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.3156   0.0000   2.0182 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0182 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.3156              0.0000     2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.3156              0.0000     2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.3156             0.0000     2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.3156   0.0000   2.0182 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/IN1 (NOR2X2)   0.0856   0.0002 &   2.0184 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt8/QN (NOR2X2)   0.0555   0.0307   2.0491 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n8 (net)     1   4.6320   0.0000   2.0491 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/INP (INVX1)   0.0555   0.0000 &   2.0492 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt9/ZN (INVX1)   0.0451   0.0343   2.0834 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.7788   0.0000   2.0834 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0451   0.0001 &   2.0835 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0502   0.0685   2.1520 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3  10.8318   0.0000   2.1520 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/IN2 (NOR2X2)   0.0502   0.0000 &   2.1521 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt4/QN (NOR2X2)   0.0494   0.0290   2.1811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n7 (net)     1   4.5256   0.0000   2.1811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/INP (INVX1)   0.0494   0.0000 &   2.1811 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt5/ZN (INVX1)   0.0410   0.0314   2.2125 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   9.7005   0.0000   2.2125 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0410   0.0000 &   2.2125 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0398   0.0636   2.2761 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   7.9662   0.0000   2.2761 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/IN2 (NOR2X2)   0.0398   0.0000 &   2.2761 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt6/QN (NOR2X2)   0.0461   0.0276   2.3037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n6 (net)     1   4.1581   0.0000   2.3037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/INP (INVX1)   0.0461   0.0000 &   2.3037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt7/ZN (INVX1)   0.0422   0.0321   2.3359 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.6634   0.0000   2.3359 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0422   0.0001 &   2.3359 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0423   0.0656   2.4016 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.2012   0.0000   2.4016 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0423   0.0000 &   2.4016 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0409   0.0635   2.4651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   7.8271   0.0000   2.4651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/IN2 (NOR2X2)   0.0409   0.0000 &   2.4651 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt2/QN (NOR2X2)   0.0665   0.0386   2.5037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/n5 (net)     1   9.1127   0.0000   2.5037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/INP (INVX2)   0.0665   0.0000 &   2.5038 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/icc_route_opt3/ZN (INVX2)   0.0348   0.0258   2.5295 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.9747   0.0000   2.5295 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0348   0.0000 &   2.5296 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0404   0.0637   2.5932 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   8.4268   0.0000   2.5932 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0404   0.0000 &   2.5933 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0261   0.0521   2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.6519   0.0000   2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.6519      0.0000     2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0261    0.0000 &   2.6454 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0588    0.0318     2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.4979      0.0000     2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.4979         0.0000     2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.4979            0.0000     2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.4979   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.4979   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.4979   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.4979   0.0000   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0588   0.0000 &   2.6772 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0266   0.0568   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.1912   0.0000   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.1912   0.0000   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0266   0.0000 &   2.7341 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0423   0.0638   2.7979 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.4861   0.0000   2.7979 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.7979 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.4861   0.0000   2.7979 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0423   0.0001 &   2.7980 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0443   0.0599   2.8579 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.2535   0.0000   2.8579 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.8579 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.2535   0.0000   2.8579 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X1)   0.0443   0.0001 &   2.8580 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X1)   0.1087   0.0921   2.9500 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  31.2919   0.0000   2.9500 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   2.9500 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  31.2919        0.0000     2.9500 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.1087    0.0023 &   2.9523 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0472    0.0743     3.0266 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   8.8804        0.0000     3.0266 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0266 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     8.8804              0.0000     3.0266 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0266 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         8.8804              0.0000     3.0266 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0472    0.0032 &   3.0298 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.1774    0.0563     3.0861 f
  core/be/be_mem/csr/n1115 (net)                4      11.6290              0.0000     3.0861 f
  core/be/be_mem/csr/U1250/INP (INVX0)                            0.1774    0.0001 &   3.0862 f
  core/be/be_mem/csr/U1250/ZN (INVX0)                             0.1262    0.0774     3.1636 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      12.2289              0.0000     3.1636 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X1)                           0.1262    0.0027 &   3.1663 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                            0.1265    0.0580     3.2242 f
  core/be/be_mem/csr/n1202 (net)                3       7.5554              0.0000     3.2242 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1265    0.0000 &   3.2243 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0906    0.1207 @   3.3449 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        7      42.9752              0.0000     3.3449 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3449 f
  core/be/be_mem/trap_pkt_o[2] (net)                   42.9752              0.0000     3.3449 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3449 f
  core/be/n10 (net)                                    42.9752              0.0000     3.3449 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3449 f
  core/be/be_checker/trap_pkt_i[2] (net)               42.9752              0.0000     3.3449 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3449 f
  core/be/be_checker/director/trap_pkt_i[2] (net)      42.9752              0.0000     3.3449 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0907    0.0005 @   3.3454 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0382    0.0729     3.4184 f
  core/be/be_checker/director/n251 (net)        1       4.4167              0.0000     3.4184 f
  core/be/be_checker/director/icc_place21/INP (NBUFFX4)           0.0382    0.0000 &   3.4184 f
  core/be/be_checker/director/icc_place21/Z (NBUFFX4)             0.2086    0.1651 @   3.5835 f
  core/be/be_checker/director/n307 (net)       42     242.0511              0.0000     3.5835 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.2115    0.0153 @   3.5989 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1252    0.0752     3.6740 r
  core/be/be_checker/director/n106 (net)        4      13.5468              0.0000     3.6740 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1252    0.0000 &   3.6740 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2507    0.2104 @   3.8844 f
  core/be/be_checker/director/flush_o (net)     7      73.8079              0.0000     3.8844 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.8844 f
  core/be/be_checker/flush_o (net)                     73.8079              0.0000     3.8844 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.8844 f
  core/be/flush (net)                                  73.8079              0.0000     3.8844 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.8844 f
  core/be/be_calculator/flush_i (net)                  73.8079              0.0000     3.8844 f
  core/be/be_calculator/U21/IN1 (OR2X1)                           0.2518    0.0284 @   3.9128 f
  core/be/be_calculator/U21/Q (OR2X1)                             0.1188    0.1272     4.0400 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  38.5133       0.0000     4.0400 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0400 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      38.5133              0.0000     4.0400 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X2)                0.1188    0.0052 &   4.0453 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)                 0.2351    0.1201     4.1654 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  43.7403           0.0000     4.1654 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1654 r
  core/be/be_calculator/mmu_cmd_v_o (net)              43.7403              0.0000     4.1654 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1654 r
  core/be/mmu_cmd_v (net)                              43.7403              0.0000     4.1654 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1654 r
  core/be/be_mem/mmu_cmd_v_i (net)                     43.7403              0.0000     4.1654 r
  core/be/be_mem/U270/IN1 (MUX21X2)                               0.2351    0.0276 &   4.1930 r
  core/be/be_mem/U270/Q (MUX21X2)                                 0.1009    0.1624 @   4.3554 r
  core/be/be_mem/dcache_pkt_v (net)             2      38.5224              0.0000     4.3554 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3554 r
  core/be/be_mem/dcache/v_i (net)                      38.5224              0.0000     4.3554 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1013    0.0096 @   4.3650 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0756    0.1431 @   4.5081 f
  core/be/be_mem/dcache/n664 (net)              9      40.5775              0.0000     4.5081 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0758    0.0020 @   4.5101 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.2160    0.1010     4.6111 r
  core/be/be_mem/dcache/n734 (net)             10      37.0412              0.0000     4.6111 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X1)                        0.2160    0.0004 &   4.6115 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                         0.2443    0.1738     4.7852 f
  core/be/be_mem/dcache/n733 (net)             13      44.6865              0.0000     4.7852 f
  core/be/be_mem/dcache/icc_place161/INP (INVX0)                  0.2443    0.0001 &   4.7854 f
  core/be/be_mem/dcache/icc_place161/ZN (INVX0)                   0.0970    0.0529     4.8382 r
  core/be/be_mem/dcache/n876 (net)              1       4.9182              0.0000     4.8382 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0970    0.0000 &   4.8383 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1768    0.1012     4.9395 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  14.1870           0.0000     4.9395 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9395 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            14.1870              0.0000     4.9395 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9395 f
  core/be/data_mem_pkt_ready_o (net)                   14.1870              0.0000     4.9395 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9395 f
  core/data_mem_pkt_ready_o[1] (net)                   14.1870              0.0000     4.9395 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9395 f
  data_mem_pkt_ready_lo[1] (net)                       14.1870              0.0000     4.9395 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9395 f
  uce_1__uce/data_mem_pkt_ready_i (net)                14.1870              0.0000     4.9395 f
  uce_1__uce/U51/IN2 (NAND2X0)                                    0.1768    0.0141 &   4.9535 f
  uce_1__uce/U51/QN (NAND2X0)                                     0.1863    0.0772     5.0307 r
  uce_1__uce/n19 (net)                          2       6.1018              0.0000     5.0307 r
  uce_1__uce/U52/INP (INVX0)                                      0.1863    0.0059 &   5.0366 r
  uce_1__uce/U52/ZN (INVX0)                                       0.1026    0.0708     5.1073 f
  uce_1__uce/n36 (net)                          4       9.7487              0.0000     5.1073 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.1026    0.0000 &   5.1074 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0556    0.1029     5.2102 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1510              0.0000     5.2102 f
  uce_1__uce/U72/INP (INVX0)                                      0.0556    0.0000 &   5.2102 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0640    0.0401     5.2503 r
  uce_1__uce/n106 (net)                         2       6.8892              0.0000     5.2503 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0640    0.0016 &   5.2519 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.2792    0.2081 @   5.4601 f
  uce_1__uce/mem_resp_yumi_o (net)              3      99.6843              0.0000     5.4601 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4601 f
  mem_resp_yumi_lo[1] (net)                            99.6843              0.0000     5.4601 f
  U3128/IN2 (AO22X1)                                              0.2874    0.0322 @   5.4923 f
  U3128/Q (AO22X1)                                                0.0571    0.1229     5.6152 f
  io_resp_yumi_o (net)                          1       6.8417              0.0000     5.6152 f
  io_resp_yumi_o (out)                                            0.0571    0.0327 &   5.6479 f
  data arrival time                                                                    5.6479

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2521


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1213 f
  mem_arbiter/reqs_i[1] (net)                         321.6134              0.0000     1.1213 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1213 f
  mem_arbiter/enc/i[1] (net)                          321.6134              0.0000     1.1213 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1213 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             321.6134              0.0000     1.1213 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.5002    0.0217 @   1.1430 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0819    0.0983     1.2413 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1      19.2788              0.0000     1.2413 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2413 f
  mem_arbiter/enc/scan_lo_0_ (net)                     19.2788              0.0000     1.2413 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0819    0.0080 &   1.2492 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.1532    0.0878     1.3371 r
  mem_arbiter/enc/n1 (net)                      1      21.6396              0.0000     1.3371 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.1532    0.0229 &   1.3599 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.2621    0.1095     1.4694 f
  mem_arbiter/enc/o[0] (net)                    1      18.1286              0.0000     1.4694 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.4694 f
  mem_arbiter/grants_unmasked_lo[0] (net)              18.1286              0.0000     1.4694 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.2621    0.0300 &   1.4995 f
  mem_arbiter/U2/Q (AND2X1)                                       0.1066    0.1342     1.6336 f
  mem_arbiter/grants_o[0] (net)                 2      26.8785              0.0000     1.6336 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.6336 f
  fifo_yumi_li[0] (net)                                26.8785              0.0000     1.6336 f
  U1993/IN2 (NOR2X1)                                              0.1066    0.0083 &   1.6419 f
  U1993/QN (NOR2X1)                                               0.5193    0.2334 @   1.8753 r
  n237 (net)                                    2      83.1082              0.0000     1.8753 r
  U1994/INP (INVX0)                                               0.5209    0.1130 @   1.9884 r
  U1994/ZN (INVX0)                                                0.1380    0.0609     2.0493 f
  n40 (net)                                     1       3.3567              0.0000     2.0493 f
  U1995/IN2 (NAND2X0)                                             0.1380    0.0076 &   2.0568 f
  U1995/QN (NAND2X0)                                              0.1621    0.0980     2.1549 r
  n236 (net)                                    2      12.1403              0.0000     2.1549 r
  U3122/IN2 (NOR2X0)                                              0.1621    0.0003 &   2.1552 r
  U3122/QN (NOR2X0)                                               0.1964    0.1050     2.2601 f
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.2601 f
  io_cmd_v_o (out)                                                0.1964    0.0252 &   2.2853 f
  data arrival time                                                                    2.2853

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6147


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1167 r
  mem_arbiter/reqs_i[1] (net)                         325.8132              0.0000     1.1167 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1167 r
  mem_arbiter/enc/i[1] (net)                          325.8132              0.0000     1.1167 r
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1167 r
  mem_arbiter/enc/genblk1_scan/i[1] (net)             325.8132              0.0000     1.1167 r
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.5235    0.0220 @   1.1387 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0919    0.1675     1.3062 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1      19.3102              0.0000     1.3062 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.3062 r
  mem_arbiter/enc/scan_lo_0_ (net)                     19.3102              0.0000     1.3062 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0919    0.0101 &   1.3163 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.1327    0.0908     1.4071 f
  mem_arbiter/enc/n1 (net)                      1      21.5521              0.0000     1.4071 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.1327    0.0173 &   1.4244 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.2546    0.1071     1.5316 r
  mem_arbiter/enc/o[0] (net)                    1      18.1759              0.0000     1.5316 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.5316 r
  mem_arbiter/grants_unmasked_lo[0] (net)              18.1759              0.0000     1.5316 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.2546    0.0308 &   1.5624 r
  mem_arbiter/U2/Q (AND2X1)                                       0.1097    0.1193     1.6817 r
  mem_arbiter/grants_o[0] (net)                 2      27.0609              0.0000     1.6817 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.6817 r
  fifo_yumi_li[0] (net)                                27.0609              0.0000     1.6817 r
  U1993/IN2 (NOR2X1)                                              0.1097    0.0090 &   1.6908 r
  U1993/QN (NOR2X1)                                               0.4095    0.2356 @   1.9264 f
  n237 (net)                                    2      83.0064              0.0000     1.9264 f
  U1994/INP (INVX0)                                               0.4115    0.0813 @   2.0077 f
  U1994/ZN (INVX0)                                                0.1166    0.0524     2.0601 r
  n40 (net)                                     1       3.3994              0.0000     2.0601 r
  U1995/IN2 (NAND2X0)                                             0.1166    0.0065 &   2.0666 r
  U1995/QN (NAND2X0)                                              0.1649    0.0867     2.1532 f
  n236 (net)                                    2      11.9998              0.0000     2.1532 f
  U3122/IN2 (NOR2X0)                                              0.1649    0.0003 &   2.1536 f
  U3122/QN (NOR2X0)                                               0.2250    0.0878     2.2413 r
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.2413 r
  io_cmd_v_o (out)                                                0.2250    0.0320 &   2.2733 r
  data arrival time                                                                    2.2733

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6267


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1213 f
  mem_arbiter/reqs_i[1] (net)                         321.6134              0.0000     1.1213 f
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1213 f
  mem_arbiter/enc/i[1] (net)                          321.6134              0.0000     1.1213 f
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1213 f
  mem_arbiter/enc/genblk1_scan/i[1] (net)             321.6134              0.0000     1.1213 f
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.5002    0.0217 @   1.1430 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0819    0.0983     1.2413 f
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1      19.2788              0.0000     1.2413 f
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.2413 f
  mem_arbiter/enc/scan_lo_0_ (net)                     19.2788              0.0000     1.2413 f
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0819    0.0080 &   1.2492 f
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.1532    0.0878     1.3371 r
  mem_arbiter/enc/n1 (net)                      1      21.6396              0.0000     1.3371 r
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.1532    0.0229 &   1.3599 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.2621    0.1095     1.4694 f
  mem_arbiter/enc/o[0] (net)                    1      18.1286              0.0000     1.4694 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.4694 f
  mem_arbiter/grants_unmasked_lo[0] (net)              18.1286              0.0000     1.4694 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.2621    0.0300 &   1.4995 f
  mem_arbiter/U2/Q (AND2X1)                                       0.1066    0.1342     1.6336 f
  mem_arbiter/grants_o[0] (net)                 2      26.8785              0.0000     1.6336 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.6336 f
  fifo_yumi_li[0] (net)                                26.8785              0.0000     1.6336 f
  U1993/IN2 (NOR2X1)                                              0.1066    0.0083 &   1.6419 f
  U1993/QN (NOR2X1)                                               0.5193    0.2334 @   1.8753 r
  n237 (net)                                    2      83.1082              0.0000     1.8753 r
  U3123/IN2 (NOR2X0)                                              0.5209    0.1130 @   1.9884 r
  U3123/QN (NOR2X0)                                               0.2332    0.1583     2.1467 f
  mem_cmd_v_o (net)                             1      12.9919              0.0000     2.1467 f
  mem_cmd_v_o (out)                                               0.2332    0.0917 &   2.2383 f
  data arrival time                                                                    2.2383

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6617


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1167 r
  mem_arbiter/reqs_i[1] (net)                         325.8132              0.0000     1.1167 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1167 r
  mem_arbiter/enc/i[1] (net)                          325.8132              0.0000     1.1167 r
  mem_arbiter/enc/genblk1_scan/i[1] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.1167 r
  mem_arbiter/enc/genblk1_scan/i[1] (net)             325.8132              0.0000     1.1167 r
  mem_arbiter/enc/genblk1_scan/U3/IN2 (OR2X1)                     0.5235    0.0220 @   1.1387 r
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)                       0.0919    0.1675     1.3062 r
  mem_arbiter/enc/genblk1_scan/o[0] (net)       1      19.3102              0.0000     1.3062 r
  mem_arbiter/enc/genblk1_scan/o[0] (bsg_scan_width_p2_or_p1_lo_to_hi_p0_0)   0.0000   1.3062 r
  mem_arbiter/enc/scan_lo_0_ (net)                     19.3102              0.0000     1.3062 r
  mem_arbiter/enc/U1/INP (INVX0)                                  0.0919    0.0101 &   1.3163 r
  mem_arbiter/enc/U1/ZN (INVX0)                                   0.1327    0.0908     1.4071 f
  mem_arbiter/enc/n1 (net)                      1      21.5521              0.0000     1.4071 f
  mem_arbiter/enc/U2/IN1 (NOR2X0)                                 0.1327    0.0173 &   1.4244 f
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.2546    0.1071     1.5316 r
  mem_arbiter/enc/o[0] (net)                    1      18.1759              0.0000     1.5316 r
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.5316 r
  mem_arbiter/grants_unmasked_lo[0] (net)              18.1759              0.0000     1.5316 r
  mem_arbiter/U2/IN2 (AND2X1)                                     0.2546    0.0308 &   1.5624 r
  mem_arbiter/U2/Q (AND2X1)                                       0.1097    0.1193     1.6817 r
  mem_arbiter/grants_o[0] (net)                 2      27.0609              0.0000     1.6817 r
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.6817 r
  fifo_yumi_li[0] (net)                                27.0609              0.0000     1.6817 r
  U1993/IN2 (NOR2X1)                                              0.1097    0.0090 &   1.6908 r
  U1993/QN (NOR2X1)                                               0.4095    0.2356 @   1.9264 f
  n237 (net)                                    2      83.0064              0.0000     1.9264 f
  U3123/IN2 (NOR2X0)                                              0.4115    0.0813 @   2.0077 f
  U3123/QN (NOR2X0)                                               0.1995    0.0981     2.1058 r
  mem_cmd_v_o (net)                             1      12.9919              0.0000     2.1058 r
  mem_cmd_v_o (out)                                               0.1995    0.0783 &   2.1841 r
  data arrival time                                                                    2.1841

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7159


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1826/S (MUX21X1)                                               0.4993    0.0134 @   1.1347 f
  U1826/Q (MUX21X1)                                               0.2369    0.2243 @   1.3590 r
  n4534 (net)                                   1      66.3142              0.0000     1.3590 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   1.4151 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.5987 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.5987 r
  U1990/IN4 (NOR4X0)                                              0.2795    0.0294 @   1.6281 r
  U1990/QN (NOR4X0)                                               0.1554    0.1134     1.7415 f
  n36 (net)                                     1       3.5297              0.0000     1.7415 f
  U1991/IN3 (NAND4X0)                                             0.1554    0.0000 &   1.7415 f
  U1991/QN (NAND4X0)                                              0.1362    0.0611     1.8026 r
  n39 (net)                                     1       4.2529              0.0000     1.8026 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.8026 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.9072 f
  n238 (net)                                    2       9.8897              0.0000     1.9072 f
  U1995/IN1 (NAND2X0)                                             0.1769    0.0053 &   1.9124 f
  U1995/QN (NAND2X0)                                              0.1621    0.1008     2.0132 r
  n236 (net)                                    2      12.1403              0.0000     2.0132 r
  U3122/IN2 (NOR2X0)                                              0.1621    0.0003 &   2.0135 r
  U3122/QN (NOR2X0)                                               0.1964    0.1050     2.1185 f
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.1185 f
  io_cmd_v_o (out)                                                0.1964    0.0252 &   2.1436 f
  data arrival time                                                                    2.1436

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7564


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1826/S (MUX21X1)                                               0.5226    0.0136 @   1.1303 r
  U1826/Q (MUX21X1)                                               0.2369    0.2269 @   1.3572 r
  n4534 (net)                                   1      66.3142              0.0000     1.3572 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   1.4134 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.5970 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.5970 r
  U1990/IN4 (NOR4X0)                                              0.2795    0.0294 @   1.6263 r
  U1990/QN (NOR4X0)                                               0.1554    0.1134     1.7397 f
  n36 (net)                                     1       3.5297              0.0000     1.7397 f
  U1991/IN3 (NAND4X0)                                             0.1554    0.0000 &   1.7397 f
  U1991/QN (NAND4X0)                                              0.1362    0.0611     1.8009 r
  n39 (net)                                     1       4.2529              0.0000     1.8009 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.8009 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.9054 f
  n238 (net)                                    2       9.8897              0.0000     1.9054 f
  U1995/IN1 (NAND2X0)                                             0.1769    0.0053 &   1.9107 f
  U1995/QN (NAND2X0)                                              0.1621    0.1008     2.0114 r
  n236 (net)                                    2      12.1403              0.0000     2.0114 r
  U3122/IN2 (NOR2X0)                                              0.1621    0.0003 &   2.0117 r
  U3122/QN (NOR2X0)                                               0.1964    0.1050     2.1167 f
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.1167 f
  io_cmd_v_o (out)                                                0.1964    0.0252 &   2.1419 f
  data arrival time                                                                    2.1419

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1419
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7581


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1167 r
  mem_arbiter/reqs_i[1] (net)                         325.8132              0.0000     1.1167 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1167 r
  mem_arbiter/enc/i[1] (net)                          325.8132              0.0000     1.1167 r
  mem_arbiter/enc/U2/IN2 (NOR2X0)                                 0.5235    0.0219 @   1.1387 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.2621    0.1820     1.3206 f
  mem_arbiter/enc/o[0] (net)                    1      18.1286              0.0000     1.3206 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3206 f
  mem_arbiter/grants_unmasked_lo[0] (net)              18.1286              0.0000     1.3206 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.2621    0.0300 &   1.3507 f
  mem_arbiter/U2/Q (AND2X1)                                       0.1066    0.1342     1.4849 f
  mem_arbiter/grants_o[0] (net)                 2      26.8785              0.0000     1.4849 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.4849 f
  fifo_yumi_li[0] (net)                                26.8785              0.0000     1.4849 f
  U1993/IN2 (NOR2X1)                                              0.1066    0.0083 &   1.4931 f
  U1993/QN (NOR2X1)                                               0.5193    0.2334 @   1.7265 r
  n237 (net)                                    2      83.1082              0.0000     1.7265 r
  U1994/INP (INVX0)                                               0.5209    0.1130 @   1.8396 r
  U1994/ZN (INVX0)                                                0.1380    0.0609     1.9005 f
  n40 (net)                                     1       3.3567              0.0000     1.9005 f
  U1995/IN2 (NAND2X0)                                             0.1380    0.0076 &   1.9080 f
  U1995/QN (NAND2X0)                                              0.1621    0.0980     2.0061 r
  n236 (net)                                    2      12.1403              0.0000     2.0061 r
  U3122/IN2 (NOR2X0)                                              0.1621    0.0003 &   2.0064 r
  U3122/QN (NOR2X0)                                               0.1964    0.1050     2.1114 f
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.1114 f
  io_cmd_v_o (out)                                                0.1964    0.0252 &   2.1365 f
  data arrival time                                                                    2.1365

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7635


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1810/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1810/Q (MUX21X1)                                               0.4173    0.2906 @   1.4427 r
  io_cmd_o[27] (net)                            5     123.8660              0.0000     1.4427 r
  U1989/IN3 (NOR4X0)                                              0.4243    0.0906 @   1.5333 r
  U1989/QN (NOR4X0)                                               0.2069    0.1479     1.6812 f
  n37 (net)                                     1       8.2155              0.0000     1.6812 f
  U1991/IN2 (NAND4X0)                                             0.2069    0.0136 &   1.6949 f
  U1991/QN (NAND4X0)                                              0.1362    0.0689     1.7638 r
  n39 (net)                                     1       4.2529              0.0000     1.7638 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.7638 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.8683 f
  n238 (net)                                    2       9.8897              0.0000     1.8683 f
  U1995/IN1 (NAND2X0)                                             0.1769    0.0053 &   1.8736 f
  U1995/QN (NAND2X0)                                              0.1621    0.1008     1.9743 r
  n236 (net)                                    2      12.1403              0.0000     1.9743 r
  U3122/IN2 (NOR2X0)                                              0.1621    0.0003 &   1.9746 r
  U3122/QN (NOR2X0)                                               0.1964    0.1050     2.0796 f
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.0796 f
  io_cmd_v_o (out)                                                0.1964    0.0252 &   2.1048 f
  data arrival time                                                                    2.1048

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7952


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1810/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1810/Q (MUX21X1)                                               0.4173    0.2933 @   1.4413 r
  io_cmd_o[27] (net)                            5     123.8660              0.0000     1.4413 r
  U1989/IN3 (NOR4X0)                                              0.4243    0.0906 @   1.5319 r
  U1989/QN (NOR4X0)                                               0.2069    0.1479     1.6798 f
  n37 (net)                                     1       8.2155              0.0000     1.6798 f
  U1991/IN2 (NAND4X0)                                             0.2069    0.0136 &   1.6934 f
  U1991/QN (NAND4X0)                                              0.1362    0.0689     1.7623 r
  n39 (net)                                     1       4.2529              0.0000     1.7623 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.7623 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.8669 f
  n238 (net)                                    2       9.8897              0.0000     1.8669 f
  U1995/IN1 (NAND2X0)                                             0.1769    0.0053 &   1.8721 f
  U1995/QN (NAND2X0)                                              0.1621    0.1008     1.9729 r
  n236 (net)                                    2      12.1403              0.0000     1.9729 r
  U3122/IN2 (NOR2X0)                                              0.1621    0.0003 &   1.9732 r
  U3122/QN (NOR2X0)                                               0.1964    0.1050     2.0782 f
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.0782 f
  io_cmd_v_o (out)                                                0.1964    0.0252 &   2.1033 f
  data arrival time                                                                    2.1033

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7967


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  mem_arbiter/reqs_i[1] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)             0.0000     1.1167 r
  mem_arbiter/reqs_i[1] (net)                         325.8132              0.0000     1.1167 r
  mem_arbiter/enc/i[1] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.1167 r
  mem_arbiter/enc/i[1] (net)                          325.8132              0.0000     1.1167 r
  mem_arbiter/enc/U2/IN2 (NOR2X0)                                 0.5235    0.0219 @   1.1387 r
  mem_arbiter/enc/U2/QN (NOR2X0)                                  0.2621    0.1820     1.3206 f
  mem_arbiter/enc/o[0] (net)                    1      18.1286              0.0000     1.3206 f
  mem_arbiter/enc/o[0] (bsg_priority_encode_one_hot_out_width_p2_lo_to_hi_p0_0)   0.0000   1.3206 f
  mem_arbiter/grants_unmasked_lo[0] (net)              18.1286              0.0000     1.3206 f
  mem_arbiter/U2/IN2 (AND2X1)                                     0.2621    0.0300 &   1.3507 f
  mem_arbiter/U2/Q (AND2X1)                                       0.1066    0.1342     1.4849 f
  mem_arbiter/grants_o[0] (net)                 2      26.8785              0.0000     1.4849 f
  mem_arbiter/grants_o[0] (bsg_arb_fixed_inputs_p2_lo_to_hi_p0_0)           0.0000     1.4849 f
  fifo_yumi_li[0] (net)                                26.8785              0.0000     1.4849 f
  U1993/IN2 (NOR2X1)                                              0.1066    0.0083 &   1.4931 f
  U1993/QN (NOR2X1)                                               0.5193    0.2334 @   1.7265 r
  n237 (net)                                    2      83.1082              0.0000     1.7265 r
  U3123/IN2 (NOR2X0)                                              0.5209    0.1130 @   1.8396 r
  U3123/QN (NOR2X0)                                               0.2332    0.1583     1.9979 f
  mem_cmd_v_o (net)                             1      12.9919              0.0000     1.9979 f
  mem_cmd_v_o (out)                                               0.2332    0.0917 &   2.0896 f
  data arrival time                                                                    2.0896

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8104


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1842/S (MUX21X1)                                               0.5006    0.0306 @   1.1519 f
  U1842/Q (MUX21X1)                                               0.4765    0.3106 @   1.4625 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.4625 r
  U1989/IN2 (NOR4X0)                                              0.4863    0.0585 @   1.5210 r
  U1989/QN (NOR4X0)                                               0.2069    0.1409     1.6619 f
  n37 (net)                                     1       8.2155              0.0000     1.6619 f
  U1991/IN2 (NAND4X0)                                             0.2069    0.0136 &   1.6756 f
  U1991/QN (NAND4X0)                                              0.1362    0.0689     1.7445 r
  n39 (net)                                     1       4.2529              0.0000     1.7445 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.7445 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.8490 f
  n238 (net)                                    2       9.8897              0.0000     1.8490 f
  U1995/IN1 (NAND2X0)                                             0.1769    0.0053 &   1.8543 f
  U1995/QN (NAND2X0)                                              0.1621    0.1008     1.9550 r
  n236 (net)                                    2      12.1403              0.0000     1.9550 r
  U3122/IN2 (NOR2X0)                                              0.1621    0.0003 &   1.9554 r
  U3122/QN (NOR2X0)                                               0.1964    0.1050     2.0603 f
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.0603 f
  io_cmd_v_o (out)                                                0.1964    0.0252 &   2.0855 f
  data arrival time                                                                    2.0855

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8145


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1826/S (MUX21X1)                                               0.4993    0.0134 @   1.1347 f
  U1826/Q (MUX21X1)                                               0.2369    0.2243 @   1.3590 r
  n4534 (net)                                   1      66.3142              0.0000     1.3590 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   1.4151 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.5987 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.5987 r
  U1990/IN4 (NOR4X0)                                              0.2795    0.0294 @   1.6281 r
  U1990/QN (NOR4X0)                                               0.1554    0.1134     1.7415 f
  n36 (net)                                     1       3.5297              0.0000     1.7415 f
  U1991/IN3 (NAND4X0)                                             0.1554    0.0000 &   1.7415 f
  U1991/QN (NAND4X0)                                              0.1362    0.0611     1.8026 r
  n39 (net)                                     1       4.2529              0.0000     1.8026 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.8026 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.9072 f
  n238 (net)                                    2       9.8897              0.0000     1.9072 f
  U3123/IN1 (NOR2X0)                                              0.1769    0.0053 &   1.9124 f
  U3123/QN (NOR2X0)                                               0.1995    0.0943     2.0067 r
  mem_cmd_v_o (net)                             1      12.9919              0.0000     2.0067 r
  mem_cmd_v_o (out)                                               0.1995    0.0783 &   2.0850 r
  data arrival time                                                                    2.0850

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8150


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1842/S (MUX21X1)                                               0.5238    0.0310 @   1.1478 r
  U1842/Q (MUX21X1)                                               0.4765    0.3133 @   1.4611 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.4611 r
  U1989/IN2 (NOR4X0)                                              0.4863    0.0585 @   1.5196 r
  U1989/QN (NOR4X0)                                               0.2069    0.1409     1.6605 f
  n37 (net)                                     1       8.2155              0.0000     1.6605 f
  U1991/IN2 (NAND4X0)                                             0.2069    0.0136 &   1.6742 f
  U1991/QN (NAND4X0)                                              0.1362    0.0689     1.7430 r
  n39 (net)                                     1       4.2529              0.0000     1.7430 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.7431 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.8476 f
  n238 (net)                                    2       9.8897              0.0000     1.8476 f
  U1995/IN1 (NAND2X0)                                             0.1769    0.0053 &   1.8529 f
  U1995/QN (NAND2X0)                                              0.1621    0.1008     1.9536 r
  n236 (net)                                    2      12.1403              0.0000     1.9536 r
  U3122/IN2 (NOR2X0)                                              0.1621    0.0003 &   1.9539 r
  U3122/QN (NOR2X0)                                               0.1964    0.1050     2.0589 f
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.0589 f
  io_cmd_v_o (out)                                                0.1964    0.0252 &   2.0841 f
  data arrival time                                                                    2.0841

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8159


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1826/S (MUX21X1)                                               0.5226    0.0136 @   1.1303 r
  U1826/Q (MUX21X1)                                               0.2369    0.2269 @   1.3572 r
  n4534 (net)                                   1      66.3142              0.0000     1.3572 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   1.4134 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.5970 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.5970 r
  U1990/IN4 (NOR4X0)                                              0.2795    0.0294 @   1.6263 r
  U1990/QN (NOR4X0)                                               0.1554    0.1134     1.7397 f
  n36 (net)                                     1       3.5297              0.0000     1.7397 f
  U1991/IN3 (NAND4X0)                                             0.1554    0.0000 &   1.7397 f
  U1991/QN (NAND4X0)                                              0.1362    0.0611     1.8009 r
  n39 (net)                                     1       4.2529              0.0000     1.8009 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.8009 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.9054 f
  n238 (net)                                    2       9.8897              0.0000     1.9054 f
  U3123/IN1 (NOR2X0)                                              0.1769    0.0053 &   1.9107 f
  U3123/QN (NOR2X0)                                               0.1995    0.0943     2.0050 r
  mem_cmd_v_o (net)                             1      12.9919              0.0000     2.0050 r
  mem_cmd_v_o (out)                                               0.1995    0.0783 &   2.0833 r
  data arrival time                                                                    2.0833

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8167


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1810/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1810/Q (MUX21X1)                                               0.4173    0.2906 @   1.4427 r
  io_cmd_o[27] (net)                            5     123.8660              0.0000     1.4427 r
  U1989/IN3 (NOR4X0)                                              0.4243    0.0906 @   1.5333 r
  U1989/QN (NOR4X0)                                               0.2069    0.1479     1.6812 f
  n37 (net)                                     1       8.2155              0.0000     1.6812 f
  U1991/IN2 (NAND4X0)                                             0.2069    0.0136 &   1.6949 f
  U1991/QN (NAND4X0)                                              0.1362    0.0689     1.7638 r
  n39 (net)                                     1       4.2529              0.0000     1.7638 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.7638 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.8683 f
  n238 (net)                                    2       9.8897              0.0000     1.8683 f
  U3123/IN1 (NOR2X0)                                              0.1769    0.0053 &   1.8736 f
  U3123/QN (NOR2X0)                                               0.1995    0.0943     1.9679 r
  mem_cmd_v_o (net)                             1      12.9919              0.0000     1.9679 r
  mem_cmd_v_o (out)                                               0.1995    0.0783 &   2.0462 r
  data arrival time                                                                    2.0462

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8538


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1810/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1810/Q (MUX21X1)                                               0.4173    0.2933 @   1.4413 r
  io_cmd_o[27] (net)                            5     123.8660              0.0000     1.4413 r
  U1989/IN3 (NOR4X0)                                              0.4243    0.0906 @   1.5319 r
  U1989/QN (NOR4X0)                                               0.2069    0.1479     1.6798 f
  n37 (net)                                     1       8.2155              0.0000     1.6798 f
  U1991/IN2 (NAND4X0)                                             0.2069    0.0136 &   1.6934 f
  U1991/QN (NAND4X0)                                              0.1362    0.0689     1.7623 r
  n39 (net)                                     1       4.2529              0.0000     1.7623 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.7623 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.8669 f
  n238 (net)                                    2       9.8897              0.0000     1.8669 f
  U3123/IN1 (NOR2X0)                                              0.1769    0.0053 &   1.8721 f
  U3123/QN (NOR2X0)                                               0.1995    0.0943     1.9665 r
  mem_cmd_v_o (net)                             1      12.9919              0.0000     1.9665 r
  mem_cmd_v_o (out)                                               0.1995    0.0783 &   2.0448 r
  data arrival time                                                                    2.0448

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8552


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1826/S (MUX21X1)                                               0.4993    0.0134 @   1.1347 f
  U1826/Q (MUX21X1)                                               0.2251    0.1990 @   1.3337 f
  n4534 (net)                                   1      66.2551              0.0000     1.3337 f
  icc_place1889/INP (NBUFFX2)                                     0.2268    0.0502 @   1.3838 f
  icc_place1889/Z (NBUFFX2)                                       0.2685    0.1794 @   1.5633 f
  mem_cmd_o[35] (net)                           5     159.6227              0.0000     1.5633 f
  U1990/IN4 (NOR4X0)                                              0.2689    0.0275 @   1.5908 f
  U1990/QN (NOR4X0)                                               0.1801    0.0755     1.6663 r
  n36 (net)                                     1       3.6502              0.0000     1.6663 r
  U1991/IN3 (NAND4X0)                                             0.1801    0.0000 &   1.6663 r
  U1991/QN (NAND4X0)                                              0.1177    0.0540     1.7203 f
  n39 (net)                                     1       4.1682              0.0000     1.7203 f
  U1992/IN3 (NOR3X0)                                              0.1177    0.0000 &   1.7203 f
  U1992/QN (NOR3X0)                                               0.2061    0.0817     1.8020 r
  n238 (net)                                    2      10.0067              0.0000     1.8020 r
  U1995/IN1 (NAND2X0)                                             0.2061    0.0071 &   1.8091 r
  U1995/QN (NAND2X0)                                              0.1649    0.1103     1.9194 f
  n236 (net)                                    2      11.9998              0.0000     1.9194 f
  U3122/IN2 (NOR2X0)                                              0.1649    0.0003 &   1.9198 f
  U3122/QN (NOR2X0)                                               0.2250    0.0878     2.0075 r
  io_cmd_v_o (net)                              1      14.0955              0.0000     2.0075 r
  io_cmd_v_o (out)                                                0.2250    0.0320 &   2.0395 r
  data arrival time                                                                    2.0395

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0395
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8605


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1842/S (MUX21X1)                                               0.5006    0.0306 @   1.1519 f
  U1842/Q (MUX21X1)                                               0.4765    0.3106 @   1.4625 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.4625 r
  U1989/IN2 (NOR4X0)                                              0.4863    0.0585 @   1.5210 r
  U1989/QN (NOR4X0)                                               0.2069    0.1409     1.6619 f
  n37 (net)                                     1       8.2155              0.0000     1.6619 f
  U1991/IN2 (NAND4X0)                                             0.2069    0.0136 &   1.6756 f
  U1991/QN (NAND4X0)                                              0.1362    0.0689     1.7445 r
  n39 (net)                                     1       4.2529              0.0000     1.7445 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.7445 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.8490 f
  n238 (net)                                    2       9.8897              0.0000     1.8490 f
  U3123/IN1 (NOR2X0)                                              0.1769    0.0053 &   1.8543 f
  U3123/QN (NOR2X0)                                               0.1995    0.0943     1.9486 r
  mem_cmd_v_o (net)                             1      12.9919              0.0000     1.9486 r
  mem_cmd_v_o (out)                                               0.1995    0.0783 &   2.0269 r
  data arrival time                                                                    2.0269

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8731


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1842/S (MUX21X1)                                               0.5238    0.0310 @   1.1478 r
  U1842/Q (MUX21X1)                                               0.4765    0.3133 @   1.4611 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.4611 r
  U1989/IN2 (NOR4X0)                                              0.4863    0.0585 @   1.5196 r
  U1989/QN (NOR4X0)                                               0.2069    0.1409     1.6605 f
  n37 (net)                                     1       8.2155              0.0000     1.6605 f
  U1991/IN2 (NAND4X0)                                             0.2069    0.0136 &   1.6742 f
  U1991/QN (NAND4X0)                                              0.1362    0.0689     1.7430 r
  n39 (net)                                     1       4.2529              0.0000     1.7430 r
  U1992/IN3 (NOR3X0)                                              0.1362    0.0000 &   1.7431 r
  U1992/QN (NOR3X0)                                               0.1769    0.1045     1.8476 f
  n238 (net)                                    2       9.8897              0.0000     1.8476 f
  U3123/IN1 (NOR2X0)                                              0.1769    0.0053 &   1.8529 f
  U3123/QN (NOR2X0)                                               0.1995    0.0943     1.9472 r
  mem_cmd_v_o (net)                             1      12.9919              0.0000     1.9472 r
  mem_cmd_v_o (out)                                               0.1995    0.0783 &   2.0255 r
  data arrival time                                                                    2.0255

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8745


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1826/S (MUX21X1)                                               0.4993    0.0134 @   1.1347 f
  U1826/Q (MUX21X1)                                               0.2251    0.1990 @   1.3337 f
  n4534 (net)                                   1      66.2551              0.0000     1.3337 f
  icc_place1889/INP (NBUFFX2)                                     0.2268    0.0502 @   1.3838 f
  icc_place1889/Z (NBUFFX2)                                       0.2685    0.1794 @   1.5633 f
  mem_cmd_o[35] (net)                           5     159.6227              0.0000     1.5633 f
  U1990/IN4 (NOR4X0)                                              0.2689    0.0275 @   1.5908 f
  U1990/QN (NOR4X0)                                               0.1801    0.0755     1.6663 r
  n36 (net)                                     1       3.6502              0.0000     1.6663 r
  U1991/IN3 (NAND4X0)                                             0.1801    0.0000 &   1.6663 r
  U1991/QN (NAND4X0)                                              0.1177    0.0540     1.7203 f
  n39 (net)                                     1       4.1682              0.0000     1.7203 f
  U1992/IN3 (NOR3X0)                                              0.1177    0.0000 &   1.7203 f
  U1992/QN (NOR3X0)                                               0.2061    0.0817     1.8020 r
  n238 (net)                                    2      10.0067              0.0000     1.8020 r
  U3123/IN1 (NOR2X0)                                              0.2061    0.0071 &   1.8091 r
  U3123/QN (NOR2X0)                                               0.2332    0.1014     1.9105 f
  mem_cmd_v_o (net)                             1      12.9919              0.0000     1.9105 f
  mem_cmd_v_o (out)                                               0.2332    0.0917 &   2.0022 f
  data arrival time                                                                    2.0022

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8978


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1826/S (MUX21X1)                                               0.4993    0.0134 @   1.1347 f
  U1826/Q (MUX21X1)                                               0.2369    0.2243 @   1.3590 r
  n4534 (net)                                   1      66.3142              0.0000     1.3590 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   1.4151 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.5987 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.5987 r
  icc_place1964/INP (NBUFFX2)                                     0.2946    0.0543 @   1.6530 r
  icc_place1964/Z (NBUFFX2)                                       0.0384    0.0918     1.7447 r
  io_cmd_o[35] (net)                            1       1.7682              0.0000     1.7447 r
  io_cmd_o[35] (out)                                              0.0384    0.0245 &   1.7692 r
  data arrival time                                                                    1.7692

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7692
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1308


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1826/S (MUX21X1)                                               0.5226    0.0136 @   1.1303 r
  U1826/Q (MUX21X1)                                               0.2369    0.2269 @   1.3572 r
  n4534 (net)                                   1      66.3142              0.0000     1.3572 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   1.4134 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.5970 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.5970 r
  icc_place1964/INP (NBUFFX2)                                     0.2946    0.0543 @   1.6512 r
  icc_place1964/Z (NBUFFX2)                                       0.0384    0.0918     1.7430 r
  io_cmd_o[35] (net)                            1       1.7682              0.0000     1.7430 r
  io_cmd_o[35] (out)                                              0.0384    0.0245 &   1.7675 r
  data arrival time                                                                    1.7675

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1325


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1782/S (MUX21X1)                                               0.5008    0.0272 @   1.1485 f
  U1782/Q (MUX21X1)                                               0.2226    0.2192 @   1.3677 r
  n2631 (net)                                   1      62.0658              0.0000     1.3677 r
  icc_place1891/INP (NBUFFX2)                                     0.2238    0.0340 @   1.4016 r
  icc_place1891/Z (NBUFFX2)                                       0.3144    0.1840 @   1.5856 r
  mem_cmd_o[13] (net)                           4     178.4469              0.0000     1.5856 r
  icc_place1966/INP (NBUFFX2)                                     0.3417    0.0588 @   1.6444 r
  icc_place1966/Z (NBUFFX2)                                       0.0494    0.1051     1.7495 r
  io_cmd_o[13] (net)                            1       8.7725              0.0000     1.7495 r
  io_cmd_o[13] (out)                                              0.0494    0.0018 &   1.7513 r
  data arrival time                                                                    1.7513

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1487


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1782/S (MUX21X1)                                               0.5240    0.0276 @   1.1443 r
  U1782/Q (MUX21X1)                                               0.2226    0.2218 @   1.3661 r
  n2631 (net)                                   1      62.0658              0.0000     1.3661 r
  icc_place1891/INP (NBUFFX2)                                     0.2238    0.0340 @   1.4001 r
  icc_place1891/Z (NBUFFX2)                                       0.3144    0.1840 @   1.5840 r
  mem_cmd_o[13] (net)                           4     178.4469              0.0000     1.5840 r
  icc_place1966/INP (NBUFFX2)                                     0.3417    0.0588 @   1.6428 r
  icc_place1966/Z (NBUFFX2)                                       0.0494    0.1051     1.7479 r
  io_cmd_o[13] (net)                            1       8.7725              0.0000     1.7479 r
  io_cmd_o[13] (out)                                              0.0494    0.0018 &   1.7497 r
  data arrival time                                                                    1.7497

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7497
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1503


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1842/S (MUX21X1)                                               0.5006    0.0306 @   1.1519 f
  U1842/Q (MUX21X1)                                               0.4765    0.3106 @   1.4625 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.4625 r
  U1843/INP (NBUFFX2)                                             0.4869    0.0661 @   1.5286 r
  U1843/Z (NBUFFX2)                                               0.1478    0.1681 @   1.6967 r
  mem_cmd_o[43] (net)                           1      70.1003              0.0000     1.6967 r
  mem_cmd_o[43] (out)                                             0.1501    0.0451 @   1.7418 r
  data arrival time                                                                    1.7418

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1582


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1812/S (MUX21X1)                                               0.5008    0.0283 @   1.1496 f
  U1812/Q (MUX21X1)                                               0.1732    0.1969 @   1.3465 r
  n2630 (net)                                   1      45.4940              0.0000     1.3465 r
  icc_place1890/INP (NBUFFX2)                                     0.1735    0.0210 @   1.3675 r
  icc_place1890/Z (NBUFFX2)                                       0.3181    0.1750 @   1.5425 r
  mem_cmd_o[28] (net)                           4     180.8218              0.0000     1.5425 r
  icc_place1965/INP (NBUFFX2)                                     0.3500    0.0918 @   1.6344 r
  icc_place1965/Z (NBUFFX2)                                       0.0490    0.1052     1.7396 r
  io_cmd_o[28] (net)                            1       8.0749              0.0000     1.7396 r
  io_cmd_o[28] (out)                                              0.0490    0.0018 &   1.7414 r
  data arrival time                                                                    1.7414

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1586


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1842/S (MUX21X1)                                               0.5238    0.0310 @   1.1478 r
  U1842/Q (MUX21X1)                                               0.4765    0.3133 @   1.4611 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.4611 r
  U1843/INP (NBUFFX2)                                             0.4869    0.0661 @   1.5271 r
  U1843/Z (NBUFFX2)                                               0.1478    0.1681 @   1.6953 r
  mem_cmd_o[43] (net)                           1      70.1003              0.0000     1.6953 r
  mem_cmd_o[43] (out)                                             0.1501    0.0451 @   1.7404 r
  data arrival time                                                                    1.7404

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1596


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1812/S (MUX21X1)                                               0.5240    0.0287 @   1.1454 r
  U1812/Q (MUX21X1)                                               0.1732    0.1995 @   1.3449 r
  n2630 (net)                                   1      45.4940              0.0000     1.3449 r
  icc_place1890/INP (NBUFFX2)                                     0.1735    0.0210 @   1.3659 r
  icc_place1890/Z (NBUFFX2)                                       0.3181    0.1750 @   1.5409 r
  mem_cmd_o[28] (net)                           4     180.8218              0.0000     1.5409 r
  icc_place1965/INP (NBUFFX2)                                     0.3500    0.0918 @   1.6328 r
  icc_place1965/Z (NBUFFX2)                                       0.0490    0.1052     1.7380 r
  io_cmd_o[28] (net)                            1       8.0749              0.0000     1.7380 r
  io_cmd_o[28] (out)                                              0.0490    0.0018 &   1.7398 r
  data arrival time                                                                    1.7398

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7398
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1602


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1802/S (MUX21X1)                                               0.4994    0.0133 @   1.1346 f
  U1802/Q (MUX21X1)                                               0.4814    0.3184 @   1.4530 r
  io_cmd_o[23] (net)                            4     145.6870              0.0000     1.4530 r
  U1803/INP (NBUFFX2)                                             0.4892    0.1131 @   1.5661 r
  U1803/Z (NBUFFX2)                                               0.1126    0.1548 @   1.7210 r
  mem_cmd_o[23] (net)                           1      47.0538              0.0000     1.7210 r
  mem_cmd_o[23] (out)                                             0.1134    0.0071 @   1.7281 r
  data arrival time                                                                    1.7281

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1719


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1790/S (MUX21X1)                                               0.4987    0.0232 @   1.1444 f
  U1790/Q (MUX21X1)                                               0.4999    0.3178 @   1.4623 r
  io_cmd_o[17] (net)                            4     148.9590              0.0000     1.4623 r
  U1791/INP (NBUFFX2)                                             0.5125    0.1025 @   1.5648 r
  U1791/Z (NBUFFX2)                                               0.1054    0.1540 @   1.7187 r
  mem_cmd_o[17] (net)                           1      41.8589              0.0000     1.7187 r
  mem_cmd_o[17] (out)                                             0.1063    0.0089 @   1.7276 r
  data arrival time                                                                    1.7276

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1724


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1802/S (MUX21X1)                                               0.5226    0.0135 @   1.1302 r
  U1802/Q (MUX21X1)                                               0.4814    0.3211 @   1.4513 r
  io_cmd_o[23] (net)                            4     145.6870              0.0000     1.4513 r
  U1803/INP (NBUFFX2)                                             0.4892    0.1131 @   1.5645 r
  U1803/Z (NBUFFX2)                                               0.1126    0.1548 @   1.7193 r
  mem_cmd_o[23] (net)                           1      47.0538              0.0000     1.7193 r
  mem_cmd_o[23] (out)                                             0.1134    0.0071 @   1.7264 r
  data arrival time                                                                    1.7264

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1736


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1790/S (MUX21X1)                                               0.5220    0.0234 @   1.1402 r
  U1790/Q (MUX21X1)                                               0.4999    0.3206 @   1.4607 r
  io_cmd_o[17] (net)                            4     148.9590              0.0000     1.4607 r
  U1791/INP (NBUFFX2)                                             0.5125    0.1025 @   1.5632 r
  U1791/Z (NBUFFX2)                                               0.1054    0.1540 @   1.7172 r
  mem_cmd_o[17] (net)                           1      41.8589              0.0000     1.7172 r
  mem_cmd_o[17] (out)                                             0.1063    0.0089 @   1.7261 r
  data arrival time                                                                    1.7261

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1739


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1766/S (MUX21X1)                                               0.5008    0.0280 @   1.1492 f
  U1766/Q (MUX21X1)                                               0.1820    0.2005 @   1.3498 r
  n2632 (net)                                   1      48.2535              0.0000     1.3498 r
  icc_place1892/INP (NBUFFX2)                                     0.1824    0.0298 @   1.3796 r
  icc_place1892/Z (NBUFFX2)                                       0.3150    0.1776 @   1.5572 r
  mem_cmd_o[5] (net)                            4     179.4106              0.0000     1.5572 r
  icc_place1967/INP (NBUFFX2)                                     0.3426    0.0598 @   1.6170 r
  icc_place1967/Z (NBUFFX2)                                       0.0504    0.1060     1.7230 r
  io_cmd_o[5] (net)                             1       9.4784              0.0000     1.7230 r
  io_cmd_o[5] (out)                                               0.0504    0.0011 &   1.7241 r
  data arrival time                                                                    1.7241

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1759


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1766/S (MUX21X1)                                               0.5240    0.0284 @   1.1451 r
  U1766/Q (MUX21X1)                                               0.1820    0.2031 @   1.3482 r
  n2632 (net)                                   1      48.2535              0.0000     1.3482 r
  icc_place1892/INP (NBUFFX2)                                     0.1824    0.0298 @   1.3780 r
  icc_place1892/Z (NBUFFX2)                                       0.3150    0.1776 @   1.5556 r
  mem_cmd_o[5] (net)                            4     179.4106              0.0000     1.5556 r
  icc_place1967/INP (NBUFFX2)                                     0.3426    0.0598 @   1.6154 r
  icc_place1967/Z (NBUFFX2)                                       0.0504    0.1060     1.7214 r
  io_cmd_o[5] (net)                             1       9.4784              0.0000     1.7214 r
  io_cmd_o[5] (out)                                               0.0504    0.0011 &   1.7225 r
  data arrival time                                                                    1.7225

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1775


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1826/S (MUX21X1)                                               0.4993    0.0134 @   1.1347 f
  U1826/Q (MUX21X1)                                               0.2251    0.1990 @   1.3337 f
  n4534 (net)                                   1      66.2551              0.0000     1.3337 f
  icc_place1889/INP (NBUFFX2)                                     0.2268    0.0502 @   1.3838 f
  icc_place1889/Z (NBUFFX2)                                       0.2685    0.1794 @   1.5633 f
  mem_cmd_o[35] (net)                           5     159.6227              0.0000     1.5633 f
  icc_place1964/INP (NBUFFX2)                                     0.2846    0.0526 @   1.6158 f
  icc_place1964/Z (NBUFFX2)                                       0.0330    0.0753     1.6911 f
  io_cmd_o[35] (net)                            1       1.7682              0.0000     1.6911 f
  io_cmd_o[35] (out)                                              0.0330    0.0210 &   1.7121 f
  data arrival time                                                                    1.7121

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1879


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1826/S (MUX21X1)                                               0.5226    0.0136 @   1.1303 r
  U1826/Q (MUX21X1)                                               0.2251    0.2001 @   1.3303 f
  n4534 (net)                                   1      66.2551              0.0000     1.3303 f
  icc_place1889/INP (NBUFFX2)                                     0.2268    0.0502 @   1.3805 f
  icc_place1889/Z (NBUFFX2)                                       0.2685    0.1794 @   1.5599 f
  mem_cmd_o[35] (net)                           5     159.6227              0.0000     1.5599 f
  icc_place1964/INP (NBUFFX2)                                     0.2846    0.0526 @   1.6125 f
  icc_place1964/Z (NBUFFX2)                                       0.0330    0.0753     1.6878 f
  io_cmd_o[35] (net)                            1       1.7682              0.0000     1.6878 f
  io_cmd_o[35] (out)                                              0.0330    0.0210 &   1.7088 f
  data arrival time                                                                    1.7088

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1912


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1774/S (MUX21X1)                                               0.5005    0.0230 @   1.1443 f
  U1774/Q (MUX21X1)                                               0.3065    0.2505 @   1.3949 r
  io_cmd_o[9] (net)                             4      89.3006              0.0000     1.3949 r
  U1775/INP (NBUFFX2)                                             0.3091    0.1982 @   1.5931 r
  U1775/Z (NBUFFX2)                                               0.0441    0.0979     1.6910 r
  mem_cmd_o[9] (net)                            1       5.7514              0.0000     1.6910 r
  mem_cmd_o[9] (out)                                              0.0441    0.0098 &   1.7008 r
  data arrival time                                                                    1.7008

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1992


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1774/S (MUX21X1)                                               0.5237    0.0233 @   1.1401 r
  U1774/Q (MUX21X1)                                               0.3065    0.2532 @   1.3933 r
  io_cmd_o[9] (net)                             4      89.3006              0.0000     1.3933 r
  U1775/INP (NBUFFX2)                                             0.3091    0.1982 @   1.5915 r
  U1775/Z (NBUFFX2)                                               0.0441    0.0979     1.6894 r
  mem_cmd_o[9] (net)                            1       5.7514              0.0000     1.6894 r
  mem_cmd_o[9] (out)                                              0.0441    0.0098 &   1.6992 r
  data arrival time                                                                    1.6992

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2008


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1842/S (MUX21X1)                                               0.5006    0.0306 @   1.1519 f
  U1842/Q (MUX21X1)                                               0.4605    0.2980 @   1.4499 f
  io_cmd_o[43] (net)                            5     141.5785              0.0000     1.4499 f
  U1843/INP (NBUFFX2)                                             0.4712    0.0648 @   1.5147 f
  U1843/Z (NBUFFX2)                                               0.1376    0.1427 @   1.6574 f
  mem_cmd_o[43] (net)                           1      70.1003              0.0000     1.6574 f
  mem_cmd_o[43] (out)                                             0.1401    0.0403 @   1.6977 f
  data arrival time                                                                    1.6977

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2023


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1782/S (MUX21X1)                                               0.5008    0.0272 @   1.1485 f
  U1782/Q (MUX21X1)                                               0.2142    0.1953 @   1.3438 f
  n2631 (net)                                   1      62.0066              0.0000     1.3438 f
  icc_place1891/INP (NBUFFX2)                                     0.2154    0.0319 @   1.3757 f
  icc_place1891/Z (NBUFFX2)                                       0.3026    0.1809 @   1.5566 f
  mem_cmd_o[13] (net)                           4     178.2221              0.0000     1.5566 f
  icc_place1966/INP (NBUFFX2)                                     0.3309    0.0519 @   1.6085 f
  icc_place1966/Z (NBUFFX2)                                       0.0435    0.0859     1.6944 f
  io_cmd_o[13] (net)                            1       8.7725              0.0000     1.6944 f
  io_cmd_o[13] (out)                                              0.0435    0.0015 &   1.6959 f
  data arrival time                                                                    1.6959

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2041


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1842/S (MUX21X1)                                               0.5238    0.0310 @   1.1478 r
  U1842/Q (MUX21X1)                                               0.4605    0.2991 @   1.4469 f
  io_cmd_o[43] (net)                            5     141.5785              0.0000     1.4469 f
  U1843/INP (NBUFFX2)                                             0.4712    0.0648 @   1.5117 f
  U1843/Z (NBUFFX2)                                               0.1376    0.1427 @   1.6544 f
  mem_cmd_o[43] (net)                           1      70.1003              0.0000     1.6544 f
  mem_cmd_o[43] (out)                                             0.1401    0.0403 @   1.6947 f
  data arrival time                                                                    1.6947

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2053


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1812/S (MUX21X1)                                               0.5008    0.0283 @   1.1496 f
  U1812/Q (MUX21X1)                                               0.1641    0.1704 @   1.3200 f
  n2630 (net)                                   1      45.4348              0.0000     1.3200 f
  icc_place1890/INP (NBUFFX2)                                     0.1645    0.0217 @   1.3417 f
  icc_place1890/Z (NBUFFX2)                                       0.3079    0.1751 @   1.5168 f
  mem_cmd_o[28] (net)                           4     180.5971              0.0000     1.5168 f
  icc_place1965/INP (NBUFFX2)                                     0.3395    0.0895 @   1.6063 f
  icc_place1965/Z (NBUFFX2)                                       0.0430    0.0856     1.6919 f
  io_cmd_o[28] (net)                            1       8.0749              0.0000     1.6919 f
  io_cmd_o[28] (out)                                              0.0430    0.0015 &   1.6933 f
  data arrival time                                                                    1.6933

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2067


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1782/S (MUX21X1)                                               0.5240    0.0276 @   1.1443 r
  U1782/Q (MUX21X1)                                               0.2142    0.1964 @   1.3407 f
  n2631 (net)                                   1      62.0066              0.0000     1.3407 f
  icc_place1891/INP (NBUFFX2)                                     0.2154    0.0319 @   1.3725 f
  icc_place1891/Z (NBUFFX2)                                       0.3026    0.1809 @   1.5535 f
  mem_cmd_o[13] (net)                           4     178.2221              0.0000     1.5535 f
  icc_place1966/INP (NBUFFX2)                                     0.3309    0.0519 @   1.6054 f
  icc_place1966/Z (NBUFFX2)                                       0.0435    0.0859     1.6913 f
  io_cmd_o[13] (net)                            1       8.7725              0.0000     1.6913 f
  io_cmd_o[13] (out)                                              0.0435    0.0015 &   1.6928 f
  data arrival time                                                                    1.6928

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2072


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1812/S (MUX21X1)                                               0.5240    0.0287 @   1.1454 r
  U1812/Q (MUX21X1)                                               0.1641    0.1714 @   1.3168 f
  n2630 (net)                                   1      45.4348              0.0000     1.3168 f
  icc_place1890/INP (NBUFFX2)                                     0.1645    0.0217 @   1.3385 f
  icc_place1890/Z (NBUFFX2)                                       0.3079    0.1751 @   1.5136 f
  mem_cmd_o[28] (net)                           4     180.5971              0.0000     1.5136 f
  icc_place1965/INP (NBUFFX2)                                     0.3395    0.0895 @   1.6031 f
  icc_place1965/Z (NBUFFX2)                                       0.0430    0.0856     1.6887 f
  io_cmd_o[28] (net)                            1       8.0749              0.0000     1.6887 f
  io_cmd_o[28] (out)                                              0.0430    0.0015 &   1.6902 f
  data arrival time                                                                    1.6902

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2098


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1802/S (MUX21X1)                                               0.4994    0.0133 @   1.1346 f
  U1802/Q (MUX21X1)                                               0.4659    0.3071 @   1.4417 f
  io_cmd_o[23] (net)                            4     145.4622              0.0000     1.4417 f
  U1803/INP (NBUFFX2)                                             0.4739    0.1096 @   1.5513 f
  U1803/Z (NBUFFX2)                                               0.1035    0.1283 @   1.6796 f
  mem_cmd_o[23] (net)                           1      47.0538              0.0000     1.6796 f
  mem_cmd_o[23] (out)                                             0.1044    0.0071 @   1.6867 f
  data arrival time                                                                    1.6867

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2133


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1790/S (MUX21X1)                                               0.4987    0.0232 @   1.1444 f
  U1790/Q (MUX21X1)                                               0.4835    0.3064 @   1.4508 f
  io_cmd_o[17] (net)                            4     148.7342              0.0000     1.4508 f
  U1791/INP (NBUFFX2)                                             0.4965    0.1000 @   1.5508 f
  U1791/Z (NBUFFX2)                                               0.0968    0.1257 @   1.6765 f
  mem_cmd_o[17] (net)                           1      41.8589              0.0000     1.6765 f
  mem_cmd_o[17] (out)                                             0.0974    0.0085 @   1.6849 f
  data arrival time                                                                    1.6849

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2151


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1826/S (MUX21X1)                                               0.4993    0.0134 @   1.1347 f
  U1826/Q (MUX21X1)                                               0.2369    0.2243 @   1.3590 r
  n4534 (net)                                   1      66.3142              0.0000     1.3590 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   1.4151 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.5987 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.5987 r
  mem_cmd_o[35] (out)                                             0.3006    0.0855 @   1.6842 r
  data arrival time                                                                    1.6842

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2158


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1802/S (MUX21X1)                                               0.5226    0.0135 @   1.1302 r
  U1802/Q (MUX21X1)                                               0.4659    0.3083 @   1.4385 f
  io_cmd_o[23] (net)                            4     145.4622              0.0000     1.4385 f
  U1803/INP (NBUFFX2)                                             0.4739    0.1096 @   1.5480 f
  U1803/Z (NBUFFX2)                                               0.1035    0.1283 @   1.6763 f
  mem_cmd_o[23] (net)                           1      47.0538              0.0000     1.6763 f
  mem_cmd_o[23] (out)                                             0.1044    0.0071 @   1.6835 f
  data arrival time                                                                    1.6835

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2165


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1826/S (MUX21X1)                                               0.5226    0.0136 @   1.1303 r
  U1826/Q (MUX21X1)                                               0.2369    0.2269 @   1.3572 r
  n4534 (net)                                   1      66.3142              0.0000     1.3572 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   1.4134 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.5970 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.5970 r
  mem_cmd_o[35] (out)                                             0.3006    0.0855 @   1.6824 r
  data arrival time                                                                    1.6824

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2176


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1790/S (MUX21X1)                                               0.5220    0.0234 @   1.1402 r
  U1790/Q (MUX21X1)                                               0.4835    0.3075 @   1.4477 f
  io_cmd_o[17] (net)                            4     148.7342              0.0000     1.4477 f
  U1791/INP (NBUFFX2)                                             0.4965    0.1000 @   1.5477 f
  U1791/Z (NBUFFX2)                                               0.0968    0.1257 @   1.6734 f
  mem_cmd_o[17] (net)                           1      41.8589              0.0000     1.6734 f
  mem_cmd_o[17] (out)                                             0.0974    0.0085 @   1.6818 f
  data arrival time                                                                    1.6818

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2182


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1766/S (MUX21X1)                                               0.5008    0.0280 @   1.1492 f
  U1766/Q (MUX21X1)                                               0.1724    0.1747 @   1.3239 f
  n2632 (net)                                   1      48.1943              0.0000     1.3239 f
  icc_place1892/INP (NBUFFX2)                                     0.1729    0.0271 @   1.3510 f
  icc_place1892/Z (NBUFFX2)                                       0.3036    0.1773 @   1.5283 f
  mem_cmd_o[5] (net)                            4     179.1859              0.0000     1.5283 f
  icc_place1967/INP (NBUFFX2)                                     0.3322    0.0589 @   1.5872 f
  icc_place1967/Z (NBUFFX2)                                       0.0444    0.0868     1.6741 f
  io_cmd_o[5] (net)                             1       9.4784              0.0000     1.6741 f
  io_cmd_o[5] (out)                                               0.0444    0.0009 &   1.6750 f
  data arrival time                                                                    1.6750

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6750
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2250


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1810/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1810/Q (MUX21X1)                                               0.4173    0.2906 @   1.4427 r
  io_cmd_o[27] (net)                            5     123.8660              0.0000     1.4427 r
  U1811/INP (NBUFFX2)                                             0.4233    0.0965 @   1.5393 r
  U1811/Z (NBUFFX2)                                               0.0636    0.1239 @   1.6632 r
  mem_cmd_o[27] (net)                           1      17.5256              0.0000     1.6632 r
  mem_cmd_o[27] (out)                                             0.0636    0.0089 @   1.6720 r
  data arrival time                                                                    1.6720

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2280


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1766/S (MUX21X1)                                               0.5240    0.0284 @   1.1451 r
  U1766/Q (MUX21X1)                                               0.1724    0.1757 @   1.3207 f
  n2632 (net)                                   1      48.1943              0.0000     1.3207 f
  icc_place1892/INP (NBUFFX2)                                     0.1729    0.0271 @   1.3479 f
  icc_place1892/Z (NBUFFX2)                                       0.3036    0.1773 @   1.5251 f
  mem_cmd_o[5] (net)                            4     179.1859              0.0000     1.5251 f
  icc_place1967/INP (NBUFFX2)                                     0.3322    0.0589 @   1.5841 f
  icc_place1967/Z (NBUFFX2)                                       0.0444    0.0868     1.6709 f
  io_cmd_o[5] (net)                             1       9.4784              0.0000     1.6709 f
  io_cmd_o[5] (out)                                               0.0444    0.0009 &   1.6718 f
  data arrival time                                                                    1.6718

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2282


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1810/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1810/Q (MUX21X1)                                               0.4173    0.2933 @   1.4413 r
  io_cmd_o[27] (net)                            5     123.8660              0.0000     1.4413 r
  U1811/INP (NBUFFX2)                                             0.4233    0.0965 @   1.5378 r
  U1811/Z (NBUFFX2)                                               0.0636    0.1239 @   1.6617 r
  mem_cmd_o[27] (net)                           1      17.5256              0.0000     1.6617 r
  mem_cmd_o[27] (out)                                             0.0636    0.0089 @   1.6706 r
  data arrival time                                                                    1.6706

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2294


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1812/S (MUX21X1)                                               0.5008    0.0283 @   1.1496 f
  U1812/Q (MUX21X1)                                               0.1732    0.1969 @   1.3465 r
  n2630 (net)                                   1      45.4940              0.0000     1.3465 r
  icc_place1890/INP (NBUFFX2)                                     0.1735    0.0210 @   1.3675 r
  icc_place1890/Z (NBUFFX2)                                       0.3181    0.1750 @   1.5425 r
  mem_cmd_o[28] (net)                           4     180.8218              0.0000     1.5425 r
  mem_cmd_o[28] (out)                                             0.3515    0.1165 @   1.6590 r
  data arrival time                                                                    1.6590

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2410


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1782/S (MUX21X1)                                               0.5008    0.0272 @   1.1485 f
  U1782/Q (MUX21X1)                                               0.2226    0.2192 @   1.3677 r
  n2631 (net)                                   1      62.0658              0.0000     1.3677 r
  icc_place1891/INP (NBUFFX2)                                     0.2238    0.0340 @   1.4016 r
  icc_place1891/Z (NBUFFX2)                                       0.3144    0.1840 @   1.5856 r
  mem_cmd_o[13] (net)                           4     178.4469              0.0000     1.5856 r
  mem_cmd_o[13] (out)                                             0.3435    0.0727 @   1.6583 r
  data arrival time                                                                    1.6583

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2417


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1812/S (MUX21X1)                                               0.5240    0.0287 @   1.1454 r
  U1812/Q (MUX21X1)                                               0.1732    0.1995 @   1.3449 r
  n2630 (net)                                   1      45.4940              0.0000     1.3449 r
  icc_place1890/INP (NBUFFX2)                                     0.1735    0.0210 @   1.3659 r
  icc_place1890/Z (NBUFFX2)                                       0.3181    0.1750 @   1.5409 r
  mem_cmd_o[28] (net)                           4     180.8218              0.0000     1.5409 r
  mem_cmd_o[28] (out)                                             0.3515    0.1165 @   1.6574 r
  data arrival time                                                                    1.6574

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2426


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1782/S (MUX21X1)                                               0.5240    0.0276 @   1.1443 r
  U1782/Q (MUX21X1)                                               0.2226    0.2218 @   1.3661 r
  n2631 (net)                                   1      62.0658              0.0000     1.3661 r
  icc_place1891/INP (NBUFFX2)                                     0.2238    0.0340 @   1.4001 r
  icc_place1891/Z (NBUFFX2)                                       0.3144    0.1840 @   1.5840 r
  mem_cmd_o[13] (net)                           4     178.4469              0.0000     1.5840 r
  mem_cmd_o[13] (out)                                             0.3435    0.0727 @   1.6568 r
  data arrival time                                                                    1.6568

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2432


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1774/S (MUX21X1)                                               0.5005    0.0230 @   1.1443 f
  U1774/Q (MUX21X1)                                               0.2955    0.2302 @   1.3745 f
  io_cmd_o[9] (net)                             4      89.0758              0.0000     1.3745 f
  U1775/INP (NBUFFX2)                                             0.2982    0.1900 @   1.5645 f
  U1775/Z (NBUFFX2)                                               0.0384    0.0806     1.6451 f
  mem_cmd_o[9] (net)                            1       5.7514              0.0000     1.6451 f
  mem_cmd_o[9] (out)                                              0.0384    0.0081 &   1.6532 f
  data arrival time                                                                    1.6532

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2468


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1762/S (MUX21X1)                                               0.5007    0.0252 @   1.1465 f
  U1762/Q (MUX21X1)                                               0.4601    0.3036 @   1.4501 r
  io_cmd_o[2] (net)                             4     136.4529              0.0000     1.4501 r
  U1763/INP (NBUFFX2)                                             0.4709    0.0574 @   1.5075 r
  U1763/Z (NBUFFX2)                                               0.0792    0.1364 @   1.6439 r
  mem_cmd_o[2] (net)                            1      25.6474              0.0000     1.6439 r
  mem_cmd_o[2] (out)                                              0.0794    0.0074 @   1.6513 r
  data arrival time                                                                    1.6513

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2487


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1774/S (MUX21X1)                                               0.5237    0.0233 @   1.1401 r
  U1774/Q (MUX21X1)                                               0.2955    0.2313 @   1.3713 f
  io_cmd_o[9] (net)                             4      89.0758              0.0000     1.3713 f
  U1775/INP (NBUFFX2)                                             0.2982    0.1900 @   1.5613 f
  U1775/Z (NBUFFX2)                                               0.0384    0.0806     1.6419 f
  mem_cmd_o[9] (net)                            1       5.7514              0.0000     1.6419 f
  mem_cmd_o[9] (out)                                              0.0384    0.0081 &   1.6500 f
  data arrival time                                                                    1.6500

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2500


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1762/S (MUX21X1)                                               0.5239    0.0256 @   1.1423 r
  U1762/Q (MUX21X1)                                               0.4601    0.3063 @   1.4486 r
  io_cmd_o[2] (net)                             4     136.4529              0.0000     1.4486 r
  U1763/INP (NBUFFX2)                                             0.4709    0.0574 @   1.5060 r
  U1763/Z (NBUFFX2)                                               0.0792    0.1364 @   1.6424 r
  mem_cmd_o[2] (net)                            1      25.6474              0.0000     1.6424 r
  mem_cmd_o[2] (out)                                              0.0794    0.0074 @   1.6498 r
  data arrival time                                                                    1.6498

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2502


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1826/S (MUX21X1)                                               0.4993    0.0134 @   1.1347 f
  U1826/Q (MUX21X1)                                               0.2251    0.1990 @   1.3337 f
  n4534 (net)                                   1      66.2551              0.0000     1.3337 f
  icc_place1889/INP (NBUFFX2)                                     0.2268    0.0502 @   1.3838 f
  icc_place1889/Z (NBUFFX2)                                       0.2685    0.1794 @   1.5633 f
  mem_cmd_o[35] (net)                           5     159.6227              0.0000     1.5633 f
  mem_cmd_o[35] (out)                                             0.2909    0.0835 @   1.6468 f
  data arrival time                                                                    1.6468

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2532


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1794/S (MUX21X1)                                               0.4964    0.0024 @   1.1236 f
  U1794/Q (MUX21X1)                                               0.3827    0.2782 @   1.4018 r
  io_cmd_o[19] (net)                            4     113.3018              0.0000     1.4018 r
  U1795/INP (NBUFFX2)                                             0.3875    0.1025 @   1.5044 r
  U1795/Z (NBUFFX2)                                               0.0642    0.1213 @   1.6256 r
  mem_cmd_o[19] (net)                           1      19.4331              0.0000     1.6256 r
  mem_cmd_o[19] (out)                                             0.0642    0.0187 @   1.6443 r
  data arrival time                                                                    1.6443

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6443
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2557


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1826/S (MUX21X1)                                               0.5226    0.0136 @   1.1303 r
  U1826/Q (MUX21X1)                                               0.2251    0.2001 @   1.3303 f
  n4534 (net)                                   1      66.2551              0.0000     1.3303 f
  icc_place1889/INP (NBUFFX2)                                     0.2268    0.0502 @   1.3805 f
  icc_place1889/Z (NBUFFX2)                                       0.2685    0.1794 @   1.5599 f
  mem_cmd_o[35] (net)                           5     159.6227              0.0000     1.5599 f
  mem_cmd_o[35] (out)                                             0.2909    0.0835 @   1.6435 f
  data arrival time                                                                    1.6435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1794/S (MUX21X1)                                               0.5198    0.0024 @   1.1191 r
  U1794/Q (MUX21X1)                                               0.3827    0.2810 @   1.4001 r
  io_cmd_o[19] (net)                            4     113.3018              0.0000     1.4001 r
  U1795/INP (NBUFFX2)                                             0.3875    0.1025 @   1.5026 r
  U1795/Z (NBUFFX2)                                               0.0642    0.1213 @   1.6239 r
  mem_cmd_o[19] (net)                           1      19.4331              0.0000     1.6239 r
  mem_cmd_o[19] (out)                                             0.0642    0.0187 @   1.6426 r
  data arrival time                                                                    1.6426

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2574


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1760/S (MUX21X1)                                               0.4993    0.0156 @   1.1369 f
  U1760/Q (MUX21X1)                                               0.4313    0.2925 @   1.4294 r
  io_cmd_o[1] (net)                             4     127.3146              0.0000     1.4294 r
  U1761/INP (NBUFFX2)                                             0.4416    0.0794 @   1.5088 r
  U1761/Z (NBUFFX2)                                               0.0623    0.1243     1.6331 r
  mem_cmd_o[1] (net)                            1      15.3575              0.0000     1.6331 r
  mem_cmd_o[1] (out)                                              0.0623    0.0039 &   1.6370 r
  data arrival time                                                                    1.6370

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2630


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1760/S (MUX21X1)                                               0.5226    0.0158 @   1.1325 r
  U1760/Q (MUX21X1)                                               0.4313    0.2953 @   1.4278 r
  io_cmd_o[1] (net)                             4     127.3146              0.0000     1.4278 r
  U1761/INP (NBUFFX2)                                             0.4416    0.0794 @   1.5072 r
  U1761/Z (NBUFFX2)                                               0.0623    0.1243     1.6315 r
  mem_cmd_o[1] (net)                            1      15.3575              0.0000     1.6315 r
  mem_cmd_o[1] (out)                                              0.0623    0.0039 &   1.6354 r
  data arrival time                                                                    1.6354

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2646


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1766/S (MUX21X1)                                               0.5008    0.0280 @   1.1492 f
  U1766/Q (MUX21X1)                                               0.1820    0.2005 @   1.3498 r
  n2632 (net)                                   1      48.2535              0.0000     1.3498 r
  icc_place1892/INP (NBUFFX2)                                     0.1824    0.0298 @   1.3796 r
  icc_place1892/Z (NBUFFX2)                                       0.3150    0.1776 @   1.5572 r
  mem_cmd_o[5] (net)                            4     179.4106              0.0000     1.5572 r
  mem_cmd_o[5] (out)                                              0.3441    0.0738 @   1.6310 r
  data arrival time                                                                    1.6310

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2690


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1812/S (MUX21X1)                                               0.5008    0.0283 @   1.1496 f
  U1812/Q (MUX21X1)                                               0.1641    0.1704 @   1.3200 f
  n2630 (net)                                   1      45.4348              0.0000     1.3200 f
  icc_place1890/INP (NBUFFX2)                                     0.1645    0.0217 @   1.3417 f
  icc_place1890/Z (NBUFFX2)                                       0.3079    0.1751 @   1.5168 f
  mem_cmd_o[28] (net)                           4     180.5971              0.0000     1.5168 f
  mem_cmd_o[28] (out)                                             0.3411    0.1138 @   1.6306 f
  data arrival time                                                                    1.6306

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2694


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1766/S (MUX21X1)                                               0.5240    0.0284 @   1.1451 r
  U1766/Q (MUX21X1)                                               0.1820    0.2031 @   1.3482 r
  n2632 (net)                                   1      48.2535              0.0000     1.3482 r
  icc_place1892/INP (NBUFFX2)                                     0.1824    0.0298 @   1.3780 r
  icc_place1892/Z (NBUFFX2)                                       0.3150    0.1776 @   1.5556 r
  mem_cmd_o[5] (net)                            4     179.4106              0.0000     1.5556 r
  mem_cmd_o[5] (out)                                              0.3441    0.0738 @   1.6294 r
  data arrival time                                                                    1.6294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1810/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1810/Q (MUX21X1)                                               0.4031    0.2754 @   1.4275 f
  io_cmd_o[27] (net)                            5     123.5881              0.0000     1.4275 f
  U1811/INP (NBUFFX2)                                             0.4107    0.0935 @   1.5210 f
  U1811/Z (NBUFFX2)                                               0.0569    0.1000 @   1.6210 f
  mem_cmd_o[27] (net)                           1      17.5256              0.0000     1.6210 f
  mem_cmd_o[27] (out)                                             0.0570    0.0073 @   1.6283 f
  data arrival time                                                                    1.6283

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6283
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2717


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1812/S (MUX21X1)                                               0.5240    0.0287 @   1.1454 r
  U1812/Q (MUX21X1)                                               0.1641    0.1714 @   1.3168 f
  n2630 (net)                                   1      45.4348              0.0000     1.3168 f
  icc_place1890/INP (NBUFFX2)                                     0.1645    0.0217 @   1.3385 f
  icc_place1890/Z (NBUFFX2)                                       0.3079    0.1751 @   1.5136 f
  mem_cmd_o[28] (net)                           4     180.5971              0.0000     1.5136 f
  mem_cmd_o[28] (out)                                             0.3411    0.1138 @   1.6274 f
  data arrival time                                                                    1.6274

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2726


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1820/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1820/Q (MUX21X1)                                               0.4368    0.2960 @   1.4487 r
  io_cmd_o[32] (net)                            4     129.4110              0.0000     1.4487 r
  U1821/INP (NBUFFX2)                                             0.4445    0.0491 @   1.4978 r
  U1821/Z (NBUFFX2)                                               0.0607    0.1231     1.6209 r
  mem_cmd_o[32] (net)                           1      13.9702              0.0000     1.6209 r
  mem_cmd_o[32] (out)                                             0.0607    0.0051 &   1.6260 r
  data arrival time                                                                    1.6260

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2740


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1810/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1810/Q (MUX21X1)                                               0.4031    0.2765 @   1.4245 f
  io_cmd_o[27] (net)                            5     123.5881              0.0000     1.4245 f
  U1811/INP (NBUFFX2)                                             0.4107    0.0935 @   1.5180 f
  U1811/Z (NBUFFX2)                                               0.0569    0.1000 @   1.6180 f
  mem_cmd_o[27] (net)                           1      17.5256              0.0000     1.6180 f
  mem_cmd_o[27] (out)                                             0.0570    0.0073 @   1.6253 f
  data arrival time                                                                    1.6253

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2747


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1820/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1820/Q (MUX21X1)                                               0.4368    0.2987 @   1.4473 r
  io_cmd_o[32] (net)                            4     129.4110              0.0000     1.4473 r
  U1821/INP (NBUFFX2)                                             0.4445    0.0491 @   1.4964 r
  U1821/Z (NBUFFX2)                                               0.0607    0.1231     1.6195 r
  mem_cmd_o[32] (net)                           1      13.9702              0.0000     1.6195 r
  mem_cmd_o[32] (out)                                             0.0607    0.0051 &   1.6246 r
  data arrival time                                                                    1.6246

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2754


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1782/S (MUX21X1)                                               0.5008    0.0272 @   1.1485 f
  U1782/Q (MUX21X1)                                               0.2142    0.1953 @   1.3438 f
  n2631 (net)                                   1      62.0066              0.0000     1.3438 f
  icc_place1891/INP (NBUFFX2)                                     0.2154    0.0319 @   1.3757 f
  icc_place1891/Z (NBUFFX2)                                       0.3026    0.1809 @   1.5566 f
  mem_cmd_o[13] (net)                           4     178.2221              0.0000     1.5566 f
  mem_cmd_o[13] (out)                                             0.3328    0.0672 @   1.6238 f
  data arrival time                                                                    1.6238

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2762


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1824/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1824/Q (MUX21X1)                                               0.3507    0.2671 @   1.4199 r
  io_cmd_o[34] (net)                            4     103.3223              0.0000     1.4199 r
  U1825/INP (NBUFFX2)                                             0.3547    0.0972 @   1.5170 r
  U1825/Z (NBUFFX2)                                               0.0451    0.1020     1.6190 r
  mem_cmd_o[34] (net)                           1       4.8379              0.0000     1.6190 r
  mem_cmd_o[34] (out)                                             0.0451    0.0046 &   1.6236 r
  data arrival time                                                                    1.6236

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2764


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1768/S (MUX21X1)                                               0.4981    0.0078 @   1.1290 f
  U1768/Q (MUX21X1)                                               0.3971    0.2824 @   1.4115 r
  io_cmd_o[6] (net)                             4     117.3969              0.0000     1.4115 r
  U1769/INP (NBUFFX2)                                             0.4034    0.0554 @   1.4669 r
  U1769/Z (NBUFFX2)                                               0.0936    0.1368 @   1.6036 r
  mem_cmd_o[6] (net)                            1      37.1025              0.0000     1.6036 r
  mem_cmd_o[6] (out)                                              0.0940    0.0186 @   1.6223 r
  data arrival time                                                                    1.6223

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2777


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1824/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1824/Q (MUX21X1)                                               0.3507    0.2698 @   1.4184 r
  io_cmd_o[34] (net)                            4     103.3223              0.0000     1.4184 r
  U1825/INP (NBUFFX2)                                             0.3547    0.0972 @   1.5156 r
  U1825/Z (NBUFFX2)                                               0.0451    0.1020     1.6176 r
  mem_cmd_o[34] (net)                           1       4.8379              0.0000     1.6176 r
  mem_cmd_o[34] (out)                                             0.0451    0.0046 &   1.6222 r
  data arrival time                                                                    1.6222

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2778


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1782/S (MUX21X1)                                               0.5240    0.0276 @   1.1443 r
  U1782/Q (MUX21X1)                                               0.2142    0.1964 @   1.3407 f
  n2631 (net)                                   1      62.0066              0.0000     1.3407 f
  icc_place1891/INP (NBUFFX2)                                     0.2154    0.0319 @   1.3725 f
  icc_place1891/Z (NBUFFX2)                                       0.3026    0.1809 @   1.5535 f
  mem_cmd_o[13] (net)                           4     178.2221              0.0000     1.5535 f
  mem_cmd_o[13] (out)                                             0.3328    0.0672 @   1.6206 f
  data arrival time                                                                    1.6206

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2794


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1768/S (MUX21X1)                                               0.5214    0.0079 @   1.1246 r
  U1768/Q (MUX21X1)                                               0.3971    0.2852 @   1.4098 r
  io_cmd_o[6] (net)                             4     117.3969              0.0000     1.4098 r
  U1769/INP (NBUFFX2)                                             0.4034    0.0554 @   1.4652 r
  U1769/Z (NBUFFX2)                                               0.0936    0.1368 @   1.6019 r
  mem_cmd_o[6] (net)                            1      37.1025              0.0000     1.6019 r
  mem_cmd_o[6] (out)                                              0.0940    0.0186 @   1.6206 r
  data arrival time                                                                    1.6206

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2794


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1798/S (MUX21X1)                                               0.4990    0.0227 @   1.1440 f
  U1798/Q (MUX21X1)                                               0.4079    0.2872 @   1.4311 r
  io_cmd_o[21] (net)                            4     121.0110              0.0000     1.4311 r
  U1799/INP (NBUFFX2)                                             0.4144    0.0553 @   1.4864 r
  U1799/Z (NBUFFX2)                                               0.0595    0.1198     1.6062 r
  mem_cmd_o[21] (net)                           1      14.1415              0.0000     1.6062 r
  mem_cmd_o[21] (out)                                             0.0595    0.0076 &   1.6138 r
  data arrival time                                                                    1.6138

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2862


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1796/S (MUX21X1)                                               0.4998    0.0187 @   1.1400 f
  U1796/Q (MUX21X1)                                               0.3879    0.2791 @   1.4191 r
  io_cmd_o[20] (net)                            4     114.4471              0.0000     1.4191 r
  U1797/INP (NBUFFX2)                                             0.3936    0.0817 @   1.5008 r
  U1797/Z (NBUFFX2)                                               0.0499    0.1092     1.6100 r
  mem_cmd_o[20] (net)                           1       7.1850              0.0000     1.6100 r
  mem_cmd_o[20] (out)                                             0.0499    0.0024 &   1.6124 r
  data arrival time                                                                    1.6124

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2876


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1798/S (MUX21X1)                                               0.5223    0.0230 @   1.1397 r
  U1798/Q (MUX21X1)                                               0.4079    0.2899 @   1.4296 r
  io_cmd_o[21] (net)                            4     121.0110              0.0000     1.4296 r
  U1799/INP (NBUFFX2)                                             0.4144    0.0553 @   1.4849 r
  U1799/Z (NBUFFX2)                                               0.0595    0.1198     1.6046 r
  mem_cmd_o[21] (net)                           1      14.1415              0.0000     1.6046 r
  mem_cmd_o[21] (out)                                             0.0595    0.0076 &   1.6122 r
  data arrival time                                                                    1.6122

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2878


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1834/S (MUX21X1)                                               0.5001    0.0220 @   1.1433 f
  U1834/Q (MUX21X1)                                               0.3619    0.2710 @   1.4143 r
  io_cmd_o[39] (net)                            5     106.7307              0.0000     1.4143 r
  U1835/INP (NBUFFX2)                                             0.3660    0.0718 @   1.4861 r
  U1835/Z (NBUFFX2)                                               0.0517    0.1089     1.5950 r
  mem_cmd_o[39] (net)                           1       9.6636              0.0000     1.5950 r
  mem_cmd_o[39] (out)                                             0.0517    0.0158 &   1.6108 r
  data arrival time                                                                    1.6108

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2892


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1796/S (MUX21X1)                                               0.5230    0.0190 @   1.1357 r
  U1796/Q (MUX21X1)                                               0.3879    0.2818 @   1.4175 r
  io_cmd_o[20] (net)                            4     114.4471              0.0000     1.4175 r
  U1797/INP (NBUFFX2)                                             0.3936    0.0817 @   1.4992 r
  U1797/Z (NBUFFX2)                                               0.0499    0.1092     1.6084 r
  mem_cmd_o[20] (net)                           1       7.1850              0.0000     1.6084 r
  mem_cmd_o[20] (out)                                             0.0499    0.0024 &   1.6108 r
  data arrival time                                                                    1.6108

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2892


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1762/S (MUX21X1)                                               0.5007    0.0252 @   1.1465 f
  U1762/Q (MUX21X1)                                               0.4449    0.2901 @   1.4367 f
  io_cmd_o[2] (net)                             4     136.2282              0.0000     1.4367 f
  U1763/INP (NBUFFX2)                                             0.4560    0.0567 @   1.4933 f
  U1763/Z (NBUFFX2)                                               0.0721    0.1098 @   1.6031 f
  mem_cmd_o[2] (net)                            1      25.6474              0.0000     1.6031 f
  mem_cmd_o[2] (out)                                              0.0722    0.0064 @   1.6096 f
  data arrival time                                                                    1.6096

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6096
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2904


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1816/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1816/Q (MUX21X1)                                               0.3583    0.2694 @   1.4222 r
  io_cmd_o[30] (net)                            4     105.5425              0.0000     1.4222 r
  U1817/INP (NBUFFX2)                                             0.3629    0.0784 @   1.5007 r
  U1817/Z (NBUFFX2)                                               0.0438    0.1013     1.6020 r
  mem_cmd_o[30] (net)                           1       3.4699              0.0000     1.6020 r
  mem_cmd_o[30] (out)                                             0.0438    0.0074 &   1.6094 r
  data arrival time                                                                    1.6094

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2906


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1836/S (MUX21X1)                                               0.5002    0.0218 @   1.1430 f
  U1836/Q (MUX21X1)                                               0.3675    0.2729 @   1.4159 r
  io_cmd_o[40] (net)                            5     108.4360              0.0000     1.4159 r
  U1837/INP (NBUFFX2)                                             0.3717    0.0840 @   1.5000 r
  U1837/Z (NBUFFX2)                                               0.0488    0.1066     1.6066 r
  mem_cmd_o[40] (net)                           1       7.1377              0.0000     1.6066 r
  mem_cmd_o[40] (out)                                             0.0488    0.0027 &   1.6093 r
  data arrival time                                                                    1.6093

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2907


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1834/S (MUX21X1)                                               0.5234    0.0223 @   1.1391 r
  U1834/Q (MUX21X1)                                               0.3619    0.2737 @   1.4127 r
  io_cmd_o[39] (net)                            5     106.7307              0.0000     1.4127 r
  U1835/INP (NBUFFX2)                                             0.3660    0.0718 @   1.4846 r
  U1835/Z (NBUFFX2)                                               0.0517    0.1089     1.5935 r
  mem_cmd_o[39] (net)                           1       9.6636              0.0000     1.5935 r
  mem_cmd_o[39] (out)                                             0.0517    0.0158 &   1.6093 r
  data arrival time                                                                    1.6093

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6093
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2907


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1818/S (MUX21X1)                                               0.4977    0.0063 @   1.1276 f
  U1818/Q (MUX21X1)                                               0.3797    0.2759 @   1.4035 r
  io_cmd_o[31] (net)                            4     111.9017              0.0000     1.4035 r
  U1819/INP (NBUFFX2)                                             0.3854    0.0506 @   1.4541 r
  U1819/Z (NBUFFX2)                                               0.0685    0.1242 @   1.5783 r
  mem_cmd_o[31] (net)                           1      23.1355              0.0000     1.5783 r
  mem_cmd_o[31] (out)                                             0.0686    0.0303 @   1.6085 r
  data arrival time                                                                    1.6085

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2915


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1816/S (MUX21X1)                                               0.5236    0.0320 @   1.1487 r
  U1816/Q (MUX21X1)                                               0.3583    0.2721 @   1.4208 r
  io_cmd_o[30] (net)                            4     105.5425              0.0000     1.4208 r
  U1817/INP (NBUFFX2)                                             0.3629    0.0784 @   1.4992 r
  U1817/Z (NBUFFX2)                                               0.0438    0.1013     1.6006 r
  mem_cmd_o[30] (net)                           1       3.4699              0.0000     1.6006 r
  mem_cmd_o[30] (out)                                             0.0438    0.0074 &   1.6080 r
  data arrival time                                                                    1.6080

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2920


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1836/S (MUX21X1)                                               0.5235    0.0221 @   1.1388 r
  U1836/Q (MUX21X1)                                               0.3675    0.2756 @   1.4144 r
  io_cmd_o[40] (net)                            5     108.4360              0.0000     1.4144 r
  U1837/INP (NBUFFX2)                                             0.3717    0.0840 @   1.4984 r
  U1837/Z (NBUFFX2)                                               0.0488    0.1066     1.6050 r
  mem_cmd_o[40] (net)                           1       7.1377              0.0000     1.6050 r
  mem_cmd_o[40] (out)                                             0.0488    0.0027 &   1.6078 r
  data arrival time                                                                    1.6078

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2922


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1756/IN1 (NAND2X0)                                             0.4601    0.0224 @   0.7872 r
  U1756/QN (NAND2X0)                                              0.6246    0.3972     1.1844 f
  n33 (net)                                     1      64.5351              0.0000     1.1844 f
  U1757/INP (INVX0)                                               0.6246    0.0579 &   1.2423 f
  U1757/ZN (INVX0)                                                0.3898    0.2329     1.4752 r
  io_cmd_o[0] (net)                             4      38.7156              0.0000     1.4752 r
  U1758/INP (NBUFFX2)                                             0.3898    0.0040 &   1.4792 r
  U1758/Z (NBUFFX2)                                               0.0574    0.1159     1.5951 r
  mem_cmd_o[0] (net)                            1      13.3264              0.0000     1.5951 r
  mem_cmd_o[0] (out)                                              0.0574    0.0123 &   1.6075 r
  data arrival time                                                                    1.6075

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2925


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1818/S (MUX21X1)                                               0.5210    0.0064 @   1.1231 r
  U1818/Q (MUX21X1)                                               0.3797    0.2787 @   1.4018 r
  io_cmd_o[31] (net)                            4     111.9017              0.0000     1.4018 r
  U1819/INP (NBUFFX2)                                             0.3854    0.0506 @   1.4524 r
  U1819/Z (NBUFFX2)                                               0.0685    0.1242 @   1.5766 r
  mem_cmd_o[31] (net)                           1      23.1355              0.0000     1.5766 r
  mem_cmd_o[31] (out)                                             0.0686    0.0303 @   1.6068 r
  data arrival time                                                                    1.6068

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2932


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1762/S (MUX21X1)                                               0.5239    0.0256 @   1.1423 r
  U1762/Q (MUX21X1)                                               0.4449    0.2913 @   1.4336 f
  io_cmd_o[2] (net)                             4     136.2282              0.0000     1.4336 f
  U1763/INP (NBUFFX2)                                             0.4560    0.0567 @   1.4903 f
  U1763/Z (NBUFFX2)                                               0.0721    0.1098 @   1.6001 f
  mem_cmd_o[2] (net)                            1      25.6474              0.0000     1.6001 f
  mem_cmd_o[2] (out)                                              0.0722    0.0064 @   1.6065 f
  data arrival time                                                                    1.6065

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2935


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1814/S (MUX21X1)                                               0.4972    0.0044 @   1.1257 f
  U1814/Q (MUX21X1)                                               0.3853    0.2775 @   1.4031 r
  io_cmd_o[29] (net)                            4     113.5338              0.0000     1.4031 r
  U1815/INP (NBUFFX2)                                             0.3915    0.0448 @   1.4480 r
  U1815/Z (NBUFFX2)                                               0.1020    0.1407 @   1.5887 r
  mem_cmd_o[29] (net)                           1      44.0850              0.0000     1.5887 r
  mem_cmd_o[29] (out)                                             0.1027    0.0176 @   1.6063 r
  data arrival time                                                                    1.6063

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2937


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1794/S (MUX21X1)                                               0.4964    0.0024 @   1.1236 f
  U1794/Q (MUX21X1)                                               0.3698    0.2617 @   1.3854 f
  io_cmd_o[19] (net)                            4     113.0770              0.0000     1.3854 f
  U1795/INP (NBUFFX2)                                             0.3747    0.1034 @   1.4888 f
  U1795/Z (NBUFFX2)                                               0.0577    0.0994 @   1.5882 f
  mem_cmd_o[19] (net)                           1      19.4331              0.0000     1.5882 f
  mem_cmd_o[19] (out)                                             0.0577    0.0168 @   1.6050 f
  data arrival time                                                                    1.6050

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2950


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1814/S (MUX21X1)                                               0.5205    0.0044 @   1.1212 r
  U1814/Q (MUX21X1)                                               0.3853    0.2803 @   1.4014 r
  io_cmd_o[29] (net)                            4     113.5338              0.0000     1.4014 r
  U1815/INP (NBUFFX2)                                             0.3915    0.0448 @   1.4462 r
  U1815/Z (NBUFFX2)                                               0.1020    0.1407 @   1.5870 r
  mem_cmd_o[29] (net)                           1      44.0850              0.0000     1.5870 r
  mem_cmd_o[29] (out)                                             0.1027    0.0176 @   1.6046 r
  data arrival time                                                                    1.6046

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2954


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1806/S (MUX21X1)                                               0.4997    0.0203 @   1.1415 f
  U1806/Q (MUX21X1)                                               0.4049    0.2844 @   1.4259 r
  io_cmd_o[25] (net)                            6     119.4746              0.0000     1.4259 r
  U1807/INP (NBUFFX2)                                             0.4123    0.0693 @   1.4952 r
  U1807/Z (NBUFFX2)                                               0.0474    0.1080     1.6032 r
  mem_cmd_o[25] (net)                           1       4.4298              0.0000     1.6032 r
  mem_cmd_o[25] (out)                                             0.0474    0.0001 &   1.6032 r
  data arrival time                                                                    1.6032

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2968


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1788/S (MUX21X1)                                               0.5004    0.0314 @   1.1527 f
  U1788/Q (MUX21X1)                                               0.3375    0.2629 @   1.4156 r
  io_cmd_o[16] (net)                            4      99.3861              0.0000     1.4156 r
  U1789/INP (NBUFFX2)                                             0.3408    0.0806 @   1.4962 r
  U1789/Z (NBUFFX2)                                               0.0507    0.1062     1.6024 r
  mem_cmd_o[16] (net)                           1       9.8526              0.0000     1.6024 r
  mem_cmd_o[16] (out)                                             0.0507    0.0003 &   1.6027 r
  data arrival time                                                                    1.6027

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6027
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2973


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1770/S (MUX21X1)                                               0.4993    0.0134 @   1.1346 f
  U1770/Q (MUX21X1)                                               0.3467    0.2666 @   1.4012 r
  io_cmd_o[7] (net)                             4     102.4206              0.0000     1.4012 r
  U1771/INP (NBUFFX2)                                             0.3498    0.0877 @   1.4889 r
  U1771/Z (NBUFFX2)                                               0.0497    0.1059     1.5948 r
  mem_cmd_o[7] (net)                            1       8.6427              0.0000     1.5948 r
  mem_cmd_o[7] (out)                                              0.0497    0.0075 &   1.6023 r
  data arrival time                                                                    1.6023

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6023
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2977


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1794/S (MUX21X1)                                               0.5198    0.0024 @   1.1191 r
  U1794/Q (MUX21X1)                                               0.3698    0.2629 @   1.3821 f
  io_cmd_o[19] (net)                            4     113.0770              0.0000     1.3821 f
  U1795/INP (NBUFFX2)                                             0.3747    0.1034 @   1.4854 f
  U1795/Z (NBUFFX2)                                               0.0577    0.0994 @   1.5849 f
  mem_cmd_o[19] (net)                           1      19.4331              0.0000     1.5849 f
  mem_cmd_o[19] (out)                                             0.0577    0.0168 @   1.6017 f
  data arrival time                                                                    1.6017

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2983


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1806/S (MUX21X1)                                               0.5230    0.0205 @   1.1372 r
  U1806/Q (MUX21X1)                                               0.4049    0.2871 @   1.4243 r
  io_cmd_o[25] (net)                            6     119.4746              0.0000     1.4243 r
  U1807/INP (NBUFFX2)                                             0.4123    0.0693 @   1.4936 r
  U1807/Z (NBUFFX2)                                               0.0474    0.1080     1.6016 r
  mem_cmd_o[25] (net)                           1       4.4298              0.0000     1.6016 r
  mem_cmd_o[25] (out)                                             0.0474    0.0001 &   1.6016 r
  data arrival time                                                                    1.6016

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2984


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1766/S (MUX21X1)                                               0.5008    0.0280 @   1.1492 f
  U1766/Q (MUX21X1)                                               0.1724    0.1747 @   1.3239 f
  n2632 (net)                                   1      48.1943              0.0000     1.3239 f
  icc_place1892/INP (NBUFFX2)                                     0.1729    0.0271 @   1.3510 f
  icc_place1892/Z (NBUFFX2)                                       0.3036    0.1773 @   1.5283 f
  mem_cmd_o[5] (net)                            4     179.1859              0.0000     1.5283 f
  mem_cmd_o[5] (out)                                              0.3338    0.0731 @   1.6014 f
  data arrival time                                                                    1.6014

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2986


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1788/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1788/Q (MUX21X1)                                               0.3375    0.2655 @   1.4142 r
  io_cmd_o[16] (net)                            4      99.3861              0.0000     1.4142 r
  U1789/INP (NBUFFX2)                                             0.3408    0.0806 @   1.4947 r
  U1789/Z (NBUFFX2)                                               0.0507    0.1062     1.6009 r
  mem_cmd_o[16] (net)                           1       9.8526              0.0000     1.6009 r
  mem_cmd_o[16] (out)                                             0.0507    0.0003 &   1.6013 r
  data arrival time                                                                    1.6013

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6013
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2987


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1770/S (MUX21X1)                                               0.5226    0.0135 @   1.1303 r
  U1770/Q (MUX21X1)                                               0.3467    0.2693 @   1.3995 r
  io_cmd_o[7] (net)                             4     102.4206              0.0000     1.3995 r
  U1771/INP (NBUFFX2)                                             0.3498    0.0877 @   1.4873 r
  U1771/Z (NBUFFX2)                                               0.0497    0.1059     1.5931 r
  mem_cmd_o[7] (net)                            1       8.6427              0.0000     1.5931 r
  mem_cmd_o[7] (out)                                              0.0497    0.0075 &   1.6006 r
  data arrival time                                                                    1.6006

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6006
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2994


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1766/S (MUX21X1)                                               0.5240    0.0284 @   1.1451 r
  U1766/Q (MUX21X1)                                               0.1724    0.1757 @   1.3207 f
  n2632 (net)                                   1      48.1943              0.0000     1.3207 f
  icc_place1892/INP (NBUFFX2)                                     0.1729    0.0271 @   1.3479 f
  icc_place1892/Z (NBUFFX2)                                       0.3036    0.1773 @   1.5251 f
  mem_cmd_o[5] (net)                            4     179.1859              0.0000     1.5251 f
  mem_cmd_o[5] (out)                                              0.3338    0.0731 @   1.5982 f
  data arrival time                                                                    1.5982

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3018


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1760/S (MUX21X1)                                               0.4993    0.0156 @   1.1369 f
  U1760/Q (MUX21X1)                                               0.4170    0.2777 @   1.4146 f
  io_cmd_o[1] (net)                             4     127.0898              0.0000     1.4146 f
  U1761/INP (NBUFFX2)                                             0.4275    0.0784 @   1.4930 f
  U1761/Z (NBUFFX2)                                               0.0556    0.0992     1.5922 f
  mem_cmd_o[1] (net)                            1      15.3575              0.0000     1.5922 f
  mem_cmd_o[1] (out)                                              0.0556    0.0033 &   1.5955 f
  data arrival time                                                                    1.5955

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5955
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3045


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1792/S (MUX21X1)                                               0.4993    0.0222 @   1.1435 f
  U1792/Q (MUX21X1)                                               0.3990    0.2838 @   1.4272 r
  io_cmd_o[18] (net)                            4     118.1894              0.0000     1.4272 r
  U1793/INP (NBUFFX2)                                             0.4053    0.0536 @   1.4808 r
  U1793/Z (NBUFFX2)                                               0.0482    0.1083     1.5891 r
  mem_cmd_o[18] (net)                           1       5.3208              0.0000     1.5891 r
  mem_cmd_o[18] (out)                                             0.0482    0.0064 &   1.5954 r
  data arrival time                                                                    1.5954

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3046


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1838/S (MUX21X1)                                               0.5001    0.0219 @   1.1432 f
  U1838/Q (MUX21X1)                                               0.3514    0.2678 @   1.4110 r
  io_cmd_o[41] (net)                            5     103.6787              0.0000     1.4110 r
  U1839/INP (NBUFFX2)                                             0.3549    0.0779 @   1.4889 r
  U1839/Z (NBUFFX2)                                               0.0434    0.1004     1.5894 r
  mem_cmd_o[41] (net)                           1       3.4508              0.0000     1.5894 r
  mem_cmd_o[41] (out)                                             0.0434    0.0052 &   1.5946 r
  data arrival time                                                                    1.5946

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5946
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3054


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1792/S (MUX21X1)                                               0.5226    0.0224 @   1.1392 r
  U1792/Q (MUX21X1)                                               0.3990    0.2865 @   1.4256 r
  io_cmd_o[18] (net)                            4     118.1894              0.0000     1.4256 r
  U1793/INP (NBUFFX2)                                             0.4053    0.0536 @   1.4792 r
  U1793/Z (NBUFFX2)                                               0.0482    0.1083     1.5875 r
  mem_cmd_o[18] (net)                           1       5.3208              0.0000     1.5875 r
  mem_cmd_o[18] (out)                                             0.0482    0.0064 &   1.5939 r
  data arrival time                                                                    1.5939

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3061


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1838/S (MUX21X1)                                               0.5234    0.0222 @   1.1389 r
  U1838/Q (MUX21X1)                                               0.3514    0.2705 @   1.4094 r
  io_cmd_o[41] (net)                            5     103.6787              0.0000     1.4094 r
  U1839/INP (NBUFFX2)                                             0.3549    0.0779 @   1.4874 r
  U1839/Z (NBUFFX2)                                               0.0434    0.1004     1.5878 r
  mem_cmd_o[41] (net)                           1       3.4508              0.0000     1.5878 r
  mem_cmd_o[41] (out)                                             0.0434    0.0052 &   1.5930 r
  data arrival time                                                                    1.5930

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3070


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1774/S (MUX21X1)                                               0.5005    0.0230 @   1.1443 f
  U1774/Q (MUX21X1)                                               0.3065    0.2505 @   1.3949 r
  io_cmd_o[9] (net)                             4      89.3006              0.0000     1.3949 r
  io_cmd_o[9] (out)                                               0.3091    0.1980 @   1.5928 r
  data arrival time                                                                    1.5928

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3072


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1760/S (MUX21X1)                                               0.5226    0.0158 @   1.1325 r
  U1760/Q (MUX21X1)                                               0.4170    0.2788 @   1.4114 f
  io_cmd_o[1] (net)                             4     127.0898              0.0000     1.4114 f
  U1761/INP (NBUFFX2)                                             0.4275    0.0784 @   1.4898 f
  U1761/Z (NBUFFX2)                                               0.0556    0.0992     1.5890 f
  mem_cmd_o[1] (net)                            1      15.3575              0.0000     1.5890 f
  mem_cmd_o[1] (out)                                              0.0556    0.0033 &   1.5923 f
  data arrival time                                                                    1.5923

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3077


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1774/S (MUX21X1)                                               0.5237    0.0233 @   1.1401 r
  U1774/Q (MUX21X1)                                               0.3065    0.2532 @   1.3933 r
  io_cmd_o[9] (net)                             4      89.3006              0.0000     1.3933 r
  io_cmd_o[9] (out)                                               0.3091    0.1980 @   1.5913 r
  data arrival time                                                                    1.5913

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3087


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1804/S (MUX21X1)                                               0.5002    0.0218 @   1.1431 f
  U1804/Q (MUX21X1)                                               0.3471    0.2653 @   1.4084 r
  io_cmd_o[24] (net)                            5     101.9948              0.0000     1.4084 r
  U1805/INP (NBUFFX2)                                             0.3509    0.0815 @   1.4899 r
  U1805/Z (NBUFFX2)                                               0.0422    0.0991     1.5889 r
  mem_cmd_o[24] (net)                           1       2.6566              0.0000     1.5889 r
  mem_cmd_o[24] (out)                                             0.0422    0.0020 &   1.5910 r
  data arrival time                                                                    1.5910

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3090


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1804/S (MUX21X1)                                               0.5235    0.0221 @   1.1388 r
  U1804/Q (MUX21X1)                                               0.3471    0.2680 @   1.4068 r
  io_cmd_o[24] (net)                            5     101.9948              0.0000     1.4068 r
  U1805/INP (NBUFFX2)                                             0.3509    0.0815 @   1.4883 r
  U1805/Z (NBUFFX2)                                               0.0422    0.0991     1.5874 r
  mem_cmd_o[24] (net)                           1       2.6566              0.0000     1.5874 r
  mem_cmd_o[24] (out)                                             0.0422    0.0020 &   1.5894 r
  data arrival time                                                                    1.5894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1800/S (MUX21X1)                                               0.4987    0.0232 @   1.1445 f
  U1800/Q (MUX21X1)                                               0.3646    0.2709 @   1.4154 r
  io_cmd_o[22] (net)                            4     107.3172              0.0000     1.4154 r
  U1801/INP (NBUFFX2)                                             0.3697    0.0560 @   1.4713 r
  U1801/Z (NBUFFX2)                                               0.0485    0.1062     1.5775 r
  mem_cmd_o[22] (net)                           1       6.9499              0.0000     1.5775 r
  mem_cmd_o[22] (out)                                             0.0485    0.0089 &   1.5864 r
  data arrival time                                                                    1.5864

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3136


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1832/S (MUX21X1)                                               0.5002    0.0217 @   1.1430 f
  U1832/Q (MUX21X1)                                               0.3326    0.2607 @   1.4037 r
  io_cmd_o[38] (net)                            5      97.7095              0.0000     1.4037 r
  U1833/INP (NBUFFX2)                                             0.3357    0.0800 @   1.4837 r
  U1833/Z (NBUFFX2)                                               0.0435    0.0992     1.5829 r
  mem_cmd_o[38] (net)                           1       4.2709              0.0000     1.5829 r
  mem_cmd_o[38] (out)                                             0.0435    0.0031 &   1.5861 r
  data arrival time                                                                    1.5861

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3139


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1820/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1820/Q (MUX21X1)                                               0.4222    0.2815 @   1.4343 f
  io_cmd_o[32] (net)                            4     129.1862              0.0000     1.4343 f
  U1821/INP (NBUFFX2)                                             0.4302    0.0487 @   1.4829 f
  U1821/Z (NBUFFX2)                                               0.0540    0.0978     1.5807 f
  mem_cmd_o[32] (net)                           1      13.9702              0.0000     1.5807 f
  mem_cmd_o[32] (out)                                             0.0540    0.0041 &   1.5848 f
  data arrival time                                                                    1.5848

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3152


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1800/S (MUX21X1)                                               0.5219    0.0235 @   1.1402 r
  U1800/Q (MUX21X1)                                               0.3646    0.2736 @   1.4138 r
  io_cmd_o[22] (net)                            4     107.3172              0.0000     1.4138 r
  U1801/INP (NBUFFX2)                                             0.3697    0.0560 @   1.4698 r
  U1801/Z (NBUFFX2)                                               0.0485    0.1062     1.5759 r
  mem_cmd_o[22] (net)                           1       6.9499              0.0000     1.5759 r
  mem_cmd_o[22] (out)                                             0.0485    0.0089 &   1.5848 r
  data arrival time                                                                    1.5848

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3152


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1832/S (MUX21X1)                                               0.5235    0.0220 @   1.1387 r
  U1832/Q (MUX21X1)                                               0.3326    0.2634 @   1.4021 r
  io_cmd_o[38] (net)                            5      97.7095              0.0000     1.4021 r
  U1833/INP (NBUFFX2)                                             0.3357    0.0800 @   1.4821 r
  U1833/Z (NBUFFX2)                                               0.0435    0.0992     1.5813 r
  mem_cmd_o[38] (net)                           1       4.2709              0.0000     1.5813 r
  mem_cmd_o[38] (out)                                             0.0435    0.0031 &   1.5845 r
  data arrival time                                                                    1.5845

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3155


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1820/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1820/Q (MUX21X1)                                               0.4222    0.2827 @   1.4313 f
  io_cmd_o[32] (net)                            4     129.1862              0.0000     1.4313 f
  U1821/INP (NBUFFX2)                                             0.4302    0.0487 @   1.4799 f
  U1821/Z (NBUFFX2)                                               0.0540    0.0978     1.5777 f
  mem_cmd_o[32] (net)                           1      13.9702              0.0000     1.5777 f
  mem_cmd_o[32] (out)                                             0.0540    0.0041 &   1.5818 f
  data arrival time                                                                    1.5818

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5818
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3182


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1768/S (MUX21X1)                                               0.4981    0.0078 @   1.1290 f
  U1768/Q (MUX21X1)                                               0.3837    0.2664 @   1.3955 f
  io_cmd_o[6] (net)                             4     117.1721              0.0000     1.3955 f
  U1769/INP (NBUFFX2)                                             0.3902    0.0542 @   1.4497 f
  U1769/Z (NBUFFX2)                                               0.0863    0.1148 @   1.5645 f
  mem_cmd_o[6] (net)                            1      37.1025              0.0000     1.5645 f
  mem_cmd_o[6] (out)                                              0.0868    0.0170 @   1.5815 f
  data arrival time                                                                    1.5815

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3185


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1802/S (MUX21X1)                                               0.4994    0.0133 @   1.1346 f
  U1802/Q (MUX21X1)                                               0.4814    0.3184 @   1.4530 r
  io_cmd_o[23] (net)                            4     145.6870              0.0000     1.4530 r
  io_cmd_o[23] (out)                                              0.4895    0.1270 @   1.5800 r
  data arrival time                                                                    1.5800

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3200


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1822/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1822/Q (MUX21X1)                                               0.3331    0.2597 @   1.4118 r
  io_cmd_o[33] (net)                            4      97.4588              0.0000     1.4118 r
  U1823/INP (NBUFFX2)                                             0.3369    0.0542 @   1.4660 r
  U1823/Z (NBUFFX2)                                               0.0542    0.1092     1.5752 r
  mem_cmd_o[33] (net)                           1      12.7973              0.0000     1.5752 r
  mem_cmd_o[33] (out)                                             0.0542    0.0044 &   1.5795 r
  data arrival time                                                                    1.5795

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3205


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1824/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1824/Q (MUX21X1)                                               0.3386    0.2489 @   1.4017 f
  io_cmd_o[34] (net)                            4     103.0975              0.0000     1.4017 f
  U1825/INP (NBUFFX2)                                             0.3427    0.0917 @   1.4934 f
  U1825/Z (NBUFFX2)                                               0.0392    0.0821     1.5754 f
  mem_cmd_o[34] (net)                           1       4.8379              0.0000     1.5754 f
  mem_cmd_o[34] (out)                                             0.0392    0.0031 &   1.5785 f
  data arrival time                                                                    1.5785

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3215


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1802/S (MUX21X1)                                               0.5226    0.0135 @   1.1302 r
  U1802/Q (MUX21X1)                                               0.4814    0.3211 @   1.4513 r
  io_cmd_o[23] (net)                            4     145.6870              0.0000     1.4513 r
  io_cmd_o[23] (out)                                              0.4895    0.1270 @   1.5784 r
  data arrival time                                                                    1.5784

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5784
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3216


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1768/S (MUX21X1)                                               0.5214    0.0079 @   1.1246 r
  U1768/Q (MUX21X1)                                               0.3837    0.2676 @   1.3922 f
  io_cmd_o[6] (net)                             4     117.1721              0.0000     1.3922 f
  U1769/INP (NBUFFX2)                                             0.3902    0.0542 @   1.4464 f
  U1769/Z (NBUFFX2)                                               0.0863    0.1148 @   1.5612 f
  mem_cmd_o[6] (net)                            1      37.1025              0.0000     1.5612 f
  mem_cmd_o[6] (out)                                              0.0868    0.0170 @   1.5782 f
  data arrival time                                                                    1.5782

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5782
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3218


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1822/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1822/Q (MUX21X1)                                               0.3331    0.2624 @   1.4104 r
  io_cmd_o[33] (net)                            4      97.4588              0.0000     1.4104 r
  U1823/INP (NBUFFX2)                                             0.3369    0.0542 @   1.4645 r
  U1823/Z (NBUFFX2)                                               0.0542    0.1092     1.5737 r
  mem_cmd_o[33] (net)                           1      12.7973              0.0000     1.5737 r
  mem_cmd_o[33] (out)                                             0.0542    0.0044 &   1.5781 r
  data arrival time                                                                    1.5781

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3219


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1776/S (MUX21X1)                                               0.5006    0.0306 @   1.1518 f
  U1776/Q (MUX21X1)                                               0.3091    0.2521 @   1.4039 r
  io_cmd_o[10] (net)                            4      90.3394              0.0000     1.4039 r
  U1777/INP (NBUFFX2)                                             0.3116    0.0711 @   1.4751 r
  U1777/Z (NBUFFX2)                                               0.0469    0.1007     1.5758 r
  mem_cmd_o[10] (net)                           1       7.9204              0.0000     1.5758 r
  mem_cmd_o[10] (out)                                             0.0469    0.0019 &   1.5776 r
  data arrival time                                                                    1.5776

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3224


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1776/S (MUX21X1)                                               0.5239    0.0310 @   1.1477 r
  U1776/Q (MUX21X1)                                               0.3091    0.2548 @   1.4025 r
  io_cmd_o[10] (net)                            4      90.3394              0.0000     1.4025 r
  U1777/INP (NBUFFX2)                                             0.3116    0.0711 @   1.4736 r
  U1777/Z (NBUFFX2)                                               0.0469    0.1007     1.5743 r
  mem_cmd_o[10] (net)                           1       7.9204              0.0000     1.5743 r
  mem_cmd_o[10] (out)                                             0.0469    0.0019 &   1.5762 r
  data arrival time                                                                    1.5762

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3238


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1824/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1824/Q (MUX21X1)                                               0.3386    0.2500 @   1.3987 f
  io_cmd_o[34] (net)                            4     103.0975              0.0000     1.3987 f
  U1825/INP (NBUFFX2)                                             0.3427    0.0917 @   1.4904 f
  U1825/Z (NBUFFX2)                                               0.0392    0.0821     1.5724 f
  mem_cmd_o[34] (net)                           1       4.8379              0.0000     1.5724 f
  mem_cmd_o[34] (out)                                             0.0392    0.0031 &   1.5755 f
  data arrival time                                                                    1.5755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1786/S (MUX21X1)                                               0.5006    0.0305 @   1.1518 f
  U1786/Q (MUX21X1)                                               0.3673    0.2729 @   1.4247 r
  io_cmd_o[15] (net)                            4     108.3916              0.0000     1.4247 r
  U1787/INP (NBUFFX2)                                             0.3716    0.0445 @   1.4692 r
  U1787/Z (NBUFFX2)                                               0.0483    0.1061     1.5753 r
  mem_cmd_o[15] (net)                           1       6.7236              0.0000     1.5753 r
  mem_cmd_o[15] (out)                                             0.0483    0.0001 &   1.5755 r
  data arrival time                                                                    1.5755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1828/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1828/Q (MUX21X1)                                               0.3481    0.2657 @   1.4178 r
  io_cmd_o[36] (net)                            5     102.3213              0.0000     1.4178 r
  U1829/INP (NBUFFX2)                                             0.3521    0.0528 @   1.4706 r
  U1829/Z (NBUFFX2)                                               0.0462    0.1028     1.5734 r
  mem_cmd_o[36] (net)                           1       5.7657              0.0000     1.5734 r
  mem_cmd_o[36] (out)                                             0.0462    0.0011 &   1.5745 r
  data arrival time                                                                    1.5745

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3255


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1786/S (MUX21X1)                                               0.5239    0.0310 @   1.1477 r
  U1786/Q (MUX21X1)                                               0.3673    0.2756 @   1.4233 r
  io_cmd_o[15] (net)                            4     108.3916              0.0000     1.4233 r
  U1787/INP (NBUFFX2)                                             0.3716    0.0445 @   1.4678 r
  U1787/Z (NBUFFX2)                                               0.0483    0.1061     1.5739 r
  mem_cmd_o[15] (net)                           1       6.7236              0.0000     1.5739 r
  mem_cmd_o[15] (out)                                             0.0483    0.0001 &   1.5740 r
  data arrival time                                                                    1.5740

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3260


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1780/S (MUX21X1)                                               0.5004    0.0227 @   1.1440 f
  U1780/Q (MUX21X1)                                               0.3135    0.2527 @   1.3967 r
  io_cmd_o[12] (net)                            4      91.3270              0.0000     1.3967 r
  U1781/INP (NBUFFX2)                                             0.3164    0.0660 @   1.4627 r
  U1781/Z (NBUFFX2)                                               0.0463    0.1004     1.5631 r
  mem_cmd_o[12] (net)                           1       7.2111              0.0000     1.5631 r
  mem_cmd_o[12] (out)                                             0.0463    0.0106 &   1.5737 r
  data arrival time                                                                    1.5737

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3263


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1772/S (MUX21X1)                                               0.5004    0.0220 @   1.1433 f
  U1772/Q (MUX21X1)                                               0.3281    0.2585 @   1.4018 r
  io_cmd_o[8] (net)                             4      96.0746              0.0000     1.4018 r
  U1773/INP (NBUFFX2)                                             0.3312    0.0737 @   1.4755 r
  U1773/Z (NBUFFX2)                                               0.0426    0.0981     1.5736 r
  mem_cmd_o[8] (net)                            1       3.7061              0.0000     1.5736 r
  mem_cmd_o[8] (out)                                              0.0426    0.0000 &   1.5736 r
  data arrival time                                                                    1.5736

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3264


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1828/S (MUX21X1)                                               0.5238    0.0312 @   1.1479 r
  U1828/Q (MUX21X1)                                               0.3481    0.2684 @   1.4163 r
  io_cmd_o[36] (net)                            5     102.3213              0.0000     1.4163 r
  U1829/INP (NBUFFX2)                                             0.3521    0.0528 @   1.4691 r
  U1829/Z (NBUFFX2)                                               0.0462    0.1028     1.5719 r
  mem_cmd_o[36] (net)                           1       5.7657              0.0000     1.5719 r
  mem_cmd_o[36] (out)                                             0.0462    0.0011 &   1.5731 r
  data arrival time                                                                    1.5731

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3269


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1798/S (MUX21X1)                                               0.4990    0.0227 @   1.1440 f
  U1798/Q (MUX21X1)                                               0.3941    0.2717 @   1.4157 f
  io_cmd_o[21] (net)                            4     120.7862              0.0000     1.4157 f
  U1799/INP (NBUFFX2)                                             0.4009    0.0542 @   1.4698 f
  U1799/Z (NBUFFX2)                                               0.0530    0.0963     1.5661 f
  mem_cmd_o[21] (net)                           1      14.1415              0.0000     1.5661 f
  mem_cmd_o[21] (out)                                             0.0530    0.0065 &   1.5726 f
  data arrival time                                                                    1.5726

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5726
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3274


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1780/S (MUX21X1)                                               0.5237    0.0231 @   1.1398 r
  U1780/Q (MUX21X1)                                               0.3135    0.2553 @   1.3951 r
  io_cmd_o[12] (net)                            4      91.3270              0.0000     1.3951 r
  U1781/INP (NBUFFX2)                                             0.3164    0.0660 @   1.4611 r
  U1781/Z (NBUFFX2)                                               0.0463    0.1004     1.5615 r
  mem_cmd_o[12] (net)                           1       7.2111              0.0000     1.5615 r
  mem_cmd_o[12] (out)                                             0.0463    0.0106 &   1.5722 r
  data arrival time                                                                    1.5722

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3278


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1772/S (MUX21X1)                                               0.5236    0.0223 @   1.1390 r
  U1772/Q (MUX21X1)                                               0.3281    0.2612 @   1.4002 r
  io_cmd_o[8] (net)                             4      96.0746              0.0000     1.4002 r
  U1773/INP (NBUFFX2)                                             0.3312    0.0737 @   1.4739 r
  U1773/Z (NBUFFX2)                                               0.0426    0.0981     1.5720 r
  mem_cmd_o[8] (net)                            1       3.7061              0.0000     1.5720 r
  mem_cmd_o[8] (out)                                              0.0426    0.0000 &   1.5720 r
  data arrival time                                                                    1.5720

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3280


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1764/S (MUX21X1)                                               0.5006    0.0305 @   1.1518 f
  U1764/Q (MUX21X1)                                               0.3474    0.2655 @   1.4172 r
  io_cmd_o[4] (net)                             4     102.1121              0.0000     1.4172 r
  U1765/INP (NBUFFX2)                                             0.3512    0.0362 @   1.4534 r
  U1765/Z (NBUFFX2)                                               0.0576    0.1133     1.5667 r
  mem_cmd_o[4] (net)                            1      14.9317              0.0000     1.5667 r
  mem_cmd_o[4] (out)                                              0.0576    0.0048 &   1.5715 r
  data arrival time                                                                    1.5715

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3285


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1796/S (MUX21X1)                                               0.4998    0.0187 @   1.1400 f
  U1796/Q (MUX21X1)                                               0.3748    0.2625 @   1.4025 f
  io_cmd_o[20] (net)                            4     114.2223              0.0000     1.4025 f
  U1797/INP (NBUFFX2)                                             0.3807    0.0790 @   1.4815 f
  U1797/Z (NBUFFX2)                                               0.0436    0.0869     1.5685 f
  mem_cmd_o[20] (net)                           1       7.1850              0.0000     1.5685 f
  mem_cmd_o[20] (out)                                             0.0436    0.0019 &   1.5704 f
  data arrival time                                                                    1.5704

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3296


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1764/S (MUX21X1)                                               0.5239    0.0309 @   1.1476 r
  U1764/Q (MUX21X1)                                               0.3474    0.2681 @   1.4158 r
  io_cmd_o[4] (net)                             4     102.1121              0.0000     1.4158 r
  U1765/INP (NBUFFX2)                                             0.3512    0.0362 @   1.4519 r
  U1765/Z (NBUFFX2)                                               0.0576    0.1133     1.5652 r
  mem_cmd_o[4] (net)                            1      14.9317              0.0000     1.5652 r
  mem_cmd_o[4] (out)                                              0.0576    0.0048 &   1.5700 r
  data arrival time                                                                    1.5700

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3300


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1798/S (MUX21X1)                                               0.5223    0.0230 @   1.1397 r
  U1798/Q (MUX21X1)                                               0.3941    0.2728 @   1.4125 f
  io_cmd_o[21] (net)                            4     120.7862              0.0000     1.4125 f
  U1799/INP (NBUFFX2)                                             0.4009    0.0542 @   1.4667 f
  U1799/Z (NBUFFX2)                                               0.0530    0.0963     1.5630 f
  mem_cmd_o[21] (net)                           1      14.1415              0.0000     1.5630 f
  mem_cmd_o[21] (out)                                             0.0530    0.0065 &   1.5694 f
  data arrival time                                                                    1.5694

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3306


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1796/S (MUX21X1)                                               0.5230    0.0190 @   1.1357 r
  U1796/Q (MUX21X1)                                               0.3748    0.2636 @   1.3993 f
  io_cmd_o[20] (net)                            4     114.2223              0.0000     1.3993 f
  U1797/INP (NBUFFX2)                                             0.3807    0.0790 @   1.4783 f
  U1797/Z (NBUFFX2)                                               0.0436    0.0869     1.5653 f
  mem_cmd_o[20] (net)                           1       7.1850              0.0000     1.5653 f
  mem_cmd_o[20] (out)                                             0.0436    0.0019 &   1.5672 f
  data arrival time                                                                    1.5672

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3328


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1836/S (MUX21X1)                                               0.5002    0.0218 @   1.1430 f
  U1836/Q (MUX21X1)                                               0.3545    0.2553 @   1.3983 f
  io_cmd_o[40] (net)                            5     108.0691              0.0000     1.3983 f
  U1837/INP (NBUFFX2)                                             0.3589    0.0808 @   1.4791 f
  U1837/Z (NBUFFX2)                                               0.0427    0.0856     1.5648 f
  mem_cmd_o[40] (net)                           1       7.1377              0.0000     1.5648 f
  mem_cmd_o[40] (out)                                             0.0427    0.0024 &   1.5672 f
  data arrival time                                                                    1.5672

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3328


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1814/S (MUX21X1)                                               0.4972    0.0044 @   1.1257 f
  U1814/Q (MUX21X1)                                               0.3723    0.2609 @   1.3865 f
  io_cmd_o[29] (net)                            4     113.3091              0.0000     1.3865 f
  U1815/INP (NBUFFX2)                                             0.3787    0.0442 @   1.4307 f
  U1815/Z (NBUFFX2)                                               0.0943    0.1199 @   1.5506 f
  mem_cmd_o[29] (net)                           1      44.0850              0.0000     1.5506 f
  mem_cmd_o[29] (out)                                             0.0951    0.0163 @   1.5669 f
  data arrival time                                                                    1.5669

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3331


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1818/S (MUX21X1)                                               0.4977    0.0063 @   1.1276 f
  U1818/Q (MUX21X1)                                               0.3668    0.2590 @   1.3866 f
  io_cmd_o[31] (net)                            4     111.6770              0.0000     1.3866 f
  U1819/INP (NBUFFX2)                                             0.3727    0.0500 @   1.4366 f
  U1819/Z (NBUFFX2)                                               0.0619    0.1026 @   1.5392 f
  mem_cmd_o[31] (net)                           1      23.1355              0.0000     1.5392 f
  mem_cmd_o[31] (out)                                             0.0620    0.0272 @   1.5664 f
  data arrival time                                                                    1.5664

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3336


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1834/S (MUX21X1)                                               0.5001    0.0220 @   1.1433 f
  U1834/Q (MUX21X1)                                               0.3489    0.2530 @   1.3964 f
  io_cmd_o[39] (net)                            5     106.3234              0.0000     1.3964 f
  U1835/INP (NBUFFX2)                                             0.3532    0.0684 @   1.4648 f
  U1835/Z (NBUFFX2)                                               0.0455    0.0882     1.5530 f
  mem_cmd_o[39] (net)                           1       9.6636              0.0000     1.5530 f
  mem_cmd_o[39] (out)                                             0.0455    0.0124 &   1.5654 f
  data arrival time                                                                    1.5654

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5654
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3346


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1802/S (MUX21X1)                                               0.4994    0.0133 @   1.1346 f
  U1802/Q (MUX21X1)                                               0.4659    0.3071 @   1.4417 f
  io_cmd_o[23] (net)                            4     145.4622              0.0000     1.4417 f
  io_cmd_o[23] (out)                                              0.4743    0.1234 @   1.5651 f
  data arrival time                                                                    1.5651

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3349


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1784/S (MUX21X1)                                               0.5006    0.0242 @   1.1455 f
  U1784/Q (MUX21X1)                                               0.3069    0.2511 @   1.3966 r
  io_cmd_o[14] (net)                            4      89.5459              0.0000     1.3966 r
  U1785/INP (NBUFFX2)                                             0.3095    0.0685 @   1.4651 r
  U1785/Z (NBUFFX2)                                               0.0424    0.0965     1.5615 r
  mem_cmd_o[14] (net)                           1       4.4414              0.0000     1.5615 r
  mem_cmd_o[14] (out)                                             0.0424    0.0031 &   1.5646 r
  data arrival time                                                                    1.5646

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5646
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3354


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1774/S (MUX21X1)                                               0.5005    0.0230 @   1.1443 f
  U1774/Q (MUX21X1)                                               0.2955    0.2302 @   1.3745 f
  io_cmd_o[9] (net)                             4      89.0758              0.0000     1.3745 f
  io_cmd_o[9] (out)                                               0.2982    0.1897 @   1.5642 f
  data arrival time                                                                    1.5642

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5642
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3358


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1836/S (MUX21X1)                                               0.5235    0.0221 @   1.1388 r
  U1836/Q (MUX21X1)                                               0.3545    0.2564 @   1.3952 f
  io_cmd_o[40] (net)                            5     108.0691              0.0000     1.3952 f
  U1837/INP (NBUFFX2)                                             0.3589    0.0808 @   1.4760 f
  U1837/Z (NBUFFX2)                                               0.0427    0.0856     1.5616 f
  mem_cmd_o[40] (net)                           1       7.1377              0.0000     1.5616 f
  mem_cmd_o[40] (out)                                             0.0427    0.0024 &   1.5640 f
  data arrival time                                                                    1.5640

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5640
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3360


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1814/S (MUX21X1)                                               0.5205    0.0044 @   1.1212 r
  U1814/Q (MUX21X1)                                               0.3723    0.2620 @   1.3832 f
  io_cmd_o[29] (net)                            4     113.3091              0.0000     1.3832 f
  U1815/INP (NBUFFX2)                                             0.3787    0.0442 @   1.4274 f
  U1815/Z (NBUFFX2)                                               0.0943    0.1199 @   1.5473 f
  mem_cmd_o[29] (net)                           1      44.0850              0.0000     1.5473 f
  mem_cmd_o[29] (out)                                             0.0951    0.0163 @   1.5636 f
  data arrival time                                                                    1.5636

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3364


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1816/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1816/Q (MUX21X1)                                               0.3461    0.2515 @   1.4043 f
  io_cmd_o[30] (net)                            4     105.3177              0.0000     1.4043 f
  U1817/INP (NBUFFX2)                                             0.3507    0.0718 @   1.4761 f
  U1817/Z (NBUFFX2)                                               0.0378    0.0809     1.5570 f
  mem_cmd_o[30] (net)                           1       3.4699              0.0000     1.5570 f
  mem_cmd_o[30] (out)                                             0.0378    0.0064 &   1.5634 f
  data arrival time                                                                    1.5634

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3366


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1818/S (MUX21X1)                                               0.5210    0.0064 @   1.1231 r
  U1818/Q (MUX21X1)                                               0.3668    0.2602 @   1.3833 f
  io_cmd_o[31] (net)                            4     111.6770              0.0000     1.3833 f
  U1819/INP (NBUFFX2)                                             0.3727    0.0500 @   1.4333 f
  U1819/Z (NBUFFX2)                                               0.0619    0.1026 @   1.5359 f
  mem_cmd_o[31] (net)                           1      23.1355              0.0000     1.5359 f
  mem_cmd_o[31] (out)                                             0.0620    0.0272 @   1.5631 f
  data arrival time                                                                    1.5631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1784/S (MUX21X1)                                               0.5238    0.0246 @   1.1413 r
  U1784/Q (MUX21X1)                                               0.3069    0.2537 @   1.3950 r
  io_cmd_o[14] (net)                            4      89.5459              0.0000     1.3950 r
  U1785/INP (NBUFFX2)                                             0.3095    0.0685 @   1.4635 r
  U1785/Z (NBUFFX2)                                               0.0424    0.0965     1.5600 r
  mem_cmd_o[14] (net)                           1       4.4414              0.0000     1.5600 r
  mem_cmd_o[14] (out)                                             0.0424    0.0031 &   1.5630 r
  data arrival time                                                                    1.5630

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5630
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3370


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1834/S (MUX21X1)                                               0.5234    0.0223 @   1.1391 r
  U1834/Q (MUX21X1)                                               0.3489    0.2542 @   1.3932 f
  io_cmd_o[39] (net)                            5     106.3234              0.0000     1.3932 f
  U1835/INP (NBUFFX2)                                             0.3532    0.0684 @   1.4617 f
  U1835/Z (NBUFFX2)                                               0.0455    0.0882     1.5499 f
  mem_cmd_o[39] (net)                           1       9.6636              0.0000     1.5499 f
  mem_cmd_o[39] (out)                                             0.0455    0.0124 &   1.5623 f
  data arrival time                                                                    1.5623

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5623
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3377


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1802/S (MUX21X1)                                               0.5226    0.0135 @   1.1302 r
  U1802/Q (MUX21X1)                                               0.4659    0.3083 @   1.4385 f
  io_cmd_o[23] (net)                            4     145.4622              0.0000     1.4385 f
  io_cmd_o[23] (out)                                              0.4743    0.1234 @   1.5619 f
  data arrival time                                                                    1.5619

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5619
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3381


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1788/S (MUX21X1)                                               0.5004    0.0314 @   1.1527 f
  U1788/Q (MUX21X1)                                               0.3257    0.2441 @   1.3968 f
  io_cmd_o[16] (net)                            4      99.1613              0.0000     1.3968 f
  U1789/INP (NBUFFX2)                                             0.3291    0.0773 @   1.4742 f
  U1789/Z (NBUFFX2)                                               0.0448    0.0871     1.5612 f
  mem_cmd_o[16] (net)                           1       9.8526              0.0000     1.5612 f
  mem_cmd_o[16] (out)                                             0.0448    0.0003 &   1.5616 f
  data arrival time                                                                    1.5616

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3384


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1774/S (MUX21X1)                                               0.5237    0.0233 @   1.1401 r
  U1774/Q (MUX21X1)                                               0.2955    0.2313 @   1.3713 f
  io_cmd_o[9] (net)                             4      89.0758              0.0000     1.3713 f
  io_cmd_o[9] (out)                                               0.2982    0.1897 @   1.5611 f
  data arrival time                                                                    1.5611

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5611
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3389


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1778/S (MUX21X1)                                               0.4991    0.0158 @   1.1371 f
  U1778/Q (MUX21X1)                                               0.3283    0.2575 @   1.3947 r
  io_cmd_o[11] (net)                            4      95.8716              0.0000     1.3947 r
  U1779/INP (NBUFFX2)                                             0.3321    0.0569 @   1.4516 r
  U1779/Z (NBUFFX2)                                               0.0494    0.1044     1.5560 r
  mem_cmd_o[11] (net)                           1       9.1470              0.0000     1.5560 r
  mem_cmd_o[11] (out)                                             0.0494    0.0050 &   1.5610 r
  data arrival time                                                                    1.5610

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3390


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1790/S (MUX21X1)                                               0.4987    0.0232 @   1.1444 f
  U1790/Q (MUX21X1)                                               0.4999    0.3178 @   1.4623 r
  io_cmd_o[17] (net)                            4     148.9590              0.0000     1.4623 r
  io_cmd_o[17] (out)                                              0.5119    0.0982 @   1.5605 r
  data arrival time                                                                    1.5605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3395


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1816/S (MUX21X1)                                               0.5236    0.0320 @   1.1487 r
  U1816/Q (MUX21X1)                                               0.3461    0.2526 @   1.4013 f
  io_cmd_o[30] (net)                            4     105.3177              0.0000     1.4013 f
  U1817/INP (NBUFFX2)                                             0.3507    0.0718 @   1.4731 f
  U1817/Z (NBUFFX2)                                               0.0378    0.0809     1.5540 f
  mem_cmd_o[30] (net)                           1       3.4699              0.0000     1.5540 f
  mem_cmd_o[30] (out)                                             0.0378    0.0064 &   1.5604 f
  data arrival time                                                                    1.5604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1770/S (MUX21X1)                                               0.4993    0.0134 @   1.1346 f
  U1770/Q (MUX21X1)                                               0.3347    0.2484 @   1.3830 f
  io_cmd_o[7] (net)                             4     102.1958              0.0000     1.3830 f
  U1771/INP (NBUFFX2)                                             0.3379    0.0847 @   1.4677 f
  U1771/Z (NBUFFX2)                                               0.0436    0.0862     1.5539 f
  mem_cmd_o[7] (net)                            1       8.6427              0.0000     1.5539 f
  mem_cmd_o[7] (out)                                              0.0436    0.0064 &   1.5604 f
  data arrival time                                                                    1.5604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1792/S (MUX21X1)                                               0.4993    0.0222 @   1.1435 f
  U1792/Q (MUX21X1)                                               0.3855    0.2678 @   1.4113 f
  io_cmd_o[18] (net)                            4     117.9647              0.0000     1.4113 f
  U1793/INP (NBUFFX2)                                             0.3920    0.0582 @   1.4695 f
  U1793/Z (NBUFFX2)                                               0.0418    0.0854     1.5549 f
  mem_cmd_o[18] (net)                           1       5.3208              0.0000     1.5549 f
  mem_cmd_o[18] (out)                                             0.0418    0.0050 &   1.5598 f
  data arrival time                                                                    1.5598

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3402


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1778/S (MUX21X1)                                               0.5224    0.0161 @   1.1328 r
  U1778/Q (MUX21X1)                                               0.3283    0.2602 @   1.3930 r
  io_cmd_o[11] (net)                            4      95.8716              0.0000     1.3930 r
  U1779/INP (NBUFFX2)                                             0.3321    0.0569 @   1.4499 r
  U1779/Z (NBUFFX2)                                               0.0494    0.1044     1.5543 r
  mem_cmd_o[11] (net)                           1       9.1470              0.0000     1.5543 r
  mem_cmd_o[11] (out)                                             0.0494    0.0050 &   1.5593 r
  data arrival time                                                                    1.5593

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3407


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1790/S (MUX21X1)                                               0.5220    0.0234 @   1.1402 r
  U1790/Q (MUX21X1)                                               0.4999    0.3206 @   1.4607 r
  io_cmd_o[17] (net)                            4     148.9590              0.0000     1.4607 r
  io_cmd_o[17] (out)                                              0.5119    0.0982 @   1.5589 r
  data arrival time                                                                    1.5589

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3411


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1840/S (MUX21X1)                                               0.5004    0.0220 @   1.1433 f
  U1840/Q (MUX21X1)                                               0.3212    0.2565 @   1.3998 r
  io_cmd_o[42] (net)                            5      94.1079              0.0000     1.3998 r
  U1841/INP (NBUFFX2)                                             0.3241    0.0556 @   1.4554 r
  U1841/Z (NBUFFX2)                                               0.0434    0.0983     1.5538 r
  mem_cmd_o[42] (net)                           1       4.6363              0.0000     1.5538 r
  mem_cmd_o[42] (out)                                             0.0434    0.0048 &   1.5585 r
  data arrival time                                                                    1.5585

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3415


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1788/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1788/Q (MUX21X1)                                               0.3257    0.2452 @   1.3938 f
  io_cmd_o[16] (net)                            4      99.1613              0.0000     1.3938 f
  U1789/INP (NBUFFX2)                                             0.3291    0.0773 @   1.4711 f
  U1789/Z (NBUFFX2)                                               0.0448    0.0871     1.5582 f
  mem_cmd_o[16] (net)                           1       9.8526              0.0000     1.5582 f
  mem_cmd_o[16] (out)                                             0.0448    0.0003 &   1.5585 f
  data arrival time                                                                    1.5585

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5585
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3415


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1756/IN1 (NAND2X0)                                             0.3832    0.0193 @   0.8001 f
  U1756/QN (NAND2X0)                                              0.6196    0.3573     1.1574 r
  n33 (net)                                     1      64.5665              0.0000     1.1574 r
  U1757/INP (INVX0)                                               0.6196    0.0577 &   1.2151 r
  U1757/ZN (INVX0)                                                0.3530    0.2365     1.4516 f
  io_cmd_o[0] (net)                             4      38.4908              0.0000     1.4516 f
  U1758/INP (NBUFFX2)                                             0.3530    0.0040 &   1.4556 f
  U1758/Z (NBUFFX2)                                               0.0500    0.0925     1.5481 f
  mem_cmd_o[0] (net)                            1      13.3264              0.0000     1.5481 f
  mem_cmd_o[0] (out)                                              0.0500    0.0102 &   1.5583 f
  data arrival time                                                                    1.5583

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3417


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1844/S (MUX21X1)                                               0.5002    0.0217 @   1.1430 f
  U1844/Q (MUX21X1)                                               0.2996    0.2481 @   1.3911 r
  io_cmd_o[44] (net)                            4      87.1742              0.0000     1.3911 r
  U1845/INP (NBUFFX2)                                             0.3019    0.0656 @   1.4567 r
  U1845/Z (NBUFFX2)                                               0.0439    0.0972     1.5539 r
  mem_cmd_o[44] (net)                           1       5.8612              0.0000     1.5539 r
  mem_cmd_o[44] (out)                                             0.0439    0.0038 &   1.5577 r
  data arrival time                                                                    1.5577

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5577
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3423


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1770/S (MUX21X1)                                               0.5226    0.0135 @   1.1303 r
  U1770/Q (MUX21X1)                                               0.3347    0.2495 @   1.3798 f
  io_cmd_o[7] (net)                             4     102.1958              0.0000     1.3798 f
  U1771/INP (NBUFFX2)                                             0.3379    0.0847 @   1.4645 f
  U1771/Z (NBUFFX2)                                               0.0436    0.0862     1.5507 f
  mem_cmd_o[7] (net)                            1       8.6427              0.0000     1.5507 f
  mem_cmd_o[7] (out)                                              0.0436    0.0064 &   1.5571 f
  data arrival time                                                                    1.5571

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3429


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1840/S (MUX21X1)                                               0.5236    0.0223 @   1.1391 r
  U1840/Q (MUX21X1)                                               0.3212    0.2591 @   1.3982 r
  io_cmd_o[42] (net)                            5      94.1079              0.0000     1.3982 r
  U1841/INP (NBUFFX2)                                             0.3241    0.0556 @   1.4538 r
  U1841/Z (NBUFFX2)                                               0.0434    0.0983     1.5522 r
  mem_cmd_o[42] (net)                           1       4.6363              0.0000     1.5522 r
  mem_cmd_o[42] (out)                                             0.0434    0.0048 &   1.5570 r
  data arrival time                                                                    1.5570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1792/S (MUX21X1)                                               0.5226    0.0224 @   1.1392 r
  U1792/Q (MUX21X1)                                               0.3855    0.2690 @   1.4081 f
  io_cmd_o[18] (net)                            4     117.9647              0.0000     1.4081 f
  U1793/INP (NBUFFX2)                                             0.3920    0.0582 @   1.4663 f
  U1793/Z (NBUFFX2)                                               0.0418    0.0854     1.5517 f
  mem_cmd_o[18] (net)                           1       5.3208              0.0000     1.5517 f
  mem_cmd_o[18] (out)                                             0.0418    0.0050 &   1.5567 f
  data arrival time                                                                    1.5567

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3433


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1844/S (MUX21X1)                                               0.5235    0.0220 @   1.1387 r
  U1844/Q (MUX21X1)                                               0.2996    0.2507 @   1.3895 r
  io_cmd_o[44] (net)                            4      87.1742              0.0000     1.3895 r
  U1845/INP (NBUFFX2)                                             0.3019    0.0656 @   1.4551 r
  U1845/Z (NBUFFX2)                                               0.0439    0.0972     1.5523 r
  mem_cmd_o[44] (net)                           1       5.8612              0.0000     1.5523 r
  mem_cmd_o[44] (out)                                             0.0439    0.0038 &   1.5561 r
  data arrival time                                                                    1.5561

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3439


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1852/S (MUX21X1)                                               0.4971    0.0041 @   1.1254 f
  U1852/Q (MUX21X1)                                               0.3319    0.2594 @   1.3848 r
  io_cmd_o[52] (net)                            4      97.2644              0.0000     1.3848 r
  U1853/INP (NBUFFX2)                                             0.3354    0.0629 @   1.4477 r
  U1853/Z (NBUFFX2)                                               0.0483    0.1036     1.5513 r
  mem_cmd_o[52] (net)                           1       8.1220              0.0000     1.5513 r
  mem_cmd_o[52] (out)                                             0.0483    0.0046 &   1.5559 r
  data arrival time                                                                    1.5559

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3441


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1852/S (MUX21X1)                                               0.5204    0.0042 @   1.1209 r
  U1852/Q (MUX21X1)                                               0.3319    0.2621 @   1.3830 r
  io_cmd_o[52] (net)                            4      97.2644              0.0000     1.3830 r
  U1853/INP (NBUFFX2)                                             0.3354    0.0629 @   1.4460 r
  U1853/Z (NBUFFX2)                                               0.0483    0.1036     1.5496 r
  mem_cmd_o[52] (net)                           1       8.1220              0.0000     1.5496 r
  mem_cmd_o[52] (out)                                             0.0483    0.0046 &   1.5542 r
  data arrival time                                                                    1.5542

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3458


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1806/S (MUX21X1)                                               0.4997    0.0203 @   1.1415 f
  U1806/Q (MUX21X1)                                               0.3909    0.2683 @   1.4098 f
  io_cmd_o[25] (net)                            6     119.1310              0.0000     1.4098 f
  U1807/INP (NBUFFX2)                                             0.3985    0.0578 @   1.4676 f
  U1807/Z (NBUFFX2)                                               0.0410    0.0847     1.5524 f
  mem_cmd_o[25] (net)                           1       4.4298              0.0000     1.5524 f
  mem_cmd_o[25] (out)                                             0.0410    0.0001 &   1.5524 f
  data arrival time                                                                    1.5524

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3476


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1808/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1808/Q (MUX21X1)                                               0.3461    0.2656 @   1.4177 r
  io_cmd_o[26] (net)                            5     101.9223              0.0000     1.4177 r
  U1809/INP (NBUFFX2)                                             0.3500    0.0340 @   1.4516 r
  U1809/Z (NBUFFX2)                                               0.0440    0.1007     1.5523 r
  mem_cmd_o[26] (net)                           1       4.1210              0.0000     1.5523 r
  mem_cmd_o[26] (out)                                             0.0440    0.0001 &   1.5524 r
  data arrival time                                                                    1.5524

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5524
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3476


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1838/S (MUX21X1)                                               0.5001    0.0219 @   1.1432 f
  U1838/Q (MUX21X1)                                               0.3390    0.2496 @   1.3928 f
  io_cmd_o[41] (net)                            5     103.3578              0.0000     1.3928 f
  U1839/INP (NBUFFX2)                                             0.3426    0.0745 @   1.4673 f
  U1839/Z (NBUFFX2)                                               0.0374    0.0805     1.5477 f
  mem_cmd_o[41] (net)                           1       3.4508              0.0000     1.5477 f
  mem_cmd_o[41] (out)                                             0.0374    0.0045 &   1.5522 f
  data arrival time                                                                    1.5522

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3478


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1808/S (MUX21X1)                                               0.5238    0.0312 @   1.1479 r
  U1808/Q (MUX21X1)                                               0.3461    0.2683 @   1.4162 r
  io_cmd_o[26] (net)                            5     101.9223              0.0000     1.4162 r
  U1809/INP (NBUFFX2)                                             0.3500    0.0340 @   1.4502 r
  U1809/Z (NBUFFX2)                                               0.0440    0.1007     1.5509 r
  mem_cmd_o[26] (net)                           1       4.1210              0.0000     1.5509 r
  mem_cmd_o[26] (out)                                             0.0440    0.0001 &   1.5509 r
  data arrival time                                                                    1.5509

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3491


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1830/S (MUX21X1)                                               0.5001    0.0220 @   1.1432 f
  U1830/Q (MUX21X1)                                               0.3261    0.2565 @   1.3998 r
  io_cmd_o[37] (net)                            5      95.0373              0.0000     1.3998 r
  U1831/INP (NBUFFX2)                                             0.3297    0.0461 @   1.4459 r
  U1831/Z (NBUFFX2)                                               0.0441    0.0994     1.5452 r
  mem_cmd_o[37] (net)                           1       4.9906              0.0000     1.5452 r
  mem_cmd_o[37] (out)                                             0.0441    0.0051 &   1.5503 r
  data arrival time                                                                    1.5503

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3497


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1806/S (MUX21X1)                                               0.5230    0.0205 @   1.1372 r
  U1806/Q (MUX21X1)                                               0.3909    0.2694 @   1.4066 f
  io_cmd_o[25] (net)                            6     119.1310              0.0000     1.4066 f
  U1807/INP (NBUFFX2)                                             0.3985    0.0578 @   1.4645 f
  U1807/Z (NBUFFX2)                                               0.0410    0.0847     1.5492 f
  mem_cmd_o[25] (net)                           1       4.4298              0.0000     1.5492 f
  mem_cmd_o[25] (out)                                             0.0410    0.0001 &   1.5493 f
  data arrival time                                                                    1.5493

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5493
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3507


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1838/S (MUX21X1)                                               0.5234    0.0222 @   1.1389 r
  U1838/Q (MUX21X1)                                               0.3390    0.2507 @   1.3896 f
  io_cmd_o[41] (net)                            5     103.3578              0.0000     1.3896 f
  U1839/INP (NBUFFX2)                                             0.3426    0.0745 @   1.4641 f
  U1839/Z (NBUFFX2)                                               0.0374    0.0805     1.5446 f
  mem_cmd_o[41] (net)                           1       3.4508              0.0000     1.5446 f
  mem_cmd_o[41] (out)                                             0.0374    0.0045 &   1.5491 f
  data arrival time                                                                    1.5491

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3509


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1846/S (MUX21X1)                                               0.4978    0.0070 @   1.1282 f
  U1846/Q (MUX21X1)                                               0.2958    0.2458 @   1.3741 r
  io_cmd_o[45] (net)                            4      85.7935              0.0000     1.3741 r
  U1847/INP (NBUFFX2)                                             0.2982    0.0617 @   1.4357 r
  U1847/Z (NBUFFX2)                                               0.0530    0.1052     1.5409 r
  mem_cmd_o[45] (net)                           1      13.2641              0.0000     1.5409 r
  mem_cmd_o[45] (out)                                             0.0530    0.0082 &   1.5491 r
  data arrival time                                                                    1.5491

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5491
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3509


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1830/S (MUX21X1)                                               0.5234    0.0223 @   1.1390 r
  U1830/Q (MUX21X1)                                               0.3261    0.2592 @   1.3982 r
  io_cmd_o[37] (net)                            5      95.0373              0.0000     1.3982 r
  U1831/INP (NBUFFX2)                                             0.3297    0.0461 @   1.4443 r
  U1831/Z (NBUFFX2)                                               0.0441    0.0994     1.5437 r
  mem_cmd_o[37] (net)                           1       4.9906              0.0000     1.5437 r
  mem_cmd_o[37] (out)                                             0.0441    0.0051 &   1.5487 r
  data arrival time                                                                    1.5487

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3513


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1804/S (MUX21X1)                                               0.5002    0.0218 @   1.1431 f
  U1804/Q (MUX21X1)                                               0.3348    0.2467 @   1.3898 f
  io_cmd_o[24] (net)                            5     101.6795              0.0000     1.3898 f
  U1805/INP (NBUFFX2)                                             0.3387    0.0767 @   1.4665 f
  U1805/Z (NBUFFX2)                                               0.0363    0.0793     1.5458 f
  mem_cmd_o[24] (net)                           1       2.6566              0.0000     1.5458 f
  mem_cmd_o[24] (out)                                             0.0363    0.0017 &   1.5476 f
  data arrival time                                                                    1.5476

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5476
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3524


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1846/S (MUX21X1)                                               0.5211    0.0071 @   1.1238 r
  U1846/Q (MUX21X1)                                               0.2958    0.2486 @   1.3723 r
  io_cmd_o[45] (net)                            4      85.7935              0.0000     1.3723 r
  U1847/INP (NBUFFX2)                                             0.2982    0.0617 @   1.4340 r
  U1847/Z (NBUFFX2)                                               0.0530    0.1052     1.5392 r
  mem_cmd_o[45] (net)                           1      13.2641              0.0000     1.5392 r
  mem_cmd_o[45] (out)                                             0.0530    0.0082 &   1.5473 r
  data arrival time                                                                    1.5473

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3527


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1790/S (MUX21X1)                                               0.4987    0.0232 @   1.1444 f
  U1790/Q (MUX21X1)                                               0.4835    0.3064 @   1.4508 f
  io_cmd_o[17] (net)                            4     148.7342              0.0000     1.4508 f
  io_cmd_o[17] (out)                                              0.4959    0.0957 @   1.5465 f
  data arrival time                                                                    1.5465

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3535


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1800/S (MUX21X1)                                               0.4987    0.0232 @   1.1445 f
  U1800/Q (MUX21X1)                                               0.3522    0.2533 @   1.3978 f
  io_cmd_o[22] (net)                            4     107.0924              0.0000     1.3978 f
  U1801/INP (NBUFFX2)                                             0.3574    0.0548 @   1.4526 f
  U1801/Z (NBUFFX2)                                               0.0424    0.0853     1.5379 f
  mem_cmd_o[22] (net)                           1       6.9499              0.0000     1.5379 f
  mem_cmd_o[22] (out)                                             0.0424    0.0078 &   1.5457 f
  data arrival time                                                                    1.5457

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3543


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1804/S (MUX21X1)                                               0.5235    0.0221 @   1.1388 r
  U1804/Q (MUX21X1)                                               0.3348    0.2478 @   1.3867 f
  io_cmd_o[24] (net)                            5     101.6795              0.0000     1.3867 f
  U1805/INP (NBUFFX2)                                             0.3387    0.0767 @   1.4633 f
  U1805/Z (NBUFFX2)                                               0.0363    0.0793     1.5427 f
  mem_cmd_o[24] (net)                           1       2.6566              0.0000     1.5427 f
  mem_cmd_o[24] (out)                                             0.0363    0.0017 &   1.5444 f
  data arrival time                                                                    1.5444

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5444
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3556


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1790/S (MUX21X1)                                               0.5220    0.0234 @   1.1402 r
  U1790/Q (MUX21X1)                                               0.4835    0.3075 @   1.4477 f
  io_cmd_o[17] (net)                            4     148.7342              0.0000     1.4477 f
  io_cmd_o[17] (out)                                              0.4959    0.0957 @   1.5433 f
  data arrival time                                                                    1.5433

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3567


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1800/S (MUX21X1)                                               0.5219    0.0235 @   1.1402 r
  U1800/Q (MUX21X1)                                               0.3522    0.2544 @   1.3946 f
  io_cmd_o[22] (net)                            4     107.0924              0.0000     1.3946 f
  U1801/INP (NBUFFX2)                                             0.3574    0.0548 @   1.4495 f
  U1801/Z (NBUFFX2)                                               0.0424    0.0853     1.5348 f
  mem_cmd_o[22] (net)                           1       6.9499              0.0000     1.5348 f
  mem_cmd_o[22] (out)                                             0.0424    0.0078 &   1.5426 f
  data arrival time                                                                    1.5426

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3574


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1832/S (MUX21X1)                                               0.5002    0.0217 @   1.1430 f
  U1832/Q (MUX21X1)                                               0.3206    0.2415 @   1.3845 f
  io_cmd_o[38] (net)                            5      97.3821              0.0000     1.3845 f
  U1833/INP (NBUFFX2)                                             0.3238    0.0751 @   1.4596 f
  U1833/Z (NBUFFX2)                                               0.0377    0.0804     1.5399 f
  mem_cmd_o[38] (net)                           1       4.2709              0.0000     1.5399 f
  mem_cmd_o[38] (out)                                             0.0377    0.0022 &   1.5421 f
  data arrival time                                                                    1.5421

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3579


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1822/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1822/Q (MUX21X1)                                               0.3215    0.2405 @   1.3926 f
  io_cmd_o[33] (net)                            4      97.2341              0.0000     1.3926 f
  U1823/INP (NBUFFX2)                                             0.3253    0.0522 @   1.4449 f
  U1823/Z (NBUFFX2)                                               0.0482    0.0902     1.5351 f
  mem_cmd_o[33] (net)                           1      12.7973              0.0000     1.5351 f
  mem_cmd_o[33] (out)                                             0.0482    0.0067 &   1.5418 f
  data arrival time                                                                    1.5418

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3582


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1848/S (MUX21X1)                                               0.4978    0.0069 @   1.1282 f
  U1848/Q (MUX21X1)                                               0.3000    0.2479 @   1.3762 r
  io_cmd_o[46] (net)                            4      87.3241              0.0000     1.3762 r
  U1849/INP (NBUFFX2)                                             0.3024    0.0643 @   1.4405 r
  U1849/Z (NBUFFX2)                                               0.0429    0.0964     1.5368 r
  mem_cmd_o[46] (net)                           1       5.0328              0.0000     1.5368 r
  mem_cmd_o[46] (out)                                             0.0429    0.0033 &   1.5402 r
  data arrival time                                                                    1.5402

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5402
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3598


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1832/S (MUX21X1)                                               0.5235    0.0220 @   1.1387 r
  U1832/Q (MUX21X1)                                               0.3206    0.2427 @   1.3814 f
  io_cmd_o[38] (net)                            5      97.3821              0.0000     1.3814 f
  U1833/INP (NBUFFX2)                                             0.3238    0.0751 @   1.4564 f
  U1833/Z (NBUFFX2)                                               0.0377    0.0804     1.5368 f
  mem_cmd_o[38] (net)                           1       4.2709              0.0000     1.5368 f
  mem_cmd_o[38] (out)                                             0.0377    0.0022 &   1.5390 f
  data arrival time                                                                    1.5390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1822/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1822/Q (MUX21X1)                                               0.3215    0.2416 @   1.3896 f
  io_cmd_o[33] (net)                            4      97.2341              0.0000     1.3896 f
  U1823/INP (NBUFFX2)                                             0.3253    0.0522 @   1.4418 f
  U1823/Z (NBUFFX2)                                               0.0482    0.0902     1.5320 f
  mem_cmd_o[33] (net)                           1      12.7973              0.0000     1.5320 f
  mem_cmd_o[33] (out)                                             0.0482    0.0067 &   1.5388 f
  data arrival time                                                                    1.5388

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3612


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1848/S (MUX21X1)                                               0.5211    0.0070 @   1.1238 r
  U1848/Q (MUX21X1)                                               0.3000    0.2507 @   1.3744 r
  io_cmd_o[46] (net)                            4      87.3241              0.0000     1.3744 r
  U1849/INP (NBUFFX2)                                             0.3024    0.0643 @   1.4387 r
  U1849/Z (NBUFFX2)                                               0.0429    0.0964     1.5351 r
  mem_cmd_o[46] (net)                           1       5.0328              0.0000     1.5351 r
  mem_cmd_o[46] (out)                                             0.0429    0.0033 &   1.5384 r
  data arrival time                                                                    1.5384

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3616


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1810/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1810/Q (MUX21X1)                                               0.4173    0.2906 @   1.4427 r
  io_cmd_o[27] (net)                            5     123.8660              0.0000     1.4427 r
  io_cmd_o[27] (out)                                              0.4240    0.0956 @   1.5384 r
  data arrival time                                                                    1.5384

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3616


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1776/S (MUX21X1)                                               0.5006    0.0306 @   1.1518 f
  U1776/Q (MUX21X1)                                               0.2980    0.2319 @   1.3838 f
  io_cmd_o[10] (net)                            4      90.1146              0.0000     1.3838 f
  U1777/INP (NBUFFX2)                                             0.3006    0.0690 @   1.4528 f
  U1777/Z (NBUFFX2)                                               0.0412    0.0832     1.5360 f
  mem_cmd_o[10] (net)                           1       7.9204              0.0000     1.5360 f
  mem_cmd_o[10] (out)                                             0.0412    0.0015 &   1.5375 f
  data arrival time                                                                    1.5375

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3625


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1810/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1810/Q (MUX21X1)                                               0.4173    0.2933 @   1.4413 r
  io_cmd_o[27] (net)                            5     123.8660              0.0000     1.4413 r
  io_cmd_o[27] (out)                                              0.4240    0.0956 @   1.5369 r
  data arrival time                                                                    1.5369

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3631


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1786/S (MUX21X1)                                               0.5006    0.0305 @   1.1518 f
  U1786/Q (MUX21X1)                                               0.3548    0.2554 @   1.4072 f
  io_cmd_o[15] (net)                            4     108.1668              0.0000     1.4072 f
  U1787/INP (NBUFFX2)                                             0.3592    0.0435 @   1.4507 f
  U1787/Z (NBUFFX2)                                               0.0422    0.0852     1.5359 f
  mem_cmd_o[15] (net)                           1       6.7236              0.0000     1.5359 f
  mem_cmd_o[15] (out)                                             0.0422    0.0001 &   1.5360 f
  data arrival time                                                                    1.5360

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3640


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1776/S (MUX21X1)                                               0.5239    0.0310 @   1.1477 r
  U1776/Q (MUX21X1)                                               0.2980    0.2330 @   1.3807 f
  io_cmd_o[10] (net)                            4      90.1146              0.0000     1.3807 f
  U1777/INP (NBUFFX2)                                             0.3006    0.0690 @   1.4497 f
  U1777/Z (NBUFFX2)                                               0.0412    0.0832     1.5329 f
  mem_cmd_o[10] (net)                           1       7.9204              0.0000     1.5329 f
  mem_cmd_o[10] (out)                                             0.0412    0.0015 &   1.5344 f
  data arrival time                                                                    1.5344

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3656


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1828/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1828/Q (MUX21X1)                                               0.3356    0.2471 @   1.3992 f
  io_cmd_o[36] (net)                            5     101.9544              0.0000     1.3992 f
  U1829/INP (NBUFFX2)                                             0.3398    0.0511 @   1.4502 f
  U1829/Z (NBUFFX2)                                               0.0402    0.0830     1.5332 f
  mem_cmd_o[36] (net)                           1       5.7657              0.0000     1.5332 f
  mem_cmd_o[36] (out)                                             0.0402    0.0009 &   1.5341 f
  data arrival time                                                                    1.5341

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3659


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1786/S (MUX21X1)                                               0.5239    0.0310 @   1.1477 r
  U1786/Q (MUX21X1)                                               0.3548    0.2565 @   1.4042 f
  io_cmd_o[15] (net)                            4     108.1668              0.0000     1.4042 f
  U1787/INP (NBUFFX2)                                             0.3592    0.0435 @   1.4477 f
  U1787/Z (NBUFFX2)                                               0.0422    0.0852     1.5329 f
  mem_cmd_o[15] (net)                           1       6.7236              0.0000     1.5329 f
  mem_cmd_o[15] (out)                                             0.0422    0.0001 &   1.5330 f
  data arrival time                                                                    1.5330

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3670


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1764/S (MUX21X1)                                               0.5006    0.0305 @   1.1518 f
  U1764/Q (MUX21X1)                                               0.3354    0.2470 @   1.3988 f
  io_cmd_o[4] (net)                             4     101.8873              0.0000     1.3988 f
  U1765/INP (NBUFFX2)                                             0.3393    0.0353 @   1.4341 f
  U1765/Z (NBUFFX2)                                               0.0515    0.0935     1.5276 f
  mem_cmd_o[4] (net)                            1      14.9317              0.0000     1.5276 f
  mem_cmd_o[4] (out)                                              0.0515    0.0040 &   1.5315 f
  data arrival time                                                                    1.5315

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3685


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1828/S (MUX21X1)                                               0.5238    0.0312 @   1.1479 r
  U1828/Q (MUX21X1)                                               0.3356    0.2482 @   1.3961 f
  io_cmd_o[36] (net)                            5     101.9544              0.0000     1.3961 f
  U1829/INP (NBUFFX2)                                             0.3398    0.0511 @   1.4472 f
  U1829/Z (NBUFFX2)                                               0.0402    0.0830     1.5302 f
  mem_cmd_o[36] (net)                           1       5.7657              0.0000     1.5302 f
  mem_cmd_o[36] (out)                                             0.0402    0.0009 &   1.5311 f
  data arrival time                                                                    1.5311

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3689


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1780/S (MUX21X1)                                               0.5004    0.0227 @   1.1440 f
  U1780/Q (MUX21X1)                                               0.3023    0.2326 @   1.3766 f
  io_cmd_o[12] (net)                            4      91.1023              0.0000     1.3766 f
  U1781/INP (NBUFFX2)                                             0.3053    0.0622 @   1.4388 f
  U1781/Z (NBUFFX2)                                               0.0405    0.0827     1.5215 f
  mem_cmd_o[12] (net)                           1       7.2111              0.0000     1.5215 f
  mem_cmd_o[12] (out)                                             0.0405    0.0085 &   1.5300 f
  data arrival time                                                                    1.5300

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3700


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1772/S (MUX21X1)                                               0.5004    0.0220 @   1.1433 f
  U1772/Q (MUX21X1)                                               0.3165    0.2391 @   1.3824 f
  io_cmd_o[8] (net)                             4      95.8499              0.0000     1.3824 f
  U1773/INP (NBUFFX2)                                             0.3198    0.0670 @   1.4494 f
  U1773/Z (NBUFFX2)                                               0.0368    0.0795     1.5289 f
  mem_cmd_o[8] (net)                            1       3.7061              0.0000     1.5289 f
  mem_cmd_o[8] (out)                                              0.0368    0.0000 &   1.5289 f
  data arrival time                                                                    1.5289

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3711


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1764/S (MUX21X1)                                               0.5239    0.0309 @   1.1476 r
  U1764/Q (MUX21X1)                                               0.3354    0.2481 @   1.3957 f
  io_cmd_o[4] (net)                             4     101.8873              0.0000     1.3957 f
  U1765/INP (NBUFFX2)                                             0.3393    0.0353 @   1.4310 f
  U1765/Z (NBUFFX2)                                               0.0515    0.0935     1.5245 f
  mem_cmd_o[4] (net)                            1      14.9317              0.0000     1.5245 f
  mem_cmd_o[4] (out)                                              0.0515    0.0040 &   1.5285 f
  data arrival time                                                                    1.5285

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3715


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1780/S (MUX21X1)                                               0.5237    0.0231 @   1.1398 r
  U1780/Q (MUX21X1)                                               0.3023    0.2337 @   1.3735 f
  io_cmd_o[12] (net)                            4      91.1023              0.0000     1.3735 f
  U1781/INP (NBUFFX2)                                             0.3053    0.0622 @   1.4357 f
  U1781/Z (NBUFFX2)                                               0.0405    0.0827     1.5183 f
  mem_cmd_o[12] (net)                           1       7.2111              0.0000     1.5183 f
  mem_cmd_o[12] (out)                                             0.0405    0.0085 &   1.5268 f
  data arrival time                                                                    1.5268

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3732


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1842/S (MUX21X1)                                               0.5006    0.0306 @   1.1519 f
  U1842/Q (MUX21X1)                                               0.4765    0.3106 @   1.4625 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.4625 r
  io_cmd_o[43] (out)                                              0.4863    0.0634 @   1.5260 r
  data arrival time                                                                    1.5260

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3740


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1772/S (MUX21X1)                                               0.5236    0.0223 @   1.1390 r
  U1772/Q (MUX21X1)                                               0.3165    0.2402 @   1.3793 f
  io_cmd_o[8] (net)                             4      95.8499              0.0000     1.3793 f
  U1773/INP (NBUFFX2)                                             0.3198    0.0670 @   1.4462 f
  U1773/Z (NBUFFX2)                                               0.0368    0.0795     1.5257 f
  mem_cmd_o[8] (net)                            1       3.7061              0.0000     1.5257 f
  mem_cmd_o[8] (out)                                              0.0368    0.0000 &   1.5258 f
  data arrival time                                                                    1.5258

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3742


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1842/S (MUX21X1)                                               0.5238    0.0310 @   1.1478 r
  U1842/Q (MUX21X1)                                               0.4765    0.3133 @   1.4611 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.4611 r
  io_cmd_o[43] (out)                                              0.4863    0.0634 @   1.5245 r
  data arrival time                                                                    1.5245

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3755


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1778/S (MUX21X1)                                               0.4991    0.0158 @   1.1371 f
  U1778/Q (MUX21X1)                                               0.3167    0.2382 @   1.3753 f
  io_cmd_o[11] (net)                            4      95.6468              0.0000     1.3753 f
  U1779/INP (NBUFFX2)                                             0.3207    0.0551 @   1.4304 f
  U1779/Z (NBUFFX2)                                               0.0436    0.0858     1.5162 f
  mem_cmd_o[11] (net)                           1       9.1470              0.0000     1.5162 f
  mem_cmd_o[11] (out)                                             0.0436    0.0044 &   1.5206 f
  data arrival time                                                                    1.5206

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3794


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1784/S (MUX21X1)                                               0.5006    0.0242 @   1.1455 f
  U1784/Q (MUX21X1)                                               0.2958    0.2307 @   1.3762 f
  io_cmd_o[14] (net)                            4      89.3211              0.0000     1.3762 f
  U1785/INP (NBUFFX2)                                             0.2985    0.0627 @   1.4390 f
  U1785/Z (NBUFFX2)                                               0.0368    0.0791     1.5181 f
  mem_cmd_o[14] (net)                           1       4.4414              0.0000     1.5181 f
  mem_cmd_o[14] (out)                                             0.0368    0.0022 &   1.5202 f
  data arrival time                                                                    1.5202

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3798


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1810/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1810/Q (MUX21X1)                                               0.4031    0.2754 @   1.4275 f
  io_cmd_o[27] (net)                            5     123.5881              0.0000     1.4275 f
  io_cmd_o[27] (out)                                              0.4100    0.0924 @   1.5199 f
  data arrival time                                                                    1.5199

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3801


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1850/S (MUX21X1)                                               0.4975    0.0054 @   1.1267 f
  U1850/Q (MUX21X1)                                               0.3084    0.2514 @   1.3782 r
  io_cmd_o[51] (net)                            4      90.1226              0.0000     1.3782 r
  U1851/INP (NBUFFX2)                                             0.3110    0.0372 @   1.4154 r
  U1851/Z (NBUFFX2)                                               0.0435    0.0975     1.5129 r
  mem_cmd_o[51] (net)                           1       5.2300              0.0000     1.5129 r
  mem_cmd_o[51] (out)                                             0.0435    0.0068 &   1.5197 r
  data arrival time                                                                    1.5197

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3803


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1850/S (MUX21X1)                                               0.5208    0.0055 @   1.1222 r
  U1850/Q (MUX21X1)                                               0.3084    0.2542 @   1.3764 r
  io_cmd_o[51] (net)                            4      90.1226              0.0000     1.3764 r
  U1851/INP (NBUFFX2)                                             0.3110    0.0372 @   1.4137 r
  U1851/Z (NBUFFX2)                                               0.0435    0.0975     1.5112 r
  mem_cmd_o[51] (net)                           1       5.2300              0.0000     1.5112 r
  mem_cmd_o[51] (out)                                             0.0435    0.0068 &   1.5180 r
  data arrival time                                                                    1.5180

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3820


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1840/S (MUX21X1)                                               0.5004    0.0220 @   1.1433 f
  U1840/Q (MUX21X1)                                               0.3097    0.2368 @   1.3801 f
  io_cmd_o[42] (net)                            5      93.8517              0.0000     1.3801 f
  U1841/INP (NBUFFX2)                                             0.3127    0.0530 @   1.4331 f
  U1841/Z (NBUFFX2)                                               0.0377    0.0801     1.5132 f
  mem_cmd_o[42] (net)                           1       4.6363              0.0000     1.5132 f
  mem_cmd_o[42] (out)                                             0.0377    0.0042 &   1.5174 f
  data arrival time                                                                    1.5174

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3826


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1778/S (MUX21X1)                                               0.5224    0.0161 @   1.1328 r
  U1778/Q (MUX21X1)                                               0.3167    0.2393 @   1.3721 f
  io_cmd_o[11] (net)                            4      95.6468              0.0000     1.3721 f
  U1779/INP (NBUFFX2)                                             0.3207    0.0551 @   1.4272 f
  U1779/Z (NBUFFX2)                                               0.0436    0.0858     1.5129 f
  mem_cmd_o[11] (net)                           1       9.1470              0.0000     1.5129 f
  mem_cmd_o[11] (out)                                             0.0436    0.0044 &   1.5173 f
  data arrival time                                                                    1.5173

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3827


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1784/S (MUX21X1)                                               0.5238    0.0246 @   1.1413 r
  U1784/Q (MUX21X1)                                               0.2958    0.2318 @   1.3731 f
  io_cmd_o[14] (net)                            4      89.3211              0.0000     1.3731 f
  U1785/INP (NBUFFX2)                                             0.2985    0.0627 @   1.4358 f
  U1785/Z (NBUFFX2)                                               0.0368    0.0791     1.5150 f
  mem_cmd_o[14] (net)                           1       4.4414              0.0000     1.5150 f
  mem_cmd_o[14] (out)                                             0.0368    0.0022 &   1.5171 f
  data arrival time                                                                    1.5171

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3829


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1824/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1824/Q (MUX21X1)                                               0.3507    0.2671 @   1.4199 r
  io_cmd_o[34] (net)                            4     103.3223              0.0000     1.4199 r
  io_cmd_o[34] (out)                                              0.3547    0.0972 @   1.5170 r
  data arrival time                                                                    1.5170

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3830


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1810/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1810/Q (MUX21X1)                                               0.4031    0.2765 @   1.4245 f
  io_cmd_o[27] (net)                            5     123.5881              0.0000     1.4245 f
  io_cmd_o[27] (out)                                              0.4100    0.0924 @   1.5169 f
  data arrival time                                                                    1.5169

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3831


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1824/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1824/Q (MUX21X1)                                               0.3507    0.2698 @   1.4184 r
  io_cmd_o[34] (net)                            4     103.3223              0.0000     1.4184 r
  io_cmd_o[34] (out)                                              0.3547    0.0972 @   1.5156 r
  data arrival time                                                                    1.5156

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5156
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3844


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1852/S (MUX21X1)                                               0.4971    0.0041 @   1.1254 f
  U1852/Q (MUX21X1)                                               0.3202    0.2404 @   1.3658 f
  io_cmd_o[52] (net)                            4      97.0397              0.0000     1.3658 f
  U1853/INP (NBUFFX2)                                             0.3238    0.0607 @   1.4266 f
  U1853/Z (NBUFFX2)                                               0.0424    0.0848     1.5113 f
  mem_cmd_o[52] (net)                           1       8.1220              0.0000     1.5113 f
  mem_cmd_o[52] (out)                                             0.0424    0.0039 &   1.5152 f
  data arrival time                                                                    1.5152

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3848


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1844/S (MUX21X1)                                               0.5002    0.0217 @   1.1430 f
  U1844/Q (MUX21X1)                                               0.2887    0.2274 @   1.3704 f
  io_cmd_o[44] (net)                            4      86.9494              0.0000     1.3704 f
  U1845/INP (NBUFFX2)                                             0.2911    0.0617 @   1.4321 f
  U1845/Z (NBUFFX2)                                               0.0383    0.0803     1.5124 f
  mem_cmd_o[44] (net)                           1       5.8612              0.0000     1.5124 f
  mem_cmd_o[44] (out)                                             0.0383    0.0028 &   1.5152 f
  data arrival time                                                                    1.5152

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3848


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1840/S (MUX21X1)                                               0.5236    0.0223 @   1.1391 r
  U1840/Q (MUX21X1)                                               0.3097    0.2379 @   1.3770 f
  io_cmd_o[42] (net)                            5      93.8517              0.0000     1.3770 f
  U1841/INP (NBUFFX2)                                             0.3127    0.0530 @   1.4299 f
  U1841/Z (NBUFFX2)                                               0.0377    0.0801     1.5101 f
  mem_cmd_o[42] (net)                           1       4.6363              0.0000     1.5101 f
  mem_cmd_o[42] (out)                                             0.0377    0.0042 &   1.5143 f
  data arrival time                                                                    1.5143

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3857


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1808/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1808/Q (MUX21X1)                                               0.3340    0.2471 @   1.3992 f
  io_cmd_o[26] (net)                            5     101.6527              0.0000     1.3992 f
  U1809/INP (NBUFFX2)                                             0.3380    0.0335 @   1.4327 f
  U1809/Z (NBUFFX2)                                               0.0381    0.0810     1.5136 f
  mem_cmd_o[26] (net)                           1       4.1210              0.0000     1.5136 f
  mem_cmd_o[26] (out)                                             0.0381    0.0001 &   1.5137 f
  data arrival time                                                                    1.5137

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5137
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3863


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1842/S (MUX21X1)                                               0.5006    0.0306 @   1.1519 f
  U1842/Q (MUX21X1)                                               0.4605    0.2980 @   1.4499 f
  io_cmd_o[43] (net)                            5     141.5785              0.0000     1.4499 f
  io_cmd_o[43] (out)                                              0.4706    0.0622 @   1.5121 f
  data arrival time                                                                    1.5121

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5121
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3879


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1844/S (MUX21X1)                                               0.5235    0.0220 @   1.1387 r
  U1844/Q (MUX21X1)                                               0.2887    0.2285 @   1.3672 f
  io_cmd_o[44] (net)                            4      86.9494              0.0000     1.3672 f
  U1845/INP (NBUFFX2)                                             0.2911    0.0617 @   1.4289 f
  U1845/Z (NBUFFX2)                                               0.0383    0.0803     1.5092 f
  mem_cmd_o[44] (net)                           1       5.8612              0.0000     1.5092 f
  mem_cmd_o[44] (out)                                             0.0383    0.0028 &   1.5120 f
  data arrival time                                                                    1.5120

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5120
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3880


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1852/S (MUX21X1)                                               0.5204    0.0042 @   1.1209 r
  U1852/Q (MUX21X1)                                               0.3202    0.2416 @   1.3625 f
  io_cmd_o[52] (net)                            4      97.0397              0.0000     1.3625 f
  U1853/INP (NBUFFX2)                                             0.3238    0.0607 @   1.4232 f
  U1853/Z (NBUFFX2)                                               0.0424    0.0848     1.5080 f
  mem_cmd_o[52] (net)                           1       8.1220              0.0000     1.5080 f
  mem_cmd_o[52] (out)                                             0.0424    0.0039 &   1.5119 f
  data arrival time                                                                    1.5119

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3881


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1808/S (MUX21X1)                                               0.5238    0.0312 @   1.1479 r
  U1808/Q (MUX21X1)                                               0.3340    0.2482 @   1.3961 f
  io_cmd_o[26] (net)                            5     101.6527              0.0000     1.3961 f
  U1809/INP (NBUFFX2)                                             0.3380    0.0335 @   1.4296 f
  U1809/Z (NBUFFX2)                                               0.0381    0.0810     1.5106 f
  mem_cmd_o[26] (net)                           1       4.1210              0.0000     1.5106 f
  mem_cmd_o[26] (out)                                             0.0381    0.0001 &   1.5107 f
  data arrival time                                                                    1.5107

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3893


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1830/S (MUX21X1)                                               0.5001    0.0220 @   1.1432 f
  U1830/Q (MUX21X1)                                               0.3144    0.2369 @   1.3801 f
  io_cmd_o[37] (net)                            5      94.7594              0.0000     1.3801 f
  U1831/INP (NBUFFX2)                                             0.3182    0.0441 @   1.4242 f
  U1831/Z (NBUFFX2)                                               0.0383    0.0809     1.5051 f
  mem_cmd_o[37] (net)                           1       4.9906              0.0000     1.5051 f
  mem_cmd_o[37] (out)                                             0.0383    0.0044 &   1.5094 f
  data arrival time                                                                    1.5094

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3906


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1842/S (MUX21X1)                                               0.5238    0.0310 @   1.1478 r
  U1842/Q (MUX21X1)                                               0.4605    0.2991 @   1.4469 f
  io_cmd_o[43] (net)                            5     141.5785              0.0000     1.4469 f
  io_cmd_o[43] (out)                                              0.4706    0.0622 @   1.5091 f
  data arrival time                                                                    1.5091

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3909


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1760/S (MUX21X1)                                               0.4993    0.0156 @   1.1369 f
  U1760/Q (MUX21X1)                                               0.4313    0.2925 @   1.4294 r
  io_cmd_o[1] (net)                             4     127.3146              0.0000     1.4294 r
  io_cmd_o[1] (out)                                               0.4406    0.0785 @   1.5079 r
  data arrival time                                                                    1.5079

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3921


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1846/S (MUX21X1)                                               0.4978    0.0070 @   1.1282 f
  U1846/Q (MUX21X1)                                               0.2850    0.2251 @   1.3533 f
  io_cmd_o[45] (net)                            4      85.5687              0.0000     1.3533 f
  U1847/INP (NBUFFX2)                                             0.2876    0.0577 @   1.4110 f
  U1847/Z (NBUFFX2)                                               0.0473    0.0885     1.4995 f
  mem_cmd_o[45] (net)                           1      13.2641              0.0000     1.4995 f
  mem_cmd_o[45] (out)                                             0.0473    0.0069 &   1.5065 f
  data arrival time                                                                    1.5065

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3935


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1830/S (MUX21X1)                                               0.5234    0.0223 @   1.1390 r
  U1830/Q (MUX21X1)                                               0.3144    0.2380 @   1.3770 f
  io_cmd_o[37] (net)                            5      94.7594              0.0000     1.3770 f
  U1831/INP (NBUFFX2)                                             0.3182    0.0441 @   1.4211 f
  U1831/Z (NBUFFX2)                                               0.0383    0.0809     1.5019 f
  mem_cmd_o[37] (net)                           1       4.9906              0.0000     1.5019 f
  mem_cmd_o[37] (out)                                             0.0383    0.0044 &   1.5063 f
  data arrival time                                                                    1.5063

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3937


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1760/S (MUX21X1)                                               0.5226    0.0158 @   1.1325 r
  U1760/Q (MUX21X1)                                               0.4313    0.2953 @   1.4278 r
  io_cmd_o[1] (net)                             4     127.3146              0.0000     1.4278 r
  io_cmd_o[1] (out)                                               0.4406    0.0785 @   1.5063 r
  data arrival time                                                                    1.5063

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3937


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1762/S (MUX21X1)                                               0.5007    0.0252 @   1.1465 f
  U1762/Q (MUX21X1)                                               0.4601    0.3036 @   1.4501 r
  io_cmd_o[2] (net)                             4     136.4529              0.0000     1.4501 r
  io_cmd_o[2] (out)                                               0.4704    0.0539 @   1.5040 r
  data arrival time                                                                    1.5040

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3960


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1794/S (MUX21X1)                                               0.4964    0.0024 @   1.1236 f
  U1794/Q (MUX21X1)                                               0.3827    0.2782 @   1.4018 r
  io_cmd_o[19] (net)                            4     113.3018              0.0000     1.4018 r
  io_cmd_o[19] (out)                                              0.3881    0.1018 @   1.5037 r
  data arrival time                                                                    1.5037

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3963


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1846/S (MUX21X1)                                               0.5211    0.0071 @   1.1238 r
  U1846/Q (MUX21X1)                                               0.2850    0.2262 @   1.3500 f
  io_cmd_o[45] (net)                            4      85.5687              0.0000     1.3500 f
  U1847/INP (NBUFFX2)                                             0.2876    0.0577 @   1.4077 f
  U1847/Z (NBUFFX2)                                               0.0473    0.0885     1.4962 f
  mem_cmd_o[45] (net)                           1      13.2641              0.0000     1.4962 f
  mem_cmd_o[45] (out)                                             0.0473    0.0069 &   1.5031 f
  data arrival time                                                                    1.5031

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3969


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1762/S (MUX21X1)                                               0.5239    0.0256 @   1.1423 r
  U1762/Q (MUX21X1)                                               0.4601    0.3063 @   1.4486 r
  io_cmd_o[2] (net)                             4     136.4529              0.0000     1.4486 r
  io_cmd_o[2] (out)                                               0.4704    0.0539 @   1.5025 r
  data arrival time                                                                    1.5025

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3975


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1794/S (MUX21X1)                                               0.5198    0.0024 @   1.1191 r
  U1794/Q (MUX21X1)                                               0.3827    0.2810 @   1.4001 r
  io_cmd_o[19] (net)                            4     113.3018              0.0000     1.4001 r
  io_cmd_o[19] (out)                                              0.3881    0.1018 @   1.5019 r
  data arrival time                                                                    1.5019

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3981


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1796/S (MUX21X1)                                               0.4998    0.0187 @   1.1400 f
  U1796/Q (MUX21X1)                                               0.3879    0.2791 @   1.4191 r
  io_cmd_o[20] (net)                            4     114.4471              0.0000     1.4191 r
  io_cmd_o[20] (out)                                              0.3936    0.0817 @   1.5008 r
  data arrival time                                                                    1.5008

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3992


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1816/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1816/Q (MUX21X1)                                               0.3583    0.2694 @   1.4222 r
  io_cmd_o[30] (net)                            4     105.5425              0.0000     1.4222 r
  io_cmd_o[30] (out)                                              0.3628    0.0785 @   1.5008 r
  data arrival time                                                                    1.5008

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5008
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3992


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1836/S (MUX21X1)                                               0.5002    0.0218 @   1.1430 f
  U1836/Q (MUX21X1)                                               0.3675    0.2729 @   1.4159 r
  io_cmd_o[40] (net)                            5     108.4360              0.0000     1.4159 r
  io_cmd_o[40] (out)                                              0.3720    0.0838 @   1.4997 r
  data arrival time                                                                    1.4997

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4997
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4003


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1848/S (MUX21X1)                                               0.4978    0.0069 @   1.1282 f
  U1848/Q (MUX21X1)                                               0.2892    0.2275 @   1.3557 f
  io_cmd_o[46] (net)                            4      87.0993              0.0000     1.3557 f
  U1849/INP (NBUFFX2)                                             0.2916    0.0615 @   1.4172 f
  U1849/Z (NBUFFX2)                                               0.0373    0.0794     1.4966 f
  mem_cmd_o[46] (net)                           1       5.0328              0.0000     1.4966 f
  mem_cmd_o[46] (out)                                             0.0373    0.0029 &   1.4995 f
  data arrival time                                                                    1.4995

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4005


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1816/S (MUX21X1)                                               0.5236    0.0320 @   1.1487 r
  U1816/Q (MUX21X1)                                               0.3583    0.2721 @   1.4208 r
  io_cmd_o[30] (net)                            4     105.5425              0.0000     1.4208 r
  io_cmd_o[30] (out)                                              0.3628    0.0785 @   1.4993 r
  data arrival time                                                                    1.4993

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4993
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4007


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1796/S (MUX21X1)                                               0.5230    0.0190 @   1.1357 r
  U1796/Q (MUX21X1)                                               0.3879    0.2818 @   1.4175 r
  io_cmd_o[20] (net)                            4     114.4471              0.0000     1.4175 r
  io_cmd_o[20] (out)                                              0.3936    0.0817 @   1.4992 r
  data arrival time                                                                    1.4992

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4008


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1836/S (MUX21X1)                                               0.5235    0.0221 @   1.1388 r
  U1836/Q (MUX21X1)                                               0.3675    0.2756 @   1.4144 r
  io_cmd_o[40] (net)                            5     108.4360              0.0000     1.4144 r
  io_cmd_o[40] (out)                                              0.3720    0.0838 @   1.4982 r
  data arrival time                                                                    1.4982

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4018


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1848/S (MUX21X1)                                               0.5211    0.0070 @   1.1238 r
  U1848/Q (MUX21X1)                                               0.2892    0.2286 @   1.3524 f
  io_cmd_o[46] (net)                            4      87.0993              0.0000     1.3524 f
  U1849/INP (NBUFFX2)                                             0.2916    0.0615 @   1.4138 f
  U1849/Z (NBUFFX2)                                               0.0373    0.0794     1.4933 f
  mem_cmd_o[46] (net)                           1       5.0328              0.0000     1.4933 f
  mem_cmd_o[46] (out)                                             0.0373    0.0029 &   1.4962 f
  data arrival time                                                                    1.4962

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4038


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1788/S (MUX21X1)                                               0.5004    0.0314 @   1.1527 f
  U1788/Q (MUX21X1)                                               0.3375    0.2629 @   1.4156 r
  io_cmd_o[16] (net)                            4      99.3861              0.0000     1.4156 r
  io_cmd_o[16] (out)                                              0.3408    0.0806 @   1.4962 r
  data arrival time                                                                    1.4962

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4038


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1820/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1820/Q (MUX21X1)                                               0.4368    0.2960 @   1.4487 r
  io_cmd_o[32] (net)                            4     129.4110              0.0000     1.4487 r
  io_cmd_o[32] (out)                                              0.4455    0.0465 @   1.4952 r
  data arrival time                                                                    1.4952

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4048


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1806/S (MUX21X1)                                               0.4997    0.0203 @   1.1415 f
  U1806/Q (MUX21X1)                                               0.4049    0.2844 @   1.4259 r
  io_cmd_o[25] (net)                            6     119.4746              0.0000     1.4259 r
  io_cmd_o[25] (out)                                              0.4123    0.0692 @   1.4951 r
  data arrival time                                                                    1.4951

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4049


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1788/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1788/Q (MUX21X1)                                               0.3375    0.2655 @   1.4142 r
  io_cmd_o[16] (net)                            4      99.3861              0.0000     1.4142 r
  io_cmd_o[16] (out)                                              0.3408    0.0806 @   1.4947 r
  data arrival time                                                                    1.4947

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4053


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1820/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1820/Q (MUX21X1)                                               0.4368    0.2987 @   1.4473 r
  io_cmd_o[32] (net)                            4     129.4110              0.0000     1.4473 r
  io_cmd_o[32] (out)                                              0.4455    0.0465 @   1.4938 r
  data arrival time                                                                    1.4938

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4062


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1806/S (MUX21X1)                                               0.5230    0.0205 @   1.1372 r
  U1806/Q (MUX21X1)                                               0.4049    0.2871 @   1.4243 r
  io_cmd_o[25] (net)                            6     119.4746              0.0000     1.4243 r
  io_cmd_o[25] (out)                                              0.4123    0.0692 @   1.4935 r
  data arrival time                                                                    1.4935

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4065


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1824/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1824/Q (MUX21X1)                                               0.3386    0.2489 @   1.4017 f
  io_cmd_o[34] (net)                            4     103.0975              0.0000     1.4017 f
  io_cmd_o[34] (out)                                              0.3427    0.0917 @   1.4934 f
  data arrival time                                                                    1.4934

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4066


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1760/S (MUX21X1)                                               0.4993    0.0156 @   1.1369 f
  U1760/Q (MUX21X1)                                               0.4170    0.2777 @   1.4146 f
  io_cmd_o[1] (net)                             4     127.0898              0.0000     1.4146 f
  io_cmd_o[1] (out)                                               0.4266    0.0775 @   1.4921 f
  data arrival time                                                                    1.4921

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4921
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4079


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1824/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1824/Q (MUX21X1)                                               0.3386    0.2500 @   1.3987 f
  io_cmd_o[34] (net)                            4     103.0975              0.0000     1.3987 f
  io_cmd_o[34] (out)                                              0.3427    0.0917 @   1.4904 f
  data arrival time                                                                    1.4904

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4096


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1804/S (MUX21X1)                                               0.5002    0.0218 @   1.1431 f
  U1804/Q (MUX21X1)                                               0.3471    0.2653 @   1.4084 r
  io_cmd_o[24] (net)                            5     101.9948              0.0000     1.4084 r
  io_cmd_o[24] (out)                                              0.3508    0.0815 @   1.4899 r
  data arrival time                                                                    1.4899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1762/S (MUX21X1)                                               0.5007    0.0252 @   1.1465 f
  U1762/Q (MUX21X1)                                               0.4449    0.2901 @   1.4367 f
  io_cmd_o[2] (net)                             4     136.2282              0.0000     1.4367 f
  io_cmd_o[2] (out)                                               0.4555    0.0532 @   1.4899 f
  data arrival time                                                                    1.4899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1760/S (MUX21X1)                                               0.5226    0.0158 @   1.1325 r
  U1760/Q (MUX21X1)                                               0.4170    0.2788 @   1.4114 f
  io_cmd_o[1] (net)                             4     127.0898              0.0000     1.4114 f
  io_cmd_o[1] (out)                                               0.4266    0.0775 @   1.4889 f
  data arrival time                                                                    1.4889

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4111


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1838/S (MUX21X1)                                               0.5001    0.0219 @   1.1432 f
  U1838/Q (MUX21X1)                                               0.3514    0.2678 @   1.4110 r
  io_cmd_o[41] (net)                            5     103.6787              0.0000     1.4110 r
  io_cmd_o[41] (out)                                              0.3550    0.0778 @   1.4888 r
  data arrival time                                                                    1.4888

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4112


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1770/S (MUX21X1)                                               0.4993    0.0134 @   1.1346 f
  U1770/Q (MUX21X1)                                               0.3467    0.2666 @   1.4012 r
  io_cmd_o[7] (net)                             4     102.4206              0.0000     1.4012 r
  io_cmd_o[7] (out)                                               0.3500    0.0875 @   1.4887 r
  data arrival time                                                                    1.4887

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4113


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1804/S (MUX21X1)                                               0.5235    0.0221 @   1.1388 r
  U1804/Q (MUX21X1)                                               0.3471    0.2680 @   1.4068 r
  io_cmd_o[24] (net)                            5     101.9948              0.0000     1.4068 r
  io_cmd_o[24] (out)                                              0.3508    0.0815 @   1.4883 r
  data arrival time                                                                    1.4883

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4117


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1794/S (MUX21X1)                                               0.4964    0.0024 @   1.1236 f
  U1794/Q (MUX21X1)                                               0.3698    0.2617 @   1.3854 f
  io_cmd_o[19] (net)                            4     113.0770              0.0000     1.3854 f
  io_cmd_o[19] (out)                                              0.3753    0.1023 @   1.4877 f
  data arrival time                                                                    1.4877

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4123


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1838/S (MUX21X1)                                               0.5234    0.0222 @   1.1389 r
  U1838/Q (MUX21X1)                                               0.3514    0.2705 @   1.4094 r
  io_cmd_o[41] (net)                            5     103.6787              0.0000     1.4094 r
  io_cmd_o[41] (out)                                              0.3550    0.0778 @   1.4873 r
  data arrival time                                                                    1.4873

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4127


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1770/S (MUX21X1)                                               0.5226    0.0135 @   1.1303 r
  U1770/Q (MUX21X1)                                               0.3467    0.2693 @   1.3995 r
  io_cmd_o[7] (net)                             4     102.4206              0.0000     1.3995 r
  io_cmd_o[7] (out)                                               0.3500    0.0875 @   1.4870 r
  data arrival time                                                                    1.4870

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4130


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1762/S (MUX21X1)                                               0.5239    0.0256 @   1.1423 r
  U1762/Q (MUX21X1)                                               0.4449    0.2913 @   1.4336 f
  io_cmd_o[2] (net)                             4     136.2282              0.0000     1.4336 f
  io_cmd_o[2] (out)                                               0.4555    0.0532 @   1.4868 f
  data arrival time                                                                    1.4868

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4132


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1798/S (MUX21X1)                                               0.4990    0.0227 @   1.1440 f
  U1798/Q (MUX21X1)                                               0.4079    0.2872 @   1.4311 r
  io_cmd_o[21] (net)                            4     121.0110              0.0000     1.4311 r
  io_cmd_o[21] (out)                                              0.4143    0.0554 @   1.4866 r
  data arrival time                                                                    1.4866

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4134


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1834/S (MUX21X1)                                               0.5001    0.0220 @   1.1433 f
  U1834/Q (MUX21X1)                                               0.3619    0.2710 @   1.4143 r
  io_cmd_o[39] (net)                            5     106.7307              0.0000     1.4143 r
  io_cmd_o[39] (out)                                              0.3662    0.0715 @   1.4858 r
  data arrival time                                                                    1.4858

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4858
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4142


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1798/S (MUX21X1)                                               0.5223    0.0230 @   1.1397 r
  U1798/Q (MUX21X1)                                               0.4079    0.2899 @   1.4296 r
  io_cmd_o[21] (net)                            4     121.0110              0.0000     1.4296 r
  io_cmd_o[21] (out)                                              0.4143    0.0554 @   1.4850 r
  data arrival time                                                                    1.4850

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4150


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1794/S (MUX21X1)                                               0.5198    0.0024 @   1.1191 r
  U1794/Q (MUX21X1)                                               0.3698    0.2629 @   1.3821 f
  io_cmd_o[19] (net)                            4     113.0770              0.0000     1.3821 f
  io_cmd_o[19] (out)                                              0.3753    0.1023 @   1.4844 f
  data arrival time                                                                    1.4844

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4156


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1834/S (MUX21X1)                                               0.5234    0.0223 @   1.1391 r
  U1834/Q (MUX21X1)                                               0.3619    0.2737 @   1.4127 r
  io_cmd_o[39] (net)                            5     106.7307              0.0000     1.4127 r
  io_cmd_o[39] (out)                                              0.3662    0.0715 @   1.4842 r
  data arrival time                                                                    1.4842

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4158


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1832/S (MUX21X1)                                               0.5002    0.0217 @   1.1430 f
  U1832/Q (MUX21X1)                                               0.3326    0.2607 @   1.4037 r
  io_cmd_o[38] (net)                            5      97.7095              0.0000     1.4037 r
  io_cmd_o[38] (out)                                              0.3357    0.0800 @   1.4836 r
  data arrival time                                                                    1.4836

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4164


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1832/S (MUX21X1)                                               0.5235    0.0220 @   1.1387 r
  U1832/Q (MUX21X1)                                               0.3326    0.2634 @   1.4021 r
  io_cmd_o[38] (net)                            5      97.7095              0.0000     1.4021 r
  io_cmd_o[38] (out)                                              0.3357    0.0800 @   1.4821 r
  data arrival time                                                                    1.4821

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4179


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1796/S (MUX21X1)                                               0.4998    0.0187 @   1.1400 f
  U1796/Q (MUX21X1)                                               0.3748    0.2625 @   1.4025 f
  io_cmd_o[20] (net)                            4     114.2223              0.0000     1.4025 f
  io_cmd_o[20] (out)                                              0.3807    0.0790 @   1.4815 f
  data arrival time                                                                    1.4815

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4185


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1792/S (MUX21X1)                                               0.4993    0.0222 @   1.1435 f
  U1792/Q (MUX21X1)                                               0.3990    0.2838 @   1.4272 r
  io_cmd_o[18] (net)                            4     118.1894              0.0000     1.4272 r
  io_cmd_o[18] (out)                                              0.4054    0.0534 @   1.4806 r
  data arrival time                                                                    1.4806

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4194


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1820/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1820/Q (MUX21X1)                                               0.4222    0.2815 @   1.4343 f
  io_cmd_o[32] (net)                            4     129.1862              0.0000     1.4343 f
  io_cmd_o[32] (out)                                              0.4312    0.0461 @   1.4804 f
  data arrival time                                                                    1.4804

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4196


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1850/S (MUX21X1)                                               0.4975    0.0054 @   1.1267 f
  U1850/Q (MUX21X1)                                               0.2973    0.2314 @   1.3582 f
  io_cmd_o[51] (net)                            4      89.8979              0.0000     1.3582 f
  U1851/INP (NBUFFX2)                                             0.3000    0.0358 @   1.3940 f
  U1851/Z (NBUFFX2)                                               0.0379    0.0801     1.4741 f
  mem_cmd_o[51] (net)                           1       5.2300              0.0000     1.4741 f
  mem_cmd_o[51] (out)                                             0.0379    0.0057 &   1.4798 f
  data arrival time                                                                    1.4798

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4202


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1756/IN1 (NAND2X0)                                             0.4601    0.0224 @   0.7872 r
  U1756/QN (NAND2X0)                                              0.6246    0.3972     1.1844 f
  n33 (net)                                     1      64.5351              0.0000     1.1844 f
  U1757/INP (INVX0)                                               0.6246    0.0579 &   1.2423 f
  U1757/ZN (INVX0)                                                0.3898    0.2329     1.4752 r
  io_cmd_o[0] (net)                             4      38.7156              0.0000     1.4752 r
  io_cmd_o[0] (out)                                               0.3898    0.0040 &   1.4792 r
  data arrival time                                                                    1.4792

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4208


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1792/S (MUX21X1)                                               0.5226    0.0224 @   1.1392 r
  U1792/Q (MUX21X1)                                               0.3990    0.2865 @   1.4256 r
  io_cmd_o[18] (net)                            4     118.1894              0.0000     1.4256 r
  io_cmd_o[18] (out)                                              0.4054    0.0534 @   1.4790 r
  data arrival time                                                                    1.4790

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4210


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1836/S (MUX21X1)                                               0.5002    0.0218 @   1.1430 f
  U1836/Q (MUX21X1)                                               0.3545    0.2553 @   1.3983 f
  io_cmd_o[40] (net)                            5     108.0691              0.0000     1.3983 f
  io_cmd_o[40] (out)                                              0.3591    0.0806 @   1.4788 f
  data arrival time                                                                    1.4788

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4212


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1796/S (MUX21X1)                                               0.5230    0.0190 @   1.1357 r
  U1796/Q (MUX21X1)                                               0.3748    0.2636 @   1.3993 f
  io_cmd_o[20] (net)                            4     114.2223              0.0000     1.3993 f
  io_cmd_o[20] (out)                                              0.3807    0.0790 @   1.4783 f
  data arrival time                                                                    1.4783

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4217


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1820/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1820/Q (MUX21X1)                                               0.4222    0.2827 @   1.4313 f
  io_cmd_o[32] (net)                            4     129.1862              0.0000     1.4313 f
  io_cmd_o[32] (out)                                              0.4312    0.0461 @   1.4774 f
  data arrival time                                                                    1.4774

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4226


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1850/S (MUX21X1)                                               0.5208    0.0055 @   1.1222 r
  U1850/Q (MUX21X1)                                               0.2973    0.2326 @   1.3548 f
  io_cmd_o[51] (net)                            4      89.8979              0.0000     1.3548 f
  U1851/INP (NBUFFX2)                                             0.3000    0.0358 @   1.3907 f
  U1851/Z (NBUFFX2)                                               0.0379    0.0801     1.4708 f
  mem_cmd_o[51] (net)                           1       5.2300              0.0000     1.4708 f
  mem_cmd_o[51] (out)                                             0.0379    0.0057 &   1.4764 f
  data arrival time                                                                    1.4764

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4236


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1816/S (MUX21X1)                                               0.5004    0.0315 @   1.1528 f
  U1816/Q (MUX21X1)                                               0.3461    0.2515 @   1.4043 f
  io_cmd_o[30] (net)                            4     105.3177              0.0000     1.4043 f
  io_cmd_o[30] (out)                                              0.3507    0.0719 @   1.4762 f
  data arrival time                                                                    1.4762

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4238


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1836/S (MUX21X1)                                               0.5235    0.0221 @   1.1388 r
  U1836/Q (MUX21X1)                                               0.3545    0.2564 @   1.3952 f
  io_cmd_o[40] (net)                            5     108.0691              0.0000     1.3952 f
  io_cmd_o[40] (out)                                              0.3591    0.0806 @   1.4757 f
  data arrival time                                                                    1.4757

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4243


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1772/S (MUX21X1)                                               0.5004    0.0220 @   1.1433 f
  U1772/Q (MUX21X1)                                               0.3281    0.2585 @   1.4018 r
  io_cmd_o[8] (net)                             4      96.0746              0.0000     1.4018 r
  io_cmd_o[8] (out)                                               0.3312    0.0737 @   1.4755 r
  data arrival time                                                                    1.4755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1776/S (MUX21X1)                                               0.5006    0.0306 @   1.1518 f
  U1776/Q (MUX21X1)                                               0.3091    0.2521 @   1.4039 r
  io_cmd_o[10] (net)                            4      90.3394              0.0000     1.4039 r
  io_cmd_o[10] (out)                                              0.3116    0.0713 @   1.4753 r
  data arrival time                                                                    1.4753

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4753
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4247


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1788/S (MUX21X1)                                               0.5004    0.0314 @   1.1527 f
  U1788/Q (MUX21X1)                                               0.3257    0.2441 @   1.3968 f
  io_cmd_o[16] (net)                            4      99.1613              0.0000     1.3968 f
  io_cmd_o[16] (out)                                              0.3291    0.0773 @   1.4742 f
  data arrival time                                                                    1.4742

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4258


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1772/S (MUX21X1)                                               0.5236    0.0223 @   1.1390 r
  U1772/Q (MUX21X1)                                               0.3281    0.2612 @   1.4002 r
  io_cmd_o[8] (net)                             4      96.0746              0.0000     1.4002 r
  io_cmd_o[8] (out)                                               0.3312    0.0737 @   1.4739 r
  data arrival time                                                                    1.4739

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4261


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1776/S (MUX21X1)                                               0.5239    0.0310 @   1.1477 r
  U1776/Q (MUX21X1)                                               0.3091    0.2548 @   1.4025 r
  io_cmd_o[10] (net)                            4      90.3394              0.0000     1.4025 r
  io_cmd_o[10] (out)                                              0.3116    0.0713 @   1.4738 r
  data arrival time                                                                    1.4738

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4262


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1816/S (MUX21X1)                                               0.5236    0.0320 @   1.1487 r
  U1816/Q (MUX21X1)                                               0.3461    0.2526 @   1.4013 f
  io_cmd_o[30] (net)                            4     105.3177              0.0000     1.4013 f
  io_cmd_o[30] (out)                                              0.3507    0.0719 @   1.4732 f
  data arrival time                                                                    1.4732

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4268


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1800/S (MUX21X1)                                               0.4987    0.0232 @   1.1445 f
  U1800/Q (MUX21X1)                                               0.3646    0.2709 @   1.4154 r
  io_cmd_o[22] (net)                            4     107.3172              0.0000     1.4154 r
  io_cmd_o[22] (out)                                              0.3698    0.0559 @   1.4713 r
  data arrival time                                                                    1.4713

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4287


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1788/S (MUX21X1)                                               0.5236    0.0319 @   1.1486 r
  U1788/Q (MUX21X1)                                               0.3257    0.2452 @   1.3938 f
  io_cmd_o[16] (net)                            4      99.1613              0.0000     1.3938 f
  io_cmd_o[16] (out)                                              0.3291    0.0773 @   1.4711 f
  data arrival time                                                                    1.4711

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4289


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1828/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1828/Q (MUX21X1)                                               0.3481    0.2657 @   1.4178 r
  io_cmd_o[36] (net)                            5     102.3213              0.0000     1.4178 r
  io_cmd_o[36] (out)                                              0.3521    0.0528 @   1.4706 r
  data arrival time                                                                    1.4706

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4294


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1798/S (MUX21X1)                                               0.4990    0.0227 @   1.1440 f
  U1798/Q (MUX21X1)                                               0.3941    0.2717 @   1.4157 f
  io_cmd_o[21] (net)                            4     120.7862              0.0000     1.4157 f
  io_cmd_o[21] (out)                                              0.4008    0.0543 @   1.4700 f
  data arrival time                                                                    1.4700

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4300


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1800/S (MUX21X1)                                               0.5219    0.0235 @   1.1402 r
  U1800/Q (MUX21X1)                                               0.3646    0.2736 @   1.4138 r
  io_cmd_o[22] (net)                            4     107.3172              0.0000     1.4138 r
  io_cmd_o[22] (out)                                              0.3698    0.0559 @   1.4697 r
  data arrival time                                                                    1.4697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1792/S (MUX21X1)                                               0.4993    0.0222 @   1.1435 f
  U1792/Q (MUX21X1)                                               0.3855    0.2678 @   1.4113 f
  io_cmd_o[18] (net)                            4     117.9647              0.0000     1.4113 f
  io_cmd_o[18] (out)                                              0.3921    0.0580 @   1.4693 f
  data arrival time                                                                    1.4693

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4307


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1828/S (MUX21X1)                                               0.5238    0.0312 @   1.1479 r
  U1828/Q (MUX21X1)                                               0.3481    0.2684 @   1.4163 r
  io_cmd_o[36] (net)                            5     102.3213              0.0000     1.4163 r
  io_cmd_o[36] (out)                                              0.3521    0.0528 @   1.4691 r
  data arrival time                                                                    1.4691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1806/S (MUX21X1)                                               0.4997    0.0203 @   1.1415 f
  U1806/Q (MUX21X1)                                               0.3909    0.2683 @   1.4098 f
  io_cmd_o[25] (net)                            6     119.1310              0.0000     1.4098 f
  io_cmd_o[25] (out)                                              0.3986    0.0577 @   1.4675 f
  data arrival time                                                                    1.4675

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4325


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1770/S (MUX21X1)                                               0.4993    0.0134 @   1.1346 f
  U1770/Q (MUX21X1)                                               0.3347    0.2484 @   1.3830 f
  io_cmd_o[7] (net)                             4     102.1958              0.0000     1.3830 f
  io_cmd_o[7] (out)                                               0.3381    0.0845 @   1.4675 f
  data arrival time                                                                    1.4675

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4325


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1786/S (MUX21X1)                                               0.5006    0.0305 @   1.1518 f
  U1786/Q (MUX21X1)                                               0.3673    0.2729 @   1.4247 r
  io_cmd_o[15] (net)                            4     108.3916              0.0000     1.4247 r
  io_cmd_o[15] (out)                                              0.3723    0.0428 @   1.4675 r
  data arrival time                                                                    1.4675

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4325


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1838/S (MUX21X1)                                               0.5001    0.0219 @   1.1432 f
  U1838/Q (MUX21X1)                                               0.3390    0.2496 @   1.3928 f
  io_cmd_o[41] (net)                            5     103.3578              0.0000     1.3928 f
  io_cmd_o[41] (out)                                              0.3427    0.0744 @   1.4672 f
  data arrival time                                                                    1.4672

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4328


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1798/S (MUX21X1)                                               0.5223    0.0230 @   1.1397 r
  U1798/Q (MUX21X1)                                               0.3941    0.2728 @   1.4125 f
  io_cmd_o[21] (net)                            4     120.7862              0.0000     1.4125 f
  io_cmd_o[21] (out)                                              0.4008    0.0543 @   1.4668 f
  data arrival time                                                                    1.4668

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4332


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1804/S (MUX21X1)                                               0.5002    0.0218 @   1.1431 f
  U1804/Q (MUX21X1)                                               0.3348    0.2467 @   1.3898 f
  io_cmd_o[24] (net)                            5     101.6795              0.0000     1.3898 f
  io_cmd_o[24] (out)                                              0.3387    0.0767 @   1.4665 f
  data arrival time                                                                    1.4665

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4335


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1792/S (MUX21X1)                                               0.5226    0.0224 @   1.1392 r
  U1792/Q (MUX21X1)                                               0.3855    0.2690 @   1.4081 f
  io_cmd_o[18] (net)                            4     117.9647              0.0000     1.4081 f
  io_cmd_o[18] (out)                                              0.3921    0.0580 @   1.4662 f
  data arrival time                                                                    1.4662

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4338


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1768/S (MUX21X1)                                               0.4981    0.0078 @   1.1290 f
  U1768/Q (MUX21X1)                                               0.3971    0.2824 @   1.4115 r
  io_cmd_o[6] (net)                             4     117.3969              0.0000     1.4115 r
  io_cmd_o[6] (out)                                               0.4037    0.0546 @   1.4661 r
  data arrival time                                                                    1.4661

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4339


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1786/S (MUX21X1)                                               0.5239    0.0310 @   1.1477 r
  U1786/Q (MUX21X1)                                               0.3673    0.2756 @   1.4233 r
  io_cmd_o[15] (net)                            4     108.3916              0.0000     1.4233 r
  io_cmd_o[15] (out)                                              0.3723    0.0428 @   1.4661 r
  data arrival time                                                                    1.4661

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4339


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1822/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1822/Q (MUX21X1)                                               0.3331    0.2597 @   1.4118 r
  io_cmd_o[33] (net)                            4      97.4588              0.0000     1.4118 r
  io_cmd_o[33] (out)                                              0.3369    0.0542 @   1.4660 r
  data arrival time                                                                    1.4660

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4340


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1784/S (MUX21X1)                                               0.5006    0.0242 @   1.1455 f
  U1784/Q (MUX21X1)                                               0.3069    0.2511 @   1.3966 r
  io_cmd_o[14] (net)                            4      89.5459              0.0000     1.3966 r
  io_cmd_o[14] (out)                                              0.3094    0.0685 @   1.4651 r
  data arrival time                                                                    1.4651

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4349


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1822/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1822/Q (MUX21X1)                                               0.3331    0.2624 @   1.4104 r
  io_cmd_o[33] (net)                            4      97.4588              0.0000     1.4104 r
  io_cmd_o[33] (out)                                              0.3369    0.0542 @   1.4645 r
  data arrival time                                                                    1.4645

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4645
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4355


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1834/S (MUX21X1)                                               0.5001    0.0220 @   1.1433 f
  U1834/Q (MUX21X1)                                               0.3489    0.2530 @   1.3964 f
  io_cmd_o[39] (net)                            5     106.3234              0.0000     1.3964 f
  io_cmd_o[39] (out)                                              0.3534    0.0681 @   1.4644 f
  data arrival time                                                                    1.4644

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4356


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1768/S (MUX21X1)                                               0.5214    0.0079 @   1.1246 r
  U1768/Q (MUX21X1)                                               0.3971    0.2852 @   1.4098 r
  io_cmd_o[6] (net)                             4     117.3969              0.0000     1.4098 r
  io_cmd_o[6] (out)                                               0.4037    0.0546 @   1.4644 r
  data arrival time                                                                    1.4644

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4356


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1806/S (MUX21X1)                                               0.5230    0.0205 @   1.1372 r
  U1806/Q (MUX21X1)                                               0.3909    0.2694 @   1.4066 f
  io_cmd_o[25] (net)                            6     119.1310              0.0000     1.4066 f
  io_cmd_o[25] (out)                                              0.3986    0.0577 @   1.4644 f
  data arrival time                                                                    1.4644

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4356


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1770/S (MUX21X1)                                               0.5226    0.0135 @   1.1303 r
  U1770/Q (MUX21X1)                                               0.3347    0.2495 @   1.3798 f
  io_cmd_o[7] (net)                             4     102.1958              0.0000     1.3798 f
  io_cmd_o[7] (out)                                               0.3381    0.0845 @   1.4643 f
  data arrival time                                                                    1.4643

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4357


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1838/S (MUX21X1)                                               0.5234    0.0222 @   1.1389 r
  U1838/Q (MUX21X1)                                               0.3390    0.2507 @   1.3896 f
  io_cmd_o[41] (net)                            5     103.3578              0.0000     1.3896 f
  io_cmd_o[41] (out)                                              0.3427    0.0744 @   1.4641 f
  data arrival time                                                                    1.4641

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4359


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1784/S (MUX21X1)                                               0.5238    0.0246 @   1.1413 r
  U1784/Q (MUX21X1)                                               0.3069    0.2537 @   1.3950 r
  io_cmd_o[14] (net)                            4      89.5459              0.0000     1.3950 r
  io_cmd_o[14] (out)                                              0.3094    0.0685 @   1.4635 r
  data arrival time                                                                    1.4635

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4635
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4365


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1804/S (MUX21X1)                                               0.5235    0.0221 @   1.1388 r
  U1804/Q (MUX21X1)                                               0.3348    0.2478 @   1.3867 f
  io_cmd_o[24] (net)                            5     101.6795              0.0000     1.3867 f
  io_cmd_o[24] (out)                                              0.3387    0.0767 @   1.4634 f
  data arrival time                                                                    1.4634

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4634
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4366


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1780/S (MUX21X1)                                               0.5004    0.0227 @   1.1440 f
  U1780/Q (MUX21X1)                                               0.3135    0.2527 @   1.3967 r
  io_cmd_o[12] (net)                            4      91.3270              0.0000     1.3967 r
  io_cmd_o[12] (out)                                              0.3164    0.0659 @   1.4626 r
  data arrival time                                                                    1.4626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1834/S (MUX21X1)                                               0.5234    0.0223 @   1.1391 r
  U1834/Q (MUX21X1)                                               0.3489    0.2542 @   1.3932 f
  io_cmd_o[39] (net)                            5     106.3234              0.0000     1.3932 f
  io_cmd_o[39] (out)                                              0.3534    0.0681 @   1.4613 f
  data arrival time                                                                    1.4613

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4387


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1780/S (MUX21X1)                                               0.5237    0.0231 @   1.1398 r
  U1780/Q (MUX21X1)                                               0.3135    0.2553 @   1.3951 r
  io_cmd_o[12] (net)                            4      91.3270              0.0000     1.3951 r
  io_cmd_o[12] (out)                                              0.3164    0.0659 @   1.4610 r
  data arrival time                                                                    1.4610

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4390


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1832/S (MUX21X1)                                               0.5002    0.0217 @   1.1430 f
  U1832/Q (MUX21X1)                                               0.3206    0.2415 @   1.3845 f
  io_cmd_o[38] (net)                            5      97.3821              0.0000     1.3845 f
  io_cmd_o[38] (out)                                              0.3238    0.0750 @   1.4595 f
  data arrival time                                                                    1.4595

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4405


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1844/S (MUX21X1)                                               0.5002    0.0217 @   1.1430 f
  U1844/Q (MUX21X1)                                               0.2996    0.2481 @   1.3911 r
  io_cmd_o[44] (net)                            4      87.1742              0.0000     1.3911 r
  io_cmd_o[44] (out)                                              0.3019    0.0656 @   1.4566 r
  data arrival time                                                                    1.4566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4434


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1832/S (MUX21X1)                                               0.5235    0.0220 @   1.1387 r
  U1832/Q (MUX21X1)                                               0.3206    0.2427 @   1.3814 f
  io_cmd_o[38] (net)                            5      97.3821              0.0000     1.3814 f
  io_cmd_o[38] (out)                                              0.3238    0.0750 @   1.4564 f
  data arrival time                                                                    1.4564

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4436


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1756/IN1 (NAND2X0)                                             0.3832    0.0193 @   0.8001 f
  U1756/QN (NAND2X0)                                              0.6196    0.3573     1.1574 r
  n33 (net)                                     1      64.5665              0.0000     1.1574 r
  U1757/INP (INVX0)                                               0.6196    0.0577 &   1.2151 r
  U1757/ZN (INVX0)                                                0.3530    0.2365     1.4516 f
  io_cmd_o[0] (net)                             4      38.4908              0.0000     1.4516 f
  io_cmd_o[0] (out)                                               0.3530    0.0040 &   1.4556 f
  data arrival time                                                                    1.4556

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4444


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1840/S (MUX21X1)                                               0.5004    0.0220 @   1.1433 f
  U1840/Q (MUX21X1)                                               0.3212    0.2565 @   1.3998 r
  io_cmd_o[42] (net)                            5      94.1079              0.0000     1.3998 r
  io_cmd_o[42] (out)                                              0.3241    0.0556 @   1.4554 r
  data arrival time                                                                    1.4554

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4446


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1844/S (MUX21X1)                                               0.5235    0.0220 @   1.1387 r
  U1844/Q (MUX21X1)                                               0.2996    0.2507 @   1.3895 r
  io_cmd_o[44] (net)                            4      87.1742              0.0000     1.3895 r
  io_cmd_o[44] (out)                                              0.3019    0.0656 @   1.4550 r
  data arrival time                                                                    1.4550

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4550
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4450


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1840/S (MUX21X1)                                               0.5236    0.0223 @   1.1391 r
  U1840/Q (MUX21X1)                                               0.3212    0.2591 @   1.3982 r
  io_cmd_o[42] (net)                            5      94.1079              0.0000     1.3982 r
  io_cmd_o[42] (out)                                              0.3241    0.0556 @   1.4538 r
  data arrival time                                                                    1.4538

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4462


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1776/S (MUX21X1)                                               0.5006    0.0306 @   1.1518 f
  U1776/Q (MUX21X1)                                               0.2980    0.2319 @   1.3838 f
  io_cmd_o[10] (net)                            4      90.1146              0.0000     1.3838 f
  io_cmd_o[10] (out)                                              0.3006    0.0692 @   1.4529 f
  data arrival time                                                                    1.4529

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4471


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1818/S (MUX21X1)                                               0.4977    0.0063 @   1.1276 f
  U1818/Q (MUX21X1)                                               0.3797    0.2759 @   1.4035 r
  io_cmd_o[31] (net)                            4     111.9017              0.0000     1.4035 r
  io_cmd_o[31] (out)                                              0.3858    0.0491 @   1.4526 r
  data arrival time                                                                    1.4526

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4474


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1800/S (MUX21X1)                                               0.4987    0.0232 @   1.1445 f
  U1800/Q (MUX21X1)                                               0.3522    0.2533 @   1.3978 f
  io_cmd_o[22] (net)                            4     107.0924              0.0000     1.3978 f
  io_cmd_o[22] (out)                                              0.3575    0.0548 @   1.4525 f
  data arrival time                                                                    1.4525

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4475


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1764/S (MUX21X1)                                               0.5006    0.0305 @   1.1518 f
  U1764/Q (MUX21X1)                                               0.3474    0.2655 @   1.4172 r
  io_cmd_o[4] (net)                             4     102.1121              0.0000     1.4172 r
  io_cmd_o[4] (out)                                               0.3517    0.0353 @   1.4525 r
  data arrival time                                                                    1.4525

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4525
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4475


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1808/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1808/Q (MUX21X1)                                               0.3461    0.2656 @   1.4177 r
  io_cmd_o[26] (net)                            5     101.9223              0.0000     1.4177 r
  io_cmd_o[26] (out)                                              0.3500    0.0340 @   1.4517 r
  data arrival time                                                                    1.4517

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4483


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1778/S (MUX21X1)                                               0.4991    0.0158 @   1.1371 f
  U1778/Q (MUX21X1)                                               0.3283    0.2575 @   1.3947 r
  io_cmd_o[11] (net)                            4      95.8716              0.0000     1.3947 r
  io_cmd_o[11] (out)                                              0.3321    0.0569 @   1.4516 r
  data arrival time                                                                    1.4516

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4484


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1764/S (MUX21X1)                                               0.5239    0.0309 @   1.1476 r
  U1764/Q (MUX21X1)                                               0.3474    0.2681 @   1.4158 r
  io_cmd_o[4] (net)                             4     102.1121              0.0000     1.4158 r
  io_cmd_o[4] (out)                                               0.3517    0.0353 @   1.4510 r
  data arrival time                                                                    1.4510

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4490


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1818/S (MUX21X1)                                               0.5210    0.0064 @   1.1231 r
  U1818/Q (MUX21X1)                                               0.3797    0.2787 @   1.4018 r
  io_cmd_o[31] (net)                            4     111.9017              0.0000     1.4018 r
  io_cmd_o[31] (out)                                              0.3858    0.0491 @   1.4509 r
  data arrival time                                                                    1.4509

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4491


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1808/S (MUX21X1)                                               0.5238    0.0312 @   1.1479 r
  U1808/Q (MUX21X1)                                               0.3461    0.2683 @   1.4162 r
  io_cmd_o[26] (net)                            5     101.9223              0.0000     1.4162 r
  io_cmd_o[26] (out)                                              0.3500    0.0340 @   1.4502 r
  data arrival time                                                                    1.4502

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4498


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1828/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1828/Q (MUX21X1)                                               0.3356    0.2471 @   1.3992 f
  io_cmd_o[36] (net)                            5     101.9544              0.0000     1.3992 f
  io_cmd_o[36] (out)                                              0.3397    0.0511 @   1.4502 f
  data arrival time                                                                    1.4502

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4498


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1778/S (MUX21X1)                                               0.5224    0.0161 @   1.1328 r
  U1778/Q (MUX21X1)                                               0.3283    0.2602 @   1.3930 r
  io_cmd_o[11] (net)                            4      95.8716              0.0000     1.3930 r
  io_cmd_o[11] (out)                                              0.3321    0.0569 @   1.4499 r
  data arrival time                                                                    1.4499

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4501


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1776/S (MUX21X1)                                               0.5239    0.0310 @   1.1477 r
  U1776/Q (MUX21X1)                                               0.2980    0.2330 @   1.3807 f
  io_cmd_o[10] (net)                            4      90.1146              0.0000     1.3807 f
  io_cmd_o[10] (out)                                              0.3006    0.0692 @   1.4499 f
  data arrival time                                                                    1.4499

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4501


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1772/S (MUX21X1)                                               0.5004    0.0220 @   1.1433 f
  U1772/Q (MUX21X1)                                               0.3165    0.2391 @   1.3824 f
  io_cmd_o[8] (net)                             4      95.8499              0.0000     1.3824 f
  io_cmd_o[8] (out)                                               0.3197    0.0670 @   1.4494 f
  data arrival time                                                                    1.4494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1800/S (MUX21X1)                                               0.5219    0.0235 @   1.1402 r
  U1800/Q (MUX21X1)                                               0.3522    0.2544 @   1.3946 f
  io_cmd_o[22] (net)                            4     107.0924              0.0000     1.3946 f
  io_cmd_o[22] (out)                                              0.3575    0.0548 @   1.4494 f
  data arrival time                                                                    1.4494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1786/S (MUX21X1)                                               0.5006    0.0305 @   1.1518 f
  U1786/Q (MUX21X1)                                               0.3548    0.2554 @   1.4072 f
  io_cmd_o[15] (net)                            4     108.1668              0.0000     1.4072 f
  io_cmd_o[15] (out)                                              0.3599    0.0418 @   1.4490 f
  data arrival time                                                                    1.4490

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4510


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1768/S (MUX21X1)                                               0.4981    0.0078 @   1.1290 f
  U1768/Q (MUX21X1)                                               0.3837    0.2664 @   1.3955 f
  io_cmd_o[6] (net)                             4     117.1721              0.0000     1.3955 f
  io_cmd_o[6] (out)                                               0.3905    0.0534 @   1.4489 f
  data arrival time                                                                    1.4489

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4511


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1852/S (MUX21X1)                                               0.4971    0.0041 @   1.1254 f
  U1852/Q (MUX21X1)                                               0.3319    0.2594 @   1.3848 r
  io_cmd_o[52] (net)                            4      97.2644              0.0000     1.3848 r
  io_cmd_o[52] (out)                                              0.3355    0.0628 @   1.4475 r
  data arrival time                                                                    1.4475

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4525


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1828/S (MUX21X1)                                               0.5238    0.0312 @   1.1479 r
  U1828/Q (MUX21X1)                                               0.3356    0.2482 @   1.3961 f
  io_cmd_o[36] (net)                            5     101.9544              0.0000     1.3961 f
  io_cmd_o[36] (out)                                              0.3397    0.0511 @   1.4472 f
  data arrival time                                                                    1.4472

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4528


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1814/S (MUX21X1)                                               0.4972    0.0044 @   1.1257 f
  U1814/Q (MUX21X1)                                               0.3853    0.2775 @   1.4031 r
  io_cmd_o[29] (net)                            4     113.5338              0.0000     1.4031 r
  io_cmd_o[29] (out)                                              0.3919    0.0440 @   1.4471 r
  data arrival time                                                                    1.4471

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4529


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1772/S (MUX21X1)                                               0.5236    0.0223 @   1.1390 r
  U1772/Q (MUX21X1)                                               0.3165    0.2402 @   1.3793 f
  io_cmd_o[8] (net)                             4      95.8499              0.0000     1.3793 f
  io_cmd_o[8] (out)                                               0.3197    0.0670 @   1.4463 f
  data arrival time                                                                    1.4463

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4463
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4537


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1786/S (MUX21X1)                                               0.5239    0.0310 @   1.1477 r
  U1786/Q (MUX21X1)                                               0.3548    0.2565 @   1.4042 f
  io_cmd_o[15] (net)                            4     108.1668              0.0000     1.4042 f
  io_cmd_o[15] (out)                                              0.3599    0.0418 @   1.4460 f
  data arrival time                                                                    1.4460

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4460
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4540


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1830/S (MUX21X1)                                               0.5001    0.0220 @   1.1432 f
  U1830/Q (MUX21X1)                                               0.3261    0.2565 @   1.3998 r
  io_cmd_o[37] (net)                            5      95.0373              0.0000     1.3998 r
  io_cmd_o[37] (out)                                              0.3297    0.0460 @   1.4458 r
  data arrival time                                                                    1.4458

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4542


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1852/S (MUX21X1)                                               0.5204    0.0042 @   1.1209 r
  U1852/Q (MUX21X1)                                               0.3319    0.2621 @   1.3830 r
  io_cmd_o[52] (net)                            4      97.2644              0.0000     1.3830 r
  io_cmd_o[52] (out)                                              0.3355    0.0628 @   1.4458 r
  data arrival time                                                                    1.4458

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4542


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1768/S (MUX21X1)                                               0.5214    0.0079 @   1.1246 r
  U1768/Q (MUX21X1)                                               0.3837    0.2676 @   1.3922 f
  io_cmd_o[6] (net)                             4     117.1721              0.0000     1.3922 f
  io_cmd_o[6] (out)                                               0.3905    0.0534 @   1.4456 f
  data arrival time                                                                    1.4456

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4544


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1814/S (MUX21X1)                                               0.5205    0.0045 @   1.1212 r
  U1814/Q (MUX21X1)                                               0.3853    0.2803 @   1.4014 r
  io_cmd_o[29] (net)                            4     113.5338              0.0000     1.4014 r
  io_cmd_o[29] (out)                                              0.3919    0.0440 @   1.4454 r
  data arrival time                                                                    1.4454

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4454
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4546


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1822/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1822/Q (MUX21X1)                                               0.3215    0.2405 @   1.3926 f
  io_cmd_o[33] (net)                            4      97.2341              0.0000     1.3926 f
  io_cmd_o[33] (out)                                              0.3253    0.0522 @   1.4449 f
  data arrival time                                                                    1.4449

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4551


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1830/S (MUX21X1)                                               0.5234    0.0223 @   1.1390 r
  U1830/Q (MUX21X1)                                               0.3261    0.2592 @   1.3982 r
  io_cmd_o[37] (net)                            5      95.0373              0.0000     1.3982 r
  io_cmd_o[37] (out)                                              0.3297    0.0460 @   1.4442 r
  data arrival time                                                                    1.4442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1822/S (MUX21X1)                                               0.5238    0.0313 @   1.1480 r
  U1822/Q (MUX21X1)                                               0.3215    0.2416 @   1.3896 f
  io_cmd_o[33] (net)                            4      97.2341              0.0000     1.3896 f
  io_cmd_o[33] (out)                                              0.3253    0.0522 @   1.4418 f
  data arrival time                                                                    1.4418

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4582


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1848/S (MUX21X1)                                               0.4978    0.0069 @   1.1282 f
  U1848/Q (MUX21X1)                                               0.3000    0.2479 @   1.3762 r
  io_cmd_o[46] (net)                            4      87.3241              0.0000     1.3762 r
  io_cmd_o[46] (out)                                              0.3024    0.0643 @   1.4405 r
  data arrival time                                                                    1.4405

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4595


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1784/S (MUX21X1)                                               0.5006    0.0242 @   1.1455 f
  U1784/Q (MUX21X1)                                               0.2958    0.2307 @   1.3762 f
  io_cmd_o[14] (net)                            4      89.3211              0.0000     1.3762 f
  io_cmd_o[14] (out)                                              0.2985    0.0627 @   1.4390 f
  data arrival time                                                                    1.4390

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4610


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1848/S (MUX21X1)                                               0.5211    0.0070 @   1.1238 r
  U1848/Q (MUX21X1)                                               0.3000    0.2507 @   1.3744 r
  io_cmd_o[46] (net)                            4      87.3241              0.0000     1.3744 r
  io_cmd_o[46] (out)                                              0.3024    0.0643 @   1.4388 r
  data arrival time                                                                    1.4388

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4612


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1780/S (MUX21X1)                                               0.5004    0.0227 @   1.1440 f
  U1780/Q (MUX21X1)                                               0.3023    0.2326 @   1.3766 f
  io_cmd_o[12] (net)                            4      91.1023              0.0000     1.3766 f
  io_cmd_o[12] (out)                                              0.3053    0.0621 @   1.4387 f
  data arrival time                                                                    1.4387

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4613


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1784/S (MUX21X1)                                               0.5238    0.0246 @   1.1413 r
  U1784/Q (MUX21X1)                                               0.2958    0.2318 @   1.3731 f
  io_cmd_o[14] (net)                            4      89.3211              0.0000     1.3731 f
  io_cmd_o[14] (out)                                              0.2985    0.0627 @   1.4358 f
  data arrival time                                                                    1.4358

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4642


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1846/S (MUX21X1)                                               0.4978    0.0070 @   1.1282 f
  U1846/Q (MUX21X1)                                               0.2958    0.2458 @   1.3741 r
  io_cmd_o[45] (net)                            4      85.7935              0.0000     1.3741 r
  io_cmd_o[45] (out)                                              0.2982    0.0617 @   1.4358 r
  data arrival time                                                                    1.4358

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4642


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1780/S (MUX21X1)                                               0.5237    0.0231 @   1.1398 r
  U1780/Q (MUX21X1)                                               0.3023    0.2337 @   1.3735 f
  io_cmd_o[12] (net)                            4      91.1023              0.0000     1.3735 f
  io_cmd_o[12] (out)                                              0.3053    0.0621 @   1.4356 f
  data arrival time                                                                    1.4356

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4644


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1818/S (MUX21X1)                                               0.4977    0.0063 @   1.1276 f
  U1818/Q (MUX21X1)                                               0.3668    0.2590 @   1.3866 f
  io_cmd_o[31] (net)                            4     111.6770              0.0000     1.3866 f
  io_cmd_o[31] (out)                                              0.3732    0.0488 @   1.4355 f
  data arrival time                                                                    1.4355

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4355
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4645


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1846/S (MUX21X1)                                               0.5211    0.0071 @   1.1238 r
  U1846/Q (MUX21X1)                                               0.2958    0.2486 @   1.3723 r
  io_cmd_o[45] (net)                            4      85.7935              0.0000     1.3723 r
  io_cmd_o[45] (out)                                              0.2982    0.0617 @   1.4341 r
  data arrival time                                                                    1.4341

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4659


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1764/S (MUX21X1)                                               0.5006    0.0305 @   1.1518 f
  U1764/Q (MUX21X1)                                               0.3354    0.2470 @   1.3988 f
  io_cmd_o[4] (net)                             4     101.8873              0.0000     1.3988 f
  io_cmd_o[4] (out)                                               0.3398    0.0344 @   1.4332 f
  data arrival time                                                                    1.4332

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4668


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1840/S (MUX21X1)                                               0.5004    0.0220 @   1.1433 f
  U1840/Q (MUX21X1)                                               0.3097    0.2368 @   1.3801 f
  io_cmd_o[42] (net)                            5      93.8517              0.0000     1.3801 f
  io_cmd_o[42] (out)                                              0.3127    0.0530 @   1.4331 f
  data arrival time                                                                    1.4331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1808/S (MUX21X1)                                               0.5006    0.0308 @   1.1521 f
  U1808/Q (MUX21X1)                                               0.3340    0.2471 @   1.3992 f
  io_cmd_o[26] (net)                            5     101.6527              0.0000     1.3992 f
  io_cmd_o[26] (out)                                              0.3380    0.0335 @   1.4327 f
  data arrival time                                                                    1.4327

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4673


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1818/S (MUX21X1)                                               0.5210    0.0064 @   1.1231 r
  U1818/Q (MUX21X1)                                               0.3668    0.2602 @   1.3833 f
  io_cmd_o[31] (net)                            4     111.6770              0.0000     1.3833 f
  io_cmd_o[31] (out)                                              0.3732    0.0488 @   1.4322 f
  data arrival time                                                                    1.4322

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4322
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4678


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1844/S (MUX21X1)                                               0.5002    0.0217 @   1.1430 f
  U1844/Q (MUX21X1)                                               0.2887    0.2274 @   1.3704 f
  io_cmd_o[44] (net)                            4      86.9494              0.0000     1.3704 f
  io_cmd_o[44] (out)                                              0.2912    0.0616 @   1.4320 f
  data arrival time                                                                    1.4320

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4680


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1778/S (MUX21X1)                                               0.4991    0.0158 @   1.1371 f
  U1778/Q (MUX21X1)                                               0.3167    0.2382 @   1.3753 f
  io_cmd_o[11] (net)                            4      95.6468              0.0000     1.3753 f
  io_cmd_o[11] (out)                                              0.3207    0.0551 @   1.4304 f
  data arrival time                                                                    1.4304

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4696


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1764/S (MUX21X1)                                               0.5239    0.0309 @   1.1476 r
  U1764/Q (MUX21X1)                                               0.3354    0.2481 @   1.3957 f
  io_cmd_o[4] (net)                             4     101.8873              0.0000     1.3957 f
  io_cmd_o[4] (out)                                               0.3398    0.0344 @   1.4301 f
  data arrival time                                                                    1.4301

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4699


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1840/S (MUX21X1)                                               0.5236    0.0223 @   1.1391 r
  U1840/Q (MUX21X1)                                               0.3097    0.2379 @   1.3770 f
  io_cmd_o[42] (net)                            5      93.8517              0.0000     1.3770 f
  io_cmd_o[42] (out)                                              0.3127    0.0530 @   1.4299 f
  data arrival time                                                                    1.4299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1814/S (MUX21X1)                                               0.4972    0.0044 @   1.1257 f
  U1814/Q (MUX21X1)                                               0.3723    0.2609 @   1.3865 f
  io_cmd_o[29] (net)                            4     113.3091              0.0000     1.3865 f
  io_cmd_o[29] (out)                                              0.3791    0.0433 @   1.4299 f
  data arrival time                                                                    1.4299

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4701


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1808/S (MUX21X1)                                               0.5238    0.0312 @   1.1479 r
  U1808/Q (MUX21X1)                                               0.3340    0.2482 @   1.3961 f
  io_cmd_o[26] (net)                            5     101.6527              0.0000     1.3961 f
  io_cmd_o[26] (out)                                              0.3380    0.0335 @   1.4297 f
  data arrival time                                                                    1.4297

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4703


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1844/S (MUX21X1)                                               0.5235    0.0220 @   1.1387 r
  U1844/Q (MUX21X1)                                               0.2887    0.2285 @   1.3672 f
  io_cmd_o[44] (net)                            4      86.9494              0.0000     1.3672 f
  io_cmd_o[44] (out)                                              0.2912    0.0616 @   1.4288 f
  data arrival time                                                                    1.4288

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4712


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1778/S (MUX21X1)                                               0.5224    0.0161 @   1.1328 r
  U1778/Q (MUX21X1)                                               0.3167    0.2393 @   1.3721 f
  io_cmd_o[11] (net)                            4      95.6468              0.0000     1.3721 f
  io_cmd_o[11] (out)                                              0.3207    0.0551 @   1.4272 f
  data arrival time                                                                    1.4272

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4728


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1814/S (MUX21X1)                                               0.5205    0.0045 @   1.1212 r
  U1814/Q (MUX21X1)                                               0.3723    0.2620 @   1.3832 f
  io_cmd_o[29] (net)                            4     113.3091              0.0000     1.3832 f
  io_cmd_o[29] (out)                                              0.3791    0.0433 @   1.4265 f
  data arrival time                                                                    1.4265

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4735


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1852/S (MUX21X1)                                               0.4971    0.0041 @   1.1254 f
  U1852/Q (MUX21X1)                                               0.3202    0.2404 @   1.3658 f
  io_cmd_o[52] (net)                            4      97.0397              0.0000     1.3658 f
  io_cmd_o[52] (out)                                              0.3240    0.0605 @   1.4264 f
  data arrival time                                                                    1.4264

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4736


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1830/S (MUX21X1)                                               0.5001    0.0220 @   1.1432 f
  U1830/Q (MUX21X1)                                               0.3144    0.2369 @   1.3801 f
  io_cmd_o[37] (net)                            5      94.7594              0.0000     1.3801 f
  io_cmd_o[37] (out)                                              0.3182    0.0440 @   1.4242 f
  data arrival time                                                                    1.4242

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4758


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1852/S (MUX21X1)                                               0.5204    0.0042 @   1.1209 r
  U1852/Q (MUX21X1)                                               0.3202    0.2416 @   1.3625 f
  io_cmd_o[52] (net)                            4      97.0397              0.0000     1.3625 f
  io_cmd_o[52] (out)                                              0.3240    0.0605 @   1.4230 f
  data arrival time                                                                    1.4230

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4770


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1830/S (MUX21X1)                                               0.5234    0.0223 @   1.1390 r
  U1830/Q (MUX21X1)                                               0.3144    0.2380 @   1.3770 f
  io_cmd_o[37] (net)                            5      94.7594              0.0000     1.3770 f
  io_cmd_o[37] (out)                                              0.3182    0.0440 @   1.4210 f
  data arrival time                                                                    1.4210

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4790


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1848/S (MUX21X1)                                               0.4978    0.0069 @   1.1282 f
  U1848/Q (MUX21X1)                                               0.2892    0.2275 @   1.3557 f
  io_cmd_o[46] (net)                            4      87.0993              0.0000     1.3557 f
  io_cmd_o[46] (out)                                              0.2916    0.0615 @   1.4172 f
  data arrival time                                                                    1.4172

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4828


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1850/S (MUX21X1)                                               0.4975    0.0054 @   1.1267 f
  U1850/Q (MUX21X1)                                               0.3084    0.2514 @   1.3782 r
  io_cmd_o[51] (net)                            4      90.1226              0.0000     1.3782 r
  io_cmd_o[51] (out)                                              0.3110    0.0372 @   1.4154 r
  data arrival time                                                                    1.4154

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4846


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1848/S (MUX21X1)                                               0.5211    0.0070 @   1.1238 r
  U1848/Q (MUX21X1)                                               0.2892    0.2286 @   1.3524 f
  io_cmd_o[46] (net)                            4      87.0993              0.0000     1.3524 f
  io_cmd_o[46] (out)                                              0.2916    0.0615 @   1.4139 f
  data arrival time                                                                    1.4139

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4861


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1850/S (MUX21X1)                                               0.5208    0.0055 @   1.1222 r
  U1850/Q (MUX21X1)                                               0.3084    0.2542 @   1.3764 r
  io_cmd_o[51] (net)                            4      90.1226              0.0000     1.3764 r
  io_cmd_o[51] (out)                                              0.3110    0.0372 @   1.4136 r
  data arrival time                                                                    1.4136

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4864


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1846/S (MUX21X1)                                               0.4978    0.0070 @   1.1282 f
  U1846/Q (MUX21X1)                                               0.2850    0.2251 @   1.3533 f
  io_cmd_o[45] (net)                            4      85.5687              0.0000     1.3533 f
  io_cmd_o[45] (out)                                              0.2875    0.0578 @   1.4111 f
  data arrival time                                                                    1.4111

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4889


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1846/S (MUX21X1)                                               0.5211    0.0071 @   1.1238 r
  U1846/Q (MUX21X1)                                               0.2850    0.2262 @   1.3500 f
  io_cmd_o[45] (net)                            4      85.5687              0.0000     1.3500 f
  io_cmd_o[45] (out)                                              0.2875    0.0578 @   1.4078 f
  data arrival time                                                                    1.4078

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4922


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1882/INP (NBUFFX2)                                     0.3831    0.0209 @   0.8017 f
  icc_place1882/Z (NBUFFX2)                                       0.4972    0.3196 @   1.1213 f
  n2546 (net)                                  50     321.6134              0.0000     1.1213 f
  U1850/S (MUX21X1)                                               0.4975    0.0054 @   1.1267 f
  U1850/Q (MUX21X1)                                               0.2973    0.2314 @   1.3582 f
  io_cmd_o[51] (net)                            4      89.8979              0.0000     1.3582 f
  io_cmd_o[51] (out)                                              0.3000    0.0358 @   1.3940 f
  data arrival time                                                                    1.3940

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5060


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1882/INP (NBUFFX2)                                     0.4600    0.0239 @   0.7887 r
  icc_place1882/Z (NBUFFX2)                                       0.5189    0.3280 @   1.1167 r
  n2546 (net)                                  50     325.8132              0.0000     1.1167 r
  U1850/S (MUX21X1)                                               0.5208    0.0055 @   1.1222 r
  U1850/Q (MUX21X1)                                               0.2973    0.2326 @   1.3548 f
  io_cmd_o[51] (net)                            4      89.8979              0.0000     1.3548 f
  io_cmd_o[51] (out)                                              0.3000    0.0358 @   1.3906 f
  data arrival time                                                                    1.3906

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3906
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5094


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.2394    0.0000     0.4339 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0521    0.2056     0.6395 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       9.6956              0.0000     0.6395 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6395 r
  fifo_1__mem_fifo/data_o[0] (net)                      9.6956              0.0000     0.6395 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6395 r
  fifo_lo[48] (net)                                     9.6956              0.0000     0.6395 r
  U1756/IN2 (NAND2X0)                                             0.0521    0.0012 &   0.6407 r
  U1756/QN (NAND2X0)                                              0.6246    0.2986     0.9393 f
  n33 (net)                                     1      64.5351              0.0000     0.9393 f
  U1757/INP (INVX0)                                               0.6246    0.0579 &   0.9972 f
  U1757/ZN (INVX0)                                                0.3898    0.2329     1.2301 r
  io_cmd_o[0] (net)                             4      38.7156              0.0000     1.2301 r
  U1758/INP (NBUFFX2)                                             0.3898    0.0040 &   1.2341 r
  U1758/Z (NBUFFX2)                                               0.0574    0.1159     1.3500 r
  mem_cmd_o[0] (net)                            1      13.3264              0.0000     1.3500 r
  mem_cmd_o[0] (out)                                              0.0574    0.0123 &   1.3624 r
  data arrival time                                                                    1.3624

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5376


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1955/IN1 (AND2X1)                                              0.2253    0.0059 @   0.9972 r
  U1955/Q (AND2X1)                                                0.2707    0.1936 @   1.1907 r
  io_cmd_o[106] (net)                           4      81.5021              0.0000     1.1907 r
  U1956/INP (NBUFFX2)                                             0.2735    0.0334 @   1.2242 r
  U1956/Z (NBUFFX2)                                               0.0849    0.1193 @   1.3434 r
  mem_cmd_o[106] (net)                          1      35.0438              0.0000     1.3434 r
  mem_cmd_o[106] (out)                                            0.0854    0.0044 @   1.3478 r
  data arrival time                                                                    1.3478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1917/IN1 (AND2X1)                                              0.2258    0.0108 @   1.0021 r
  U1917/Q (AND2X1)                                                0.2977    0.2066 @   1.2088 r
  io_cmd_o[87] (net)                            4      91.1291              0.0000     1.2088 r
  U1918/INP (NBUFFX2)                                             0.3001    0.0171 @   1.2258 r
  U1918/Z (NBUFFX2)                                               0.0769    0.1183 @   1.3442 r
  mem_cmd_o[87] (net)                           1      28.9293              0.0000     1.3442 r
  mem_cmd_o[87] (out)                                             0.0772    0.0032 @   1.3473 r
  data arrival time                                                                    1.3473

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5527


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1917/IN1 (AND2X1)                                              0.2127    0.0108 @   0.9918 f
  U1917/Q (AND2X1)                                                0.3052    0.2192 @   1.2110 f
  io_cmd_o[87] (net)                            4      90.9043              0.0000     1.2110 f
  U1918/INP (NBUFFX2)                                             0.3075    0.0171 @   1.2281 f
  U1918/Z (NBUFFX2)                                               0.0715    0.1031 @   1.3312 f
  mem_cmd_o[87] (net)                           1      28.9293              0.0000     1.3312 f
  mem_cmd_o[87] (out)                                             0.0718    0.0032 @   1.3343 f
  data arrival time                                                                    1.3343

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5657


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1955/IN1 (AND2X1)                                              0.2122    0.0058 @   0.9869 f
  U1955/Q (AND2X1)                                                0.2762    0.2033 @   1.1901 f
  io_cmd_o[106] (net)                           4      81.2773              0.0000     1.1901 f
  U1956/INP (NBUFFX2)                                             0.2789    0.0336 @   1.2238 f
  U1956/Z (NBUFFX2)                                               0.0782    0.1063 @   1.3300 f
  mem_cmd_o[106] (net)                          1      35.0438              0.0000     1.3300 f
  mem_cmd_o[106] (out)                                            0.0787    0.0042 @   1.3343 f
  data arrival time                                                                    1.3343

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5657


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1929/IN1 (AND2X1)                                              0.4599    0.0191 @   0.7839 r
  U1929/Q (AND2X1)                                                0.1041    0.1474     0.9312 r
  n2629 (net)                                   1      22.5049              0.0000     0.9312 r
  icc_place1894/INP (NBUFFX2)                                     0.1041    0.0112 &   0.9424 r
  icc_place1894/Z (NBUFFX2)                                       0.3156    0.1595 @   1.1019 r
  mem_cmd_o[93] (net)                           4     180.1141              0.0000     1.1019 r
  mem_cmd_o[93] (out)                                             0.3609    0.2321 @   1.3340 r
  data arrival time                                                                    1.3340

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5660


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1965/IN1 (AND2X1)                                              0.2253    0.0055 @   0.9967 r
  U1965/Q (AND2X1)                                                0.2393    0.1815 @   1.1782 r
  io_cmd_o[111] (net)                           4      71.4167              0.0000     1.1782 r
  U1966/INP (NBUFFX2)                                             0.2410    0.0209 @   1.1991 r
  U1966/Z (NBUFFX2)                                               0.0653    0.1086 @   1.3078 r
  mem_cmd_o[111] (net)                          1      26.1446              0.0000     1.3078 r
  mem_cmd_o[111] (out)                                            0.0655    0.0259 @   1.3337 r
  data arrival time                                                                    1.3337

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5663


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.2394    0.0000     0.4339 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0461    0.2233     0.6572 f
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       9.5700              0.0000     0.6572 f
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6572 f
  fifo_1__mem_fifo/data_o[0] (net)                      9.5700              0.0000     0.6572 f
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6572 f
  fifo_lo[48] (net)                                     9.5700              0.0000     0.6572 f
  U1756/IN2 (NAND2X0)                                             0.0461    0.0010 &   0.6582 f
  U1756/QN (NAND2X0)                                              0.6196    0.2740     0.9322 r
  n33 (net)                                     1      64.5665              0.0000     0.9322 r
  U1757/INP (INVX0)                                               0.6196    0.0577 &   0.9899 r
  U1757/ZN (INVX0)                                                0.3530    0.2365     1.2264 f
  io_cmd_o[0] (net)                             4      38.4908              0.0000     1.2264 f
  U1758/INP (NBUFFX2)                                             0.3530    0.0040 &   1.2304 f
  U1758/Z (NBUFFX2)                                               0.0500    0.0925     1.3229 f
  mem_cmd_o[0] (net)                            1      13.3264              0.0000     1.3229 f
  mem_cmd_o[0] (out)                                              0.0500    0.0102 &   1.3331 f
  data arrival time                                                                    1.3331

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5669


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1919/IN1 (AND2X1)                                              0.2258    0.0109 @   1.0022 r
  U1919/Q (AND2X1)                                                0.2428    0.1826 @   1.1848 r
  io_cmd_o[88] (net)                            4      72.4373              0.0000     1.1848 r
  U1920/INP (NBUFFX2)                                             0.2447    0.0280 @   1.2128 r
  U1920/Z (NBUFFX2)                                               0.0533    0.1008     1.3137 r
  mem_cmd_o[88] (net)                           1      15.5205              0.0000     1.3137 r
  mem_cmd_o[88] (out)                                             0.0533    0.0078 &   1.3214 r
  data arrival time                                                                    1.3214

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5786


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1929/IN1 (AND2X1)                                              0.3830    0.0161 @   0.7968 f
  U1929/Q (AND2X1)                                                0.0963    0.1263     0.9232 f
  n2629 (net)                                   1      22.4457              0.0000     0.9232 f
  icc_place1894/INP (NBUFFX2)                                     0.0963    0.0100 &   0.9332 f
  icc_place1894/Z (NBUFFX2)                                       0.3048    0.1630 @   1.0962 f
  mem_cmd_o[93] (net)                           4     179.8893              0.0000     1.0962 f
  mem_cmd_o[93] (out)                                             0.3516    0.2235 @   1.3197 f
  data arrival time                                                                    1.3197

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3197
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5803


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1965/IN1 (AND2X1)                                              0.2122    0.0054 @   0.9865 f
  U1965/Q (AND2X1)                                                0.2431    0.1885 @   1.1749 f
  io_cmd_o[111] (net)                           4      71.1919              0.0000     1.1749 f
  U1966/INP (NBUFFX2)                                             0.2448    0.0211 @   1.1960 f
  U1966/Z (NBUFFX2)                                               0.0602    0.0967 @   1.2927 f
  mem_cmd_o[111] (net)                          1      26.1446              0.0000     1.2927 f
  mem_cmd_o[111] (out)                                            0.0603    0.0214 @   1.3141 f
  data arrival time                                                                    1.3141

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5859


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1929/IN1 (AND2X1)                                              0.4599    0.0191 @   0.7839 r
  U1929/Q (AND2X1)                                                0.1041    0.1474     0.9312 r
  n2629 (net)                                   1      22.5049              0.0000     0.9312 r
  icc_place1894/INP (NBUFFX2)                                     0.1041    0.0112 &   0.9424 r
  icc_place1894/Z (NBUFFX2)                                       0.3156    0.1595 @   1.1019 r
  mem_cmd_o[93] (net)                           4     180.1141              0.0000     1.1019 r
  icc_place1963/INP (NBUFFX2)                                     0.3394    0.0968 @   1.1987 r
  icc_place1963/Z (NBUFFX2)                                       0.0406    0.0968     1.2955 r
  io_cmd_o[93] (net)                            1       1.8212              0.0000     1.2955 r
  io_cmd_o[93] (out)                                              0.0406    0.0177 &   1.3132 r
  data arrival time                                                                    1.3132

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5868


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1919/IN1 (AND2X1)                                              0.2127    0.0108 @   0.9918 f
  U1919/Q (AND2X1)                                                0.2467    0.1898 @   1.1817 f
  io_cmd_o[88] (net)                            4      72.2125              0.0000     1.1817 f
  U1920/INP (NBUFFX2)                                             0.2486    0.0280 @   1.2096 f
  U1920/Z (NBUFFX2)                                               0.0484    0.0883     1.2980 f
  mem_cmd_o[88] (net)                           1      15.5205              0.0000     1.2980 f
  mem_cmd_o[88] (out)                                             0.0484    0.0065 &   1.3045 f
  data arrival time                                                                    1.3045

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5955


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4309     0.4309
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.2392    0.0000     0.4309 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1944    0.2694 @   0.7003 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      57.9712              0.0000     0.7003 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7003 r
  fifo_1__mem_fifo/data_o[43] (net)                    57.9712              0.0000     0.7003 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.7003 r
  fifo_lo[90] (net)                                    57.9712              0.0000     0.7003 r
  U1842/IN2 (MUX21X1)                                             0.1949    0.0394 @   0.7397 r
  U1842/Q (MUX21X1)                                               0.4765    0.2849 @   1.0246 r
  io_cmd_o[43] (net)                            5     141.8993              0.0000     1.0246 r
  U1843/INP (NBUFFX2)                                             0.4869    0.0661 @   1.0907 r
  U1843/Z (NBUFFX2)                                               0.1478    0.1681 @   1.2588 r
  mem_cmd_o[43] (net)                           1      70.1003              0.0000     1.2588 r
  mem_cmd_o[43] (out)                                             0.1501    0.0451 @   1.3040 r
  data arrival time                                                                    1.3040

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5960


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4311     0.4311
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.2392    0.0000     0.4311 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1294    0.2427 @   0.6738 r
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      37.0076              0.0000     0.6738 r
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6738 r
  fifo_1__mem_fifo/data_o[35] (net)                    37.0076              0.0000     0.6738 r
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6738 r
  fifo_lo[82] (net)                                    37.0076              0.0000     0.6738 r
  U1826/IN2 (MUX21X1)                                             0.1295    0.0286 @   0.7024 r
  U1826/Q (MUX21X1)                                               0.2369    0.1857 @   0.8881 r
  n4534 (net)                                   1      66.3142              0.0000     0.8881 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   0.9443 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.1278 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.1278 r
  icc_place1964/INP (NBUFFX2)                                     0.2946    0.0543 @   1.1821 r
  icc_place1964/Z (NBUFFX2)                                       0.0384    0.0918     1.2739 r
  io_cmd_o[35] (net)                            1       1.7682              0.0000     1.2739 r
  io_cmd_o[35] (out)                                              0.0384    0.0245 &   1.2984 r
  data arrival time                                                                    1.2984

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2984
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6016


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1865/IN1 (AND2X1)                                              0.2257    0.0119 @   1.0032 r
  U1865/Q (AND2X1)                                                0.2072    0.1688 @   1.1720 r
  io_cmd_o[61] (net)                            4      60.1497              0.0000     1.1720 r
  U1866/INP (NBUFFX2)                                             0.2083    0.0100 @   1.1819 r
  U1866/Z (NBUFFX2)                                               0.0543    0.0972 @   1.2792 r
  mem_cmd_o[61] (net)                           1      18.3536              0.0000     1.2792 r
  mem_cmd_o[61] (out)                                             0.0544    0.0157 @   1.2949 r
  data arrival time                                                                    1.2949

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6051


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4309     0.4309
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.2392    0.0000     0.4309 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1642    0.2886 @   0.7195 f
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      57.8024              0.0000     0.7195 f
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7195 f
  fifo_1__mem_fifo/data_o[43] (net)                    57.8024              0.0000     0.7195 f
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.7195 f
  fifo_lo[90] (net)                                    57.8024              0.0000     0.7195 f
  U1842/IN2 (MUX21X1)                                             0.1648    0.0333 @   0.7528 f
  U1842/Q (MUX21X1)                                               0.4605    0.2916 @   1.0444 f
  io_cmd_o[43] (net)                            5     141.5785              0.0000     1.0444 f
  U1843/INP (NBUFFX2)                                             0.4712    0.0648 @   1.1092 f
  U1843/Z (NBUFFX2)                                               0.1376    0.1427 @   1.2519 f
  mem_cmd_o[43] (net)                           1      70.1003              0.0000     1.2519 f
  mem_cmd_o[43] (out)                                             0.1401    0.0403 @   1.2922 f
  data arrival time                                                                    1.2922

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6078


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.2411    0.0000     0.4392 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1228    0.2391 @   0.6783 r
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      34.3387              0.0000     0.6783 r
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6783 r
  fifo_0__mem_fifo/data_o[35] (net)                    34.3387              0.0000     0.6783 r
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.6783 r
  fifo_lo[33] (net)                                    34.3387              0.0000     0.6783 r
  U1826/IN1 (MUX21X1)                                             0.1229    0.0177 @   0.6960 r
  U1826/Q (MUX21X1)                                               0.2369    0.1820 @   0.8780 r
  n4534 (net)                                   1      66.3142              0.0000     0.8780 r
  icc_place1889/INP (NBUFFX2)                                     0.2385    0.0562 @   0.9341 r
  icc_place1889/Z (NBUFFX2)                                       0.2791    0.1836 @   1.1177 r
  mem_cmd_o[35] (net)                           5     159.8923              0.0000     1.1177 r
  icc_place1964/INP (NBUFFX2)                                     0.2946    0.0543 @   1.1720 r
  icc_place1964/Z (NBUFFX2)                                       0.0384    0.0918     1.2638 r
  io_cmd_o[35] (net)                            1       1.7682              0.0000     1.2638 r
  io_cmd_o[35] (out)                                              0.0384    0.0245 &   1.2882 r
  data arrival time                                                                    1.2882

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6118


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1897/IN1 (AND2X1)                                              0.2258    0.0109 @   1.0022 r
  U1897/Q (AND2X1)                                                0.2228    0.1748 @   1.1769 r
  io_cmd_o[77] (net)                            4      65.9722              0.0000     1.1769 r
  U1898/INP (NBUFFX2)                                             0.2242    0.0169 @   1.1939 r
  U1898/Z (NBUFFX2)                                               0.0436    0.0905     1.2844 r
  mem_cmd_o[77] (net)                           1       8.8300              0.0000     1.2844 r
  mem_cmd_o[77] (out)                                             0.0436    0.0003 &   1.2846 r
  data arrival time                                                                    1.2846

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6154


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4312     0.4312
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.2392    0.0000     0.4312 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1740    0.2613 @   0.6925 r
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      51.5638              0.0000     0.6925 r
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6925 r
  fifo_1__mem_fifo/data_o[5] (net)                     51.5638              0.0000     0.6925 r
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.6925 r
  fifo_lo[52] (net)                                    51.5638              0.0000     0.6925 r
  U1766/IN2 (MUX21X1)                                             0.1743    0.0442 @   0.7366 r
  U1766/Q (MUX21X1)                                               0.1820    0.1720 @   0.9086 r
  n2632 (net)                                   1      48.2535              0.0000     0.9086 r
  icc_place1892/INP (NBUFFX2)                                     0.1824    0.0298 @   0.9384 r
  icc_place1892/Z (NBUFFX2)                                       0.3150    0.1776 @   1.1160 r
  mem_cmd_o[5] (net)                            4     179.4106              0.0000     1.1160 r
  icc_place1967/INP (NBUFFX2)                                     0.3426    0.0598 @   1.1758 r
  icc_place1967/Z (NBUFFX2)                                       0.0504    0.1060     1.2818 r
  io_cmd_o[5] (net)                             1       9.4784              0.0000     1.2818 r
  io_cmd_o[5] (out)                                               0.0504    0.0011 &   1.2829 r
  data arrival time                                                                    1.2829

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6171


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1921/IN1 (AND2X1)                                              0.4599    0.0197 @   0.7845 r
  U1921/Q (AND2X1)                                                0.3145    0.2379 @   1.0224 r
  io_cmd_o[89] (net)                            4      93.5761              0.0000     1.0224 r
  U1922/INP (NBUFFX2)                                             0.3174    0.0317 @   1.0541 r
  U1922/Z (NBUFFX2)                                               0.1995    0.1644 @   1.2184 r
  mem_cmd_o[89] (net)                           1     106.0855              0.0000     1.2184 r
  mem_cmd_o[89] (out)                                             0.2104    0.0642 @   1.2826 r
  data arrival time                                                                    1.2826

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6174


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2394    0.0000     0.4339 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.1650    0.2570 @   0.6908 r
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      48.3504              0.0000     0.6908 r
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6908 r
  fifo_1__mem_fifo/data_o[13] (net)                    48.3504              0.0000     0.6908 r
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.6908 r
  fifo_lo[60] (net)                                    48.3504              0.0000     0.6908 r
  U1782/IN2 (MUX21X1)                                             0.1654    0.0180 @   0.7089 r
  U1782/Q (MUX21X1)                                               0.2226    0.1887 @   0.8976 r
  n2631 (net)                                   1      62.0658              0.0000     0.8976 r
  icc_place1891/INP (NBUFFX2)                                     0.2238    0.0340 @   0.9316 r
  icc_place1891/Z (NBUFFX2)                                       0.3144    0.1840 @   1.1155 r
  mem_cmd_o[13] (net)                           4     178.4469              0.0000     1.1155 r
  icc_place1966/INP (NBUFFX2)                                     0.3417    0.0588 @   1.1743 r
  icc_place1966/Z (NBUFFX2)                                       0.0494    0.1051     1.2794 r
  io_cmd_o[13] (net)                            1       8.7725              0.0000     1.2794 r
  io_cmd_o[13] (out)                                              0.0494    0.0018 &   1.2812 r
  data arrival time                                                                    1.2812

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6188


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1929/IN1 (AND2X1)                                              0.3830    0.0161 @   0.7968 f
  U1929/Q (AND2X1)                                                0.0963    0.1263     0.9232 f
  n2629 (net)                                   1      22.4457              0.0000     0.9232 f
  icc_place1894/INP (NBUFFX2)                                     0.0963    0.0100 &   0.9332 f
  icc_place1894/Z (NBUFFX2)                                       0.3048    0.1630 @   1.0962 f
  mem_cmd_o[93] (net)                           4     179.8893              0.0000     1.0962 f
  icc_place1963/INP (NBUFFX2)                                     0.3293    0.0918 @   1.1880 f
  icc_place1963/Z (NBUFFX2)                                       0.0349    0.0779     1.2659 f
  io_cmd_o[93] (net)                            1       1.8212              0.0000     1.2659 f
  io_cmd_o[93] (out)                                              0.0349    0.0152 &   1.2810 f
  data arrival time                                                                    1.2810

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6190


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1937/IN1 (AND2X1)                                              0.4599    0.0190 @   0.7838 r
  U1937/Q (AND2X1)                                                0.1051    0.1480     0.9318 r
  n2628 (net)                                   1      22.8955              0.0000     0.9318 r
  icc_place1893/INP (NBUFFX2)                                     0.1051    0.0139 &   0.9457 r
  icc_place1893/Z (NBUFFX2)                                       0.2900    0.1545 @   1.1002 r
  mem_cmd_o[97] (net)                           4     165.2651              0.0000     1.1002 r
  icc_place1962/INP (NBUFFX2)                                     0.3108    0.0569 @   1.1571 r
  icc_place1962/Z (NBUFFX2)                                       0.0395    0.0939     1.2510 r
  io_cmd_o[97] (net)                            1       2.0224              0.0000     1.2510 r
  io_cmd_o[97] (out)                                              0.0395    0.0291 &   1.2800 r
  data arrival time                                                                    1.2800

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6200


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4337     0.4337
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.2394    0.0000     0.4337 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1618    0.2549 @   0.6886 r
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      46.9543              0.0000     0.6886 r
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6886 r
  fifo_1__mem_fifo/data_o[28] (net)                    46.9543              0.0000     0.6886 r
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.6886 r
  fifo_lo[75] (net)                                    46.9543              0.0000     0.6886 r
  U1812/IN2 (MUX21X1)                                             0.1623    0.0299 @   0.7185 r
  U1812/Q (MUX21X1)                                               0.1732    0.1663 @   0.8848 r
  n2630 (net)                                   1      45.4940              0.0000     0.8848 r
  icc_place1890/INP (NBUFFX2)                                     0.1735    0.0210 @   0.9058 r
  icc_place1890/Z (NBUFFX2)                                       0.3181    0.1750 @   1.0808 r
  mem_cmd_o[28] (net)                           4     180.8218              0.0000     1.0808 r
  icc_place1965/INP (NBUFFX2)                                     0.3500    0.0918 @   1.1727 r
  icc_place1965/Z (NBUFFX2)                                       0.0490    0.1052     1.2779 r
  io_cmd_o[28] (net)                            1       8.0749              0.0000     1.2779 r
  io_cmd_o[28] (out)                                              0.0490    0.0018 &   1.2797 r
  data arrival time                                                                    1.2797

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2797
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6203


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[89]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1921/IN1 (AND2X1)                                              0.3830    0.0167 @   0.7975 f
  U1921/Q (AND2X1)                                                0.3184    0.2350 @   1.0324 f
  io_cmd_o[89] (net)                            4      93.3514              0.0000     1.0324 f
  U1922/INP (NBUFFX2)                                             0.3212    0.0316 @   1.0640 f
  U1922/Z (NBUFFX2)                                               0.1909    0.1527 @   1.2167 f
  mem_cmd_o[89] (net)                           1     106.0855              0.0000     1.2167 f
  mem_cmd_o[89] (out)                                             0.2023    0.0615 @   1.2783 f
  data arrival time                                                                    1.2783

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6217


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4311     0.4311
  fifo_1__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.2392    0.0000     0.4311 r
  fifo_1__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1107    0.2615 @   0.6926 f
  fifo_1__mem_fifo/dff/data_o[35] (net)         2      36.8388              0.0000     0.6926 f
  fifo_1__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6926 f
  fifo_1__mem_fifo/data_o[35] (net)                    36.8388              0.0000     0.6926 f
  fifo_1__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_3)                   0.0000     0.6926 f
  fifo_lo[82] (net)                                    36.8388              0.0000     0.6926 f
  U1826/IN2 (MUX21X1)                                             0.1108    0.0206 @   0.7131 f
  U1826/Q (MUX21X1)                                               0.2251    0.1854 @   0.8985 f
  n4534 (net)                                   1      66.2551              0.0000     0.8985 f
  icc_place1889/INP (NBUFFX2)                                     0.2268    0.0502 @   0.9487 f
  icc_place1889/Z (NBUFFX2)                                       0.2685    0.1794 @   1.1281 f
  mem_cmd_o[35] (net)                           5     159.6227              0.0000     1.1281 f
  icc_place1964/INP (NBUFFX2)                                     0.2846    0.0526 @   1.1807 f
  icc_place1964/Z (NBUFFX2)                                       0.0330    0.0753     1.2560 f
  io_cmd_o[35] (net)                            1       1.7682              0.0000     1.2560 f
  io_cmd_o[35] (out)                                              0.0330    0.0210 &   1.2770 f
  data arrival time                                                                    1.2770

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6230


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[61]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1865/IN1 (AND2X1)                                              0.2126    0.0118 @   0.9928 f
  U1865/Q (AND2X1)                                                0.2095    0.1732 @   1.1660 f
  io_cmd_o[61] (net)                            4      59.9250              0.0000     1.1660 f
  U1866/INP (NBUFFX2)                                             0.2105    0.0099 @   1.1759 f
  U1866/Z (NBUFFX2)                                               0.0496    0.0869 @   1.2629 f
  mem_cmd_o[61] (net)                           1      18.3536              0.0000     1.2629 f
  mem_cmd_o[61] (out)                                             0.0496    0.0129 @   1.2758 f
  data arrival time                                                                    1.2758

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6242


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1967/IN1 (AND2X1)                                              0.4599    0.0197 @   0.7845 r
  U1967/Q (AND2X1)                                                0.0858    0.1366     0.9211 r
  n2627 (net)                                   1      15.3897              0.0000     0.9211 r
  icc_place1895/INP (NBUFFX2)                                     0.0858    0.0145 &   0.9356 r
  icc_place1895/Z (NBUFFX2)                                       0.3216    0.1537 @   1.0893 r
  mem_cmd_o[112] (net)                          4     182.6015              0.0000     1.0893 r
  icc_place1961/INP (NBUFFX2)                                     0.3543    0.0668 @   1.1561 r
  icc_place1961/Z (NBUFFX2)                                       0.0405    0.0977     1.2538 r
  io_cmd_o[112] (net)                           1       1.1591              0.0000     1.2538 r
  io_cmd_o[112] (out)                                             0.0405    0.0190 &   1.2729 r
  data arrival time                                                                    1.2729

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6271


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  fifo_0__mem_fifo/dff/data_r_reg_35_/CLK (DFFX1)                 0.2411    0.0000     0.4392 r
  fifo_0__mem_fifo/dff/data_r_reg_35_/Q (DFFX1)                   0.1065    0.2579 @   0.6971 f
  fifo_0__mem_fifo/dff/data_o[35] (net)         2      34.1731              0.0000     0.6971 f
  fifo_0__mem_fifo/dff/data_o[35] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6971 f
  fifo_0__mem_fifo/data_o[35] (net)                    34.1731              0.0000     0.6971 f
  fifo_0__mem_fifo/data_o[35] (bsg_one_fifo_width_p570_2)                   0.0000     0.6971 f
  fifo_lo[33] (net)                                    34.1731              0.0000     0.6971 f
  U1826/IN1 (MUX21X1)                                             0.1066    0.0139 @   0.7109 f
  U1826/Q (MUX21X1)                                               0.2251    0.1828 @   0.8937 f
  n4534 (net)                                   1      66.2551              0.0000     0.8937 f
  icc_place1889/INP (NBUFFX2)                                     0.2268    0.0502 @   0.9439 f
  icc_place1889/Z (NBUFFX2)                                       0.2685    0.1794 @   1.1233 f
  mem_cmd_o[35] (net)                           5     159.6227              0.0000     1.1233 f
  icc_place1964/INP (NBUFFX2)                                     0.2846    0.0526 @   1.1759 f
  icc_place1964/Z (NBUFFX2)                                       0.0330    0.0753     1.2512 f
  io_cmd_o[35] (net)                            1       1.7682              0.0000     1.2512 f
  io_cmd_o[35] (out)                                              0.0330    0.0210 &   1.2722 f
  data arrival time                                                                    1.2722

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6278


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[77]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1897/IN1 (AND2X1)                                              0.2127    0.0108 @   0.9918 f
  U1897/Q (AND2X1)                                                0.2257    0.1802 @   1.1720 f
  io_cmd_o[77] (net)                            4      65.7474              0.0000     1.1720 f
  U1898/INP (NBUFFX2)                                             0.2271    0.0170 @   1.1890 f
  U1898/Z (NBUFFX2)                                               0.0392    0.0790     1.2680 f
  mem_cmd_o[77] (net)                           1       8.8300              0.0000     1.2680 f
  mem_cmd_o[77] (out)                                             0.0392    0.0003 &   1.2683 f
  data arrival time                                                                    1.2683

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6317


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4337     0.4337
  fifo_1__mem_fifo/dff/data_r_reg_28_/CLK (DFFX1)                 0.2394    0.0000     0.4337 r
  fifo_1__mem_fifo/dff/data_r_reg_28_/Q (DFFX1)                   0.1374    0.2742 @   0.7079 f
  fifo_1__mem_fifo/dff/data_o[28] (net)         2      46.7855              0.0000     0.7079 f
  fifo_1__mem_fifo/dff/data_o[28] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7079 f
  fifo_1__mem_fifo/data_o[28] (net)                    46.7855              0.0000     0.7079 f
  fifo_1__mem_fifo/data_o[28] (bsg_one_fifo_width_p570_3)                   0.0000     0.7079 f
  fifo_lo[75] (net)                                    46.7855              0.0000     0.7079 f
  U1812/IN2 (MUX21X1)                                             0.1379    0.0214 @   0.7293 f
  U1812/Q (MUX21X1)                                               0.1641    0.1610 @   0.8903 f
  n2630 (net)                                   1      45.4348              0.0000     0.8903 f
  icc_place1890/INP (NBUFFX2)                                     0.1645    0.0217 @   0.9119 f
  icc_place1890/Z (NBUFFX2)                                       0.3079    0.1751 @   1.0871 f
  mem_cmd_o[28] (net)                           4     180.5971              0.0000     1.0871 f
  icc_place1965/INP (NBUFFX2)                                     0.3395    0.0895 @   1.1765 f
  icc_place1965/Z (NBUFFX2)                                       0.0430    0.0856     1.2622 f
  io_cmd_o[28] (net)                            1       8.0749              0.0000     1.2622 f
  io_cmd_o[28] (out)                                              0.0430    0.0015 &   1.2636 f
  data arrival time                                                                    1.2636

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6364


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1947/IN1 (AND2X1)                                              0.2255    0.0067 @   0.9980 r
  U1947/Q (AND2X1)                                                0.1710    0.1527 @   1.1508 r
  io_cmd_o[102] (net)                           4      47.9862              0.0000     1.1508 r
  U1948/INP (NBUFFX2)                                             0.1714    0.0357 @   1.1864 r
  U1948/Z (NBUFFX2)                                               0.0331    0.0765     1.2629 r
  mem_cmd_o[102] (net)                          1       3.2406              0.0000     1.2629 r
  mem_cmd_o[102] (out)                                            0.0331    0.0000 &   1.2629 r
  data arrival time                                                                    1.2629

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6371


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4312     0.4312
  fifo_1__mem_fifo/dff/data_r_reg_5_/CLK (DFFX1)                  0.2392    0.0000     0.4312 r
  fifo_1__mem_fifo/dff/data_r_reg_5_/Q (DFFX1)                    0.1474    0.2804 @   0.7116 f
  fifo_1__mem_fifo/dff/data_o[5] (net)          2      51.3950              0.0000     0.7116 f
  fifo_1__mem_fifo/dff/data_o[5] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.7116 f
  fifo_1__mem_fifo/data_o[5] (net)                     51.3950              0.0000     0.7116 f
  fifo_1__mem_fifo/data_o[5] (bsg_one_fifo_width_p570_3)                    0.0000     0.7116 f
  fifo_lo[52] (net)                                    51.3950              0.0000     0.7116 f
  U1766/IN2 (MUX21X1)                                             0.1478    0.0333 @   0.7450 f
  U1766/Q (MUX21X1)                                               0.1724    0.1664 @   0.9113 f
  n2632 (net)                                   1      48.1943              0.0000     0.9113 f
  icc_place1892/INP (NBUFFX2)                                     0.1729    0.0271 @   0.9384 f
  icc_place1892/Z (NBUFFX2)                                       0.3036    0.1773 @   1.1157 f
  mem_cmd_o[5] (net)                            4     179.1859              0.0000     1.1157 f
  icc_place1967/INP (NBUFFX2)                                     0.3322    0.0589 @   1.1746 f
  icc_place1967/Z (NBUFFX2)                                       0.0444    0.0868     1.2615 f
  io_cmd_o[5] (net)                             1       9.4784              0.0000     1.2615 f
  io_cmd_o[5] (out)                                               0.0444    0.0009 &   1.2624 f
  data arrival time                                                                    1.2624

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2624
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6376


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1951/IN1 (AND2X1)                                              0.2257    0.0087 @   1.0000 r
  U1951/Q (AND2X1)                                                0.1696    0.1522 @   1.1522 r
  io_cmd_o[104] (net)                           4      47.5536              0.0000     1.1522 r
  U1952/INP (NBUFFX2)                                             0.1700    0.0282 @   1.1804 r
  U1952/Z (NBUFFX2)                                               0.0348    0.0777     1.2581 r
  mem_cmd_o[104] (net)                          1       4.6246              0.0000     1.2581 r
  mem_cmd_o[104] (out)                                            0.0348    0.0023 &   1.2604 r
  data arrival time                                                                    1.2604

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2604
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6396


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1913/IN1 (AND2X1)                                              0.4599    0.0195 @   0.7843 r
  U1913/Q (AND2X1)                                                0.2853    0.2260 @   1.0103 r
  io_cmd_o[85] (net)                            4      83.9431              0.0000     1.0103 r
  U1914/INP (NBUFFX2)                                             0.2877    0.0391 @   1.0495 r
  U1914/Z (NBUFFX2)                                               0.1767    0.1536 @   1.2031 r
  mem_cmd_o[85] (net)                           1      92.6874              0.0000     1.2031 r
  mem_cmd_o[85] (out)                                             0.1846    0.0568 @   1.2599 r
  data arrival time                                                                    1.2599

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2599
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6401


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  fifo_1__mem_fifo/dff/data_r_reg_13_/CLK (DFFX1)                 0.2394    0.0000     0.4339 r
  fifo_1__mem_fifo/dff/data_r_reg_13_/Q (DFFX1)                   0.1400    0.2762 @   0.7100 f
  fifo_1__mem_fifo/dff/data_o[13] (net)         2      48.1816              0.0000     0.7100 f
  fifo_1__mem_fifo/dff/data_o[13] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7100 f
  fifo_1__mem_fifo/data_o[13] (net)                    48.1816              0.0000     0.7100 f
  fifo_1__mem_fifo/data_o[13] (bsg_one_fifo_width_p570_3)                   0.0000     0.7100 f
  fifo_lo[60] (net)                                    48.1816              0.0000     0.7100 f
  U1782/IN2 (MUX21X1)                                             0.1404    0.0113 @   0.7213 f
  U1782/Q (MUX21X1)                                               0.2142    0.1861 @   0.9074 f
  n2631 (net)                                   1      62.0066              0.0000     0.9074 f
  icc_place1891/INP (NBUFFX2)                                     0.2154    0.0319 @   0.9393 f
  icc_place1891/Z (NBUFFX2)                                       0.3026    0.1809 @   1.1202 f
  mem_cmd_o[13] (net)                           4     178.2221              0.0000     1.1202 f
  icc_place1966/INP (NBUFFX2)                                     0.3309    0.0519 @   1.1721 f
  icc_place1966/Z (NBUFFX2)                                       0.0435    0.0859     1.2580 f
  io_cmd_o[13] (net)                            1       8.7725              0.0000     1.2580 f
  io_cmd_o[13] (out)                                              0.0435    0.0015 &   1.2595 f
  data arrival time                                                                    1.2595

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6405


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1985/IN1 (AND2X1)                                              0.2247    0.0024 @   0.9937 r
  U1985/Q (AND2X1)                                                0.1912    0.1602 @   1.1539 r
  io_cmd_o[121] (net)                           4      54.9420              0.0000     1.1539 r
  U1986/INP (NBUFFX2)                                             0.1918    0.0181 @   1.1721 r
  U1986/Z (NBUFFX2)                                               0.0375    0.0821     1.2542 r
  mem_cmd_o[121] (net)                          1       5.6563              0.0000     1.2542 r
  mem_cmd_o[121] (out)                                            0.0375    0.0027 &   1.2569 r
  data arrival time                                                                    1.2569

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2569
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6431


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1957/IN1 (AND2X1)                                              0.2253    0.0059 @   0.9972 r
  U1957/Q (AND2X1)                                                0.1816    0.1574 @   1.1546 r
  io_cmd_o[107] (net)                           4      51.5883              0.0000     1.1546 r
  U1958/INP (NBUFFX2)                                             0.1821    0.0201 @   1.1747 r
  U1958/Z (NBUFFX2)                                               0.0347    0.0788     1.2535 r
  mem_cmd_o[107] (net)                          1       3.9375              0.0000     1.2535 r
  mem_cmd_o[107] (out)                                            0.0347    0.0030 &   1.2566 r
  data arrival time                                                                    1.2566

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2566
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6434


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.2410    0.0000     0.4391 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1371    0.2447 @   0.6838 r
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      38.8618              0.0000     0.6838 r
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6838 r
  fifo_0__mem_fifo/data_o[17] (net)                    38.8618              0.0000     0.6838 r
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.6838 r
  fifo_lo[15] (net)                                    38.8618              0.0000     0.6838 r
  U1790/IN1 (MUX21X1)                                             0.1374    0.0268 @   0.7106 r
  U1790/Q (MUX21X1)                                               0.4999    0.2797 @   0.9903 r
  io_cmd_o[17] (net)                            4     148.9590              0.0000     0.9903 r
  U1791/INP (NBUFFX2)                                             0.5125    0.1025 @   1.0928 r
  U1791/Z (NBUFFX2)                                               0.1054    0.1540 @   1.2468 r
  mem_cmd_o[17] (net)                           1      41.8589              0.0000     1.2468 r
  mem_cmd_o[17] (out)                                             0.1063    0.0089 @   1.2557 r
  data arrival time                                                                    1.2557

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6443


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1979/IN1 (AND2X1)                                              0.2247    0.0024 @   0.9937 r
  U1979/Q (AND2X1)                                                0.1928    0.1608 @   1.1545 r
  io_cmd_o[118] (net)                           4      55.4279              0.0000     1.1545 r
  U1980/INP (NBUFFX2)                                             0.1934    0.0229 @   1.1774 r
  U1980/Z (NBUFFX2)                                               0.0321    0.0779     1.2552 r
  mem_cmd_o[118] (net)                          1       1.4637              0.0000     1.2552 r
  mem_cmd_o[118] (out)                                            0.0321    0.0000 &   1.2552 r
  data arrival time                                                                    1.2552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1975/IN1 (AND2X1)                                              0.2247    0.0025 @   0.9938 r
  U1975/Q (AND2X1)                                                0.1930    0.1608 @   1.1546 r
  io_cmd_o[116] (net)                           4      55.4795              0.0000     1.1546 r
  U1976/INP (NBUFFX2)                                             0.1936    0.0160 @   1.1706 r
  U1976/Z (NBUFFX2)                                               0.0371    0.0819     1.2525 r
  mem_cmd_o[116] (net)                          1       5.2138              0.0000     1.2525 r
  mem_cmd_o[116] (out)                                            0.0371    0.0022 &   1.2547 r
  data arrival time                                                                    1.2547

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6453


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1913/IN1 (AND2X1)                                              0.3830    0.0165 @   0.7973 f
  U1913/Q (AND2X1)                                                0.2875    0.2206 @   1.0178 f
  io_cmd_o[85] (net)                            4      83.7183              0.0000     1.0178 f
  U1914/INP (NBUFFX2)                                             0.2898    0.0392 @   1.0570 f
  U1914/Z (NBUFFX2)                                               0.1688    0.1427 @   1.1997 f
  mem_cmd_o[85] (net)                           1      92.6874              0.0000     1.1997 f
  mem_cmd_o[85] (out)                                             0.1772    0.0540 @   1.2538 f
  data arrival time                                                                    1.2538

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6462


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[97]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1937/IN1 (AND2X1)                                              0.3830    0.0160 @   0.7968 f
  U1937/Q (AND2X1)                                                0.0974    0.1270     0.9238 f
  n2628 (net)                                   1      22.8363              0.0000     0.9238 f
  icc_place1893/INP (NBUFFX2)                                     0.0974    0.0126 &   0.9363 f
  icc_place1893/Z (NBUFFX2)                                       0.2796    0.1575 @   1.0938 f
  mem_cmd_o[97] (net)                           4     165.0403              0.0000     1.0938 f
  icc_place1962/INP (NBUFFX2)                                     0.3010    0.0559 @   1.1497 f
  icc_place1962/Z (NBUFFX2)                                       0.0340    0.0765     1.2262 f
  io_cmd_o[97] (net)                            1       2.0224              0.0000     1.2262 f
  io_cmd_o[97] (out)                                              0.0340    0.0250 &   1.2512 f
  data arrival time                                                                    1.2512

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6488


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4335     0.4335
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.2394    0.0000     0.4335 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1364    0.2478     0.6814 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      40.5791              0.0000     0.6814 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.6814 r
  fifo_1__mem_fifo/data_o[23] (net)                    40.5791              0.0000     0.6814 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.6814 r
  fifo_lo[70] (net)                                    40.5791              0.0000     0.6814 r
  U1802/IN2 (MUX21X1)                                             0.1364    0.0123 &   0.6937 r
  U1802/Q (MUX21X1)                                               0.4814    0.2824 @   0.9761 r
  io_cmd_o[23] (net)                            4     145.6870              0.0000     0.9761 r
  U1803/INP (NBUFFX2)                                             0.4892    0.1131 @   1.0892 r
  U1803/Z (NBUFFX2)                                               0.1126    0.1548 @   1.2441 r
  mem_cmd_o[23] (net)                           1      47.0538              0.0000     1.2441 r
  mem_cmd_o[23] (out)                                             0.1134    0.0071 @   1.2512 r
  data arrival time                                                                    1.2512

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6488


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1961/IN1 (AND2X1)                                              0.2253    0.0059 @   0.9972 r
  U1961/Q (AND2X1)                                                0.1851    0.1575 @   1.1547 r
  io_cmd_o[109] (net)                           4      52.8647              0.0000     1.1547 r
  U1962/INP (NBUFFX2)                                             0.1857    0.0137 @   1.1684 r
  U1962/Z (NBUFFX2)                                               0.0337    0.0784     1.2468 r
  mem_cmd_o[109] (net)                          1       3.0238              0.0000     1.2468 r
  mem_cmd_o[109] (out)                                            0.0337    0.0043 &   1.2510 r
  data arrival time                                                                    1.2510

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6490


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1943/IN1 (AND2X1)                                              0.2247    0.0025 @   0.9938 r
  U1943/Q (AND2X1)                                                0.1984    0.1628 @   1.1566 r
  io_cmd_o[100] (net)                           4      57.1473              0.0000     1.1566 r
  U1944/INP (NBUFFX2)                                             0.1990    0.0137 @   1.1703 r
  U1944/Z (NBUFFX2)                                               0.0345    0.0804     1.2507 r
  mem_cmd_o[100] (net)                          1       3.0281              0.0000     1.2507 r
  mem_cmd_o[100] (out)                                            0.0345    0.0000 &   1.2507 r
  data arrival time                                                                    1.2507

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6493


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4391     0.4391
  fifo_0__mem_fifo/dff/data_r_reg_17_/CLK (DFFX1)                 0.2410    0.0000     0.4391 r
  fifo_0__mem_fifo/dff/data_r_reg_17_/Q (DFFX1)                   0.1170    0.2638 @   0.7029 f
  fifo_0__mem_fifo/dff/data_o[17] (net)         2      38.6962              0.0000     0.7029 f
  fifo_0__mem_fifo/dff/data_o[17] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.7029 f
  fifo_0__mem_fifo/data_o[17] (net)                    38.6962              0.0000     0.7029 f
  fifo_0__mem_fifo/data_o[17] (bsg_one_fifo_width_p570_2)                   0.0000     0.7029 f
  fifo_lo[15] (net)                                    38.6962              0.0000     0.7029 f
  U1790/IN1 (MUX21X1)                                             0.1173    0.0200 @   0.7229 f
  U1790/Q (MUX21X1)                                               0.4835    0.2918 @   1.0146 f
  io_cmd_o[17] (net)                            4     148.7342              0.0000     1.0146 f
  U1791/INP (NBUFFX2)                                             0.4965    0.1000 @   1.1146 f
  U1791/Z (NBUFFX2)                                               0.0968    0.1257 @   1.2403 f
  mem_cmd_o[17] (net)                           1      41.8589              0.0000     1.2403 f
  mem_cmd_o[17] (out)                                             0.0974    0.0085 @   1.2487 f
  data arrival time                                                                    1.2487

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2487
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6513


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4335     0.4335
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.2394    0.0000     0.4335 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1170    0.2666     0.7001 f
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      40.4103              0.0000     0.7001 f
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7001 f
  fifo_1__mem_fifo/data_o[23] (net)                    40.4103              0.0000     0.7001 f
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.7001 f
  fifo_lo[70] (net)                                    40.4103              0.0000     0.7001 f
  U1802/IN2 (MUX21X1)                                             0.1170    0.0090 &   0.7092 f
  U1802/Q (MUX21X1)                                               0.4659    0.2945 @   1.0036 f
  io_cmd_o[23] (net)                            4     145.4622              0.0000     1.0036 f
  U1803/INP (NBUFFX2)                                             0.4739    0.1096 @   1.1132 f
  U1803/Z (NBUFFX2)                                               0.1035    0.1283 @   1.2415 f
  mem_cmd_o[23] (net)                           1      47.0538              0.0000     1.2415 f
  mem_cmd_o[23] (out)                                             0.1044    0.0071 @   1.2486 f
  data arrival time                                                                    1.2486

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2486
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6514


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[96]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1935/IN1 (AND2X1)                                              0.2253    0.0057 @   0.9969 r
  U1935/Q (AND2X1)                                                0.1710    0.1534 @   1.1504 r
  io_cmd_o[96] (net)                            4      48.3375              0.0000     1.1504 r
  U1936/INP (NBUFFX2)                                             0.1713    0.0045 @   1.1549 r
  U1936/Z (NBUFFX2)                                               0.0332    0.0765     1.2314 r
  mem_cmd_o[96] (net)                           1       3.3000              0.0000     1.2314 r
  mem_cmd_o[96] (out)                                             0.0332    0.0157 &   1.2471 r
  data arrival time                                                                    1.2471

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6529


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1977/IN1 (AND2X1)                                              0.2240    0.0002 @   0.9915 r
  U1977/Q (AND2X1)                                                0.1987    0.1629 @   1.1544 r
  io_cmd_o[117] (net)                           4      57.3144              0.0000     1.1544 r
  U1978/INP (NBUFFX2)                                             0.1995    0.0137 @   1.1681 r
  U1978/Z (NBUFFX2)                                               0.0328    0.0790     1.2471 r
  mem_cmd_o[117] (net)                          1       1.6805              0.0000     1.2471 r
  mem_cmd_o[117] (out)                                            0.0328    0.0000 &   1.2471 r
  data arrival time                                                                    1.2471

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2471
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6529


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1963/IN1 (AND2X1)                                              0.2253    0.0059 @   0.9972 r
  U1963/Q (AND2X1)                                                0.1805    0.1566 @   1.1538 r
  io_cmd_o[110] (net)                           4      51.0451              0.0000     1.1538 r
  U1964/INP (NBUFFX2)                                             0.1810    0.0145 @   1.1683 r
  U1964/Z (NBUFFX2)                                               0.0312    0.0759     1.2442 r
  mem_cmd_o[110] (net)                          1       1.3881              0.0000     1.2442 r
  mem_cmd_o[110] (out)                                            0.0312    0.0026 &   1.2468 r
  data arrival time                                                                    1.2468

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6532


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1945/IN1 (AND2X1)                                              0.4599    0.0196 @   0.7844 r
  U1945/Q (AND2X1)                                                0.3068    0.2351 @   1.0195 r
  io_cmd_o[101] (net)                           4      91.1494              0.0000     1.0195 r
  U1946/INP (NBUFFX2)                                             0.3092    0.0169 @   1.0363 r
  U1946/Z (NBUFFX2)                                               0.1703    0.1542 @   1.1906 r
  mem_cmd_o[101] (net)                          1      88.2978              0.0000     1.1906 r
  mem_cmd_o[101] (out)                                            0.1774    0.0551 @   1.2457 r
  data arrival time                                                                    1.2457

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6543


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1879/IN1 (AND2X1)                                              0.2257    0.0120 @   1.0032 r
  U1879/Q (AND2X1)                                                0.1604    0.1477 @   1.1509 r
  io_cmd_o[68] (net)                            4      44.1846              0.0000     1.1509 r
  U1880/INP (NBUFFX2)                                             0.1607    0.0196 @   1.1705 r
  U1880/Z (NBUFFX2)                                               0.0319    0.0744     1.2450 r
  mem_cmd_o[68] (net)                           1       2.8314              0.0000     1.2450 r
  mem_cmd_o[68] (out)                                             0.0319    0.0000 &   1.2450 r
  data arrival time                                                                    1.2450

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2450
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6550


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[102]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1947/IN1 (AND2X1)                                              0.2124    0.0067 @   0.9877 f
  U1947/Q (AND2X1)                                                0.1691    0.1540 @   1.1417 f
  io_cmd_o[102] (net)                           4      47.7614              0.0000     1.1417 f
  U1948/INP (NBUFFX2)                                             0.1695    0.0349 @   1.1766 f
  U1948/Z (NBUFFX2)                                               0.0295    0.0675     1.2441 f
  mem_cmd_o[102] (net)                          1       3.2406              0.0000     1.2441 f
  mem_cmd_o[102] (out)                                            0.0295    0.0000 &   1.2442 f
  data arrival time                                                                    1.2442

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2442
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6558


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1969/IN1 (AND2X1)                                              0.2250    0.0034 @   0.9946 r
  U1969/Q (AND2X1)                                                0.1863    0.1581 @   1.1527 r
  io_cmd_o[113] (net)                           4      53.3033              0.0000     1.1527 r
  U1970/INP (NBUFFX2)                                             0.1869    0.0100 @   1.1628 r
  U1970/Z (NBUFFX2)                                               0.0355    0.0800     1.2428 r
  mem_cmd_o[113] (net)                          1       4.3448              0.0000     1.2428 r
  mem_cmd_o[113] (out)                                            0.0355    0.0012 &   1.2440 r
  data arrival time                                                                    1.2440

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6560


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[98]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1939/IN1 (AND2X1)                                              0.2257    0.0087 @   1.0000 r
  U1939/Q (AND2X1)                                                0.1688    0.1515 @   1.1515 r
  io_cmd_o[98] (net)                            4      47.1172              0.0000     1.1515 r
  U1940/INP (NBUFFX2)                                             0.1692    0.0116 @   1.1632 r
  U1940/Z (NBUFFX2)                                               0.0342    0.0772     1.2404 r
  mem_cmd_o[98] (net)                           1       4.2190              0.0000     1.2404 r
  mem_cmd_o[98] (out)                                             0.0342    0.0034 &   1.2437 r
  data arrival time                                                                    1.2437

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6563


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[81]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1905/IN1 (AND2X1)                                              0.2257    0.0119 @   1.0032 r
  U1905/Q (AND2X1)                                                0.1574    0.1471 @   1.1503 r
  io_cmd_o[81] (net)                            4      43.5405              0.0000     1.1503 r
  U1906/INP (NBUFFX2)                                             0.1576    0.0210 @   1.1713 r
  U1906/Z (NBUFFX2)                                               0.0294    0.0722     1.2435 r
  mem_cmd_o[81] (net)                           1       1.1120              0.0000     1.2435 r
  mem_cmd_o[81] (out)                                             0.0294    0.0000 &   1.2435 r
  data arrival time                                                                    1.2435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6565


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.2412    0.0000     0.4392 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1206    0.2380 @   0.6772 r
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      33.5438              0.0000     0.6772 r
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6772 r
  fifo_0__mem_fifo/data_o[23] (net)                    33.5438              0.0000     0.6772 r
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6772 r
  fifo_lo[21] (net)                                    33.5438              0.0000     0.6772 r
  U1802/IN1 (MUX21X1)                                             0.1206    0.0134 @   0.6906 r
  U1802/Q (MUX21X1)                                               0.4814    0.2769 @   0.9675 r
  io_cmd_o[23] (net)                            4     145.6870              0.0000     0.9675 r
  U1803/INP (NBUFFX2)                                             0.4892    0.1131 @   1.0807 r
  U1803/Z (NBUFFX2)                                               0.1126    0.1548 @   1.2355 r
  mem_cmd_o[23] (net)                           1      47.0538              0.0000     1.2355 r
  mem_cmd_o[23] (out)                                             0.1134    0.0071 @   1.2426 r
  data arrival time                                                                    1.2426

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6574


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4392     0.4392
  fifo_0__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.2412    0.0000     0.4392 r
  fifo_0__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.1047    0.2568 @   0.6960 f
  fifo_0__mem_fifo/dff/data_o[23] (net)         2      33.3782              0.0000     0.6960 f
  fifo_0__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_2)       0.0000     0.6960 f
  fifo_0__mem_fifo/data_o[23] (net)                    33.3782              0.0000     0.6960 f
  fifo_0__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_2)                   0.0000     0.6960 f
  fifo_lo[21] (net)                                    33.3782              0.0000     0.6960 f
  U1802/IN1 (MUX21X1)                                             0.1047    0.0104 @   0.7064 f
  U1802/Q (MUX21X1)                                               0.4659    0.2904 @   0.9968 f
  io_cmd_o[23] (net)                            4     145.4622              0.0000     0.9968 f
  U1803/INP (NBUFFX2)                                             0.4739    0.1096 @   1.1064 f
  U1803/Z (NBUFFX2)                                               0.1035    0.1283 @   1.2347 f
  mem_cmd_o[23] (net)                           1      47.0538              0.0000     1.2347 f
  mem_cmd_o[23] (out)                                             0.1044    0.0071 @   1.2418 f
  data arrival time                                                                    1.2418

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6582


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1951/IN1 (AND2X1)                                              0.2126    0.0086 @   0.9897 f
  U1951/Q (AND2X1)                                                0.1677    0.1533 @   1.1430 f
  io_cmd_o[104] (net)                           4      47.3288              0.0000     1.1430 f
  U1952/INP (NBUFFX2)                                             0.1680    0.0278 @   1.1708 f
  U1952/Z (NBUFFX2)                                               0.0312    0.0689     1.2397 f
  mem_cmd_o[104] (net)                          1       4.6246              0.0000     1.2397 f
  mem_cmd_o[104] (out)                                            0.0312    0.0012 &   1.2409 f
  data arrival time                                                                    1.2409

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2409
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6591


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1985/IN1 (AND2X1)                                              0.2116    0.0024 @   0.9835 f
  U1985/Q (AND2X1)                                                0.1913    0.1650 @   1.1485 f
  io_cmd_o[121] (net)                           4      54.7172              0.0000     1.1485 f
  U1986/INP (NBUFFX2)                                             0.1919    0.0177 @   1.1662 f
  U1986/Z (NBUFFX2)                                               0.0336    0.0722     1.2384 f
  mem_cmd_o[121] (net)                          1       5.6563              0.0000     1.2384 f
  mem_cmd_o[121] (out)                                            0.0336    0.0021 &   1.2405 f
  data arrival time                                                                    1.2405

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2405
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6595


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1967/IN1 (AND2X1)                                              0.3830    0.0167 @   0.7975 f
  U1967/Q (AND2X1)                                                0.0770    0.1141     0.9115 f
  n2627 (net)                                   1      15.3306              0.0000     0.9115 f
  icc_place1895/INP (NBUFFX2)                                     0.0770    0.0121 &   0.9237 f
  icc_place1895/Z (NBUFFX2)                                       0.3107    0.1576 @   1.0813 f
  mem_cmd_o[112] (net)                          4     182.3767              0.0000     1.0813 f
  icc_place1961/INP (NBUFFX2)                                     0.3443    0.0645 @   1.1458 f
  icc_place1961/Z (NBUFFX2)                                       0.0347    0.0779     1.2237 f
  io_cmd_o[112] (net)                           1       1.1591              0.0000     1.2237 f
  io_cmd_o[112] (out)                                             0.0347    0.0163 &   1.2400 f
  data arrival time                                                                    1.2400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6600


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  U1945/IN1 (AND2X1)                                              0.3830    0.0166 @   0.7973 f
  U1945/Q (AND2X1)                                                0.3102    0.2316 @   1.0289 f
  io_cmd_o[101] (net)                           4      90.9246              0.0000     1.0289 f
  U1946/INP (NBUFFX2)                                             0.3126    0.0168 @   1.0457 f
  U1946/Z (NBUFFX2)                                               0.1624    0.1418 @   1.1876 f
  mem_cmd_o[101] (net)                          1      88.2978              0.0000     1.1876 f
  mem_cmd_o[101] (out)                                            0.1698    0.0523 @   1.2399 f
  data arrival time                                                                    1.2399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[91]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1925/IN1 (AND2X1)                                              0.2256    0.0080 @   0.9993 r
  U1925/Q (AND2X1)                                                0.1693    0.1516 @   1.1509 r
  io_cmd_o[91] (net)                            4      47.2211              0.0000     1.1509 r
  U1926/INP (NBUFFX2)                                             0.1697    0.0092 @   1.1601 r
  U1926/Z (NBUFFX2)                                               0.0312    0.0748     1.2350 r
  mem_cmd_o[91] (net)                           1       1.9050              0.0000     1.2350 r
  mem_cmd_o[91] (out)                                             0.0312    0.0044 &   1.2393 r
  data arrival time                                                                    1.2393

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2393
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6607


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1975/IN1 (AND2X1)                                              0.2116    0.0025 @   0.9835 f
  U1975/Q (AND2X1)                                                0.1931    0.1658 @   1.1494 f
  io_cmd_o[116] (net)                           4      55.2547              0.0000     1.1494 f
  U1976/INP (NBUFFX2)                                             0.1937    0.0157 @   1.1650 f
  U1976/Z (NBUFFX2)                                               0.0331    0.0719     1.2370 f
  mem_cmd_o[116] (net)                          1       5.2138              0.0000     1.2370 f
  mem_cmd_o[116] (out)                                            0.0331    0.0017 &   1.2387 f
  data arrival time                                                                    1.2387

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2387
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6613


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[78]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1899/IN1 (AND2X1)                                              0.2257    0.0119 @   1.0032 r
  U1899/Q (AND2X1)                                                0.1486    0.1468 @   1.1500 r
  io_cmd_o[78] (net)                            4      42.9371              0.0000     1.1500 r
  U1900/INP (NBUFFX2)                                             0.1486    0.0151 @   1.1651 r
  U1900/Z (NBUFFX2)                                               0.0316    0.0730     1.2380 r
  mem_cmd_o[78] (net)                           1       3.1574              0.0000     1.2380 r
  mem_cmd_o[78] (out)                                             0.0316    0.0000 &   1.2381 r
  data arrival time                                                                    1.2381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6619


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1957/IN1 (AND2X1)                                              0.2122    0.0059 @   0.9869 f
  U1957/Q (AND2X1)                                                0.1802    0.1598 @   1.1467 f
  io_cmd_o[107] (net)                           4      51.3636              0.0000     1.1467 f
  U1958/INP (NBUFFX2)                                             0.1807    0.0198 @   1.1665 f
  U1958/Z (NBUFFX2)                                               0.0309    0.0693     1.2358 f
  mem_cmd_o[107] (net)                          1       3.9375              0.0000     1.2358 f
  mem_cmd_o[107] (out)                                            0.0309    0.0020 &   1.2378 f
  data arrival time                                                                    1.2378

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6622


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4338     0.4338
  fifo_1__mem_fifo/dff/data_r_reg_9_/CLK (DFFX1)                  0.2394    0.0000     0.4338 r
  fifo_1__mem_fifo/dff/data_r_reg_9_/Q (DFFX1)                    0.1563    0.2537 @   0.6875 r
  fifo_1__mem_fifo/dff/data_o[9] (net)          2      45.6866              0.0000     0.6875 r
  fifo_1__mem_fifo/dff/data_o[9] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6875 r
  fifo_1__mem_fifo/data_o[9] (net)                     45.6866              0.0000     0.6875 r
  fifo_1__mem_fifo/data_o[9] (bsg_one_fifo_width_p570_3)                    0.0000     0.6875 r
  fifo_lo[56] (net)                                    45.6866              0.0000     0.6875 r
  U1774/IN2 (MUX21X1)                                             0.1566    0.0253 @   0.7128 r
  U1774/Q (MUX21X1)                                               0.3065    0.2180 @   0.9308 r
  io_cmd_o[9] (net)                             4      89.3006              0.0000     0.9308 r
  U1775/INP (NBUFFX2)                                             0.3091    0.1982 @   1.1291 r
  U1775/Z (NBUFFX2)                                               0.0441    0.0979     1.2270 r
  mem_cmd_o[9] (net)                            1       5.7514              0.0000     1.2270 r
  mem_cmd_o[9] (out)                                              0.0441    0.0098 &   1.2368 r
  data arrival time                                                                    1.2368

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6632


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1979/IN1 (AND2X1)                                              0.2116    0.0024 @   0.9834 f
  U1979/Q (AND2X1)                                                0.1929    0.1658 @   1.1492 f
  io_cmd_o[118] (net)                           4      55.2031              0.0000     1.1492 f
  U1980/INP (NBUFFX2)                                             0.1935    0.0186 @   1.1678 f
  U1980/Z (NBUFFX2)                                               0.0284    0.0678     1.2356 f
  mem_cmd_o[118] (net)                          1       1.4637              0.0000     1.2356 f
  mem_cmd_o[118] (out)                                            0.0284    0.0000 &   1.2356 f
  data arrival time                                                                    1.2356

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6644


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[100]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1943/IN1 (AND2X1)                                              0.2116    0.0025 @   0.9835 f
  U1943/Q (AND2X1)                                                0.1987    0.1685 @   1.1520 f
  io_cmd_o[100] (net)                           4      56.9225              0.0000     1.1520 f
  U1944/INP (NBUFFX2)                                             0.1993    0.0133 @   1.1653 f
  U1944/Z (NBUFFX2)                                               0.0307    0.0700     1.2353 f
  mem_cmd_o[100] (net)                          1       3.0281              0.0000     1.2353 f
  mem_cmd_o[100] (out)                                            0.0307    0.0000 &   1.2353 f
  data arrival time                                                                    1.2353

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6647


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1861/IN1 (AND2X1)                                              0.2257    0.0119 @   1.0032 r
  U1861/Q (AND2X1)                                                0.1461    0.1456 @   1.1488 r
  io_cmd_o[59] (net)                            4      42.0248              0.0000     1.1488 r
  U1862/INP (NBUFFX2)                                             0.1462    0.0146 @   1.1634 r
  U1862/Z (NBUFFX2)                                               0.0298    0.0713     1.2348 r
  mem_cmd_o[59] (net)                           1       1.9440              0.0000     1.2348 r
  mem_cmd_o[59] (out)                                             0.0298    0.0000 &   1.2348 r
  data arrival time                                                                    1.2348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6652


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4339     0.4339
  fifo_1__mem_fifo/dff/data_r_reg_0_/CLK (DFFX1)                  0.2394    0.0000     0.4339 r
  fifo_1__mem_fifo/dff/data_r_reg_0_/Q (DFFX1)                    0.0521    0.2056     0.6395 r
  fifo_1__mem_fifo/dff/data_o[0] (net)          2       9.6956              0.0000     0.6395 r
  fifo_1__mem_fifo/dff/data_o[0] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.6395 r
  fifo_1__mem_fifo/data_o[0] (net)                      9.6956              0.0000     0.6395 r
  fifo_1__mem_fifo/data_o[0] (bsg_one_fifo_width_p570_3)                    0.0000     0.6395 r
  fifo_lo[48] (net)                                     9.6956              0.0000     0.6395 r
  U1756/IN2 (NAND2X0)                                             0.0521    0.0012 &   0.6407 r
  U1756/QN (NAND2X0)                                              0.6246    0.2986     0.9393 f
  n33 (net)                                     1      64.5351              0.0000     0.9393 f
  U1757/INP (INVX0)                                               0.6246    0.0579 &   0.9972 f
  U1757/ZN (INVX0)                                                0.3898    0.2329     1.2301 r
  io_cmd_o[0] (net)                             4      38.7156              0.0000     1.2301 r
  io_cmd_o[0] (out)                                               0.3898    0.0040 &   1.2341 r
  data arrival time                                                                    1.2341

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6659


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[95]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1933/IN1 (AND2X1)                                              0.2254    0.0064 @   0.9976 r
  U1933/Q (AND2X1)                                                0.1704    0.1523 @   1.1499 r
  io_cmd_o[95] (net)                            4      47.6716              0.0000     1.1499 r
  U1934/INP (NBUFFX2)                                             0.1708    0.0099 @   1.1598 r
  U1934/Z (NBUFFX2)                                               0.0304    0.0743     1.2340 r
  mem_cmd_o[95] (net)                           1       1.2419              0.0000     1.2340 r
  mem_cmd_o[95] (out)                                             0.0304    0.0000 &   1.2340 r
  data arrival time                                                                    1.2340

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6660


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1867/IN1 (AND2X1)                                              0.2257    0.0119 @   1.0032 r
  U1867/Q (AND2X1)                                                0.1307    0.1379 @   1.1411 r
  io_cmd_o[62] (net)                            4      36.2555              0.0000     1.1411 r
  U1868/INP (NBUFFX2)                                             0.1307    0.0141 @   1.1552 r
  U1868/Z (NBUFFX2)                                               0.0369    0.0752     1.2304 r
  mem_cmd_o[62] (net)                           1       7.8721              0.0000     1.2304 r
  mem_cmd_o[62] (out)                                             0.0369    0.0034 &   1.2339 r
  data arrival time                                                                    1.2339

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6661


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.3824    0.4010 @   0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (net)                          145.0179              0.0000     0.7808 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7808 f
  n2383 (net)                                         145.0179              0.0000     0.7808 f
  icc_place1881/INP (NBUFFX2)                                     0.3830    0.0189 @   0.7997 f
  icc_place1881/Z (NBUFFX2)                                       0.2108    0.1813 @   0.9810 f
  n2545 (net)                                  41     128.4097              0.0000     0.9810 f
  U1961/IN1 (AND2X1)                                              0.2122    0.0059 @   0.9869 f
  U1961/Q (AND2X1)                                                0.1848    0.1617 @   1.1486 f
  io_cmd_o[109] (net)                           4      52.6399              0.0000     1.1486 f
  U1962/INP (NBUFFX2)                                             0.1854    0.0133 @   1.1619 f
  U1962/Z (NBUFFX2)                                               0.0300    0.0688     1.2307 f
  mem_cmd_o[109] (net)                          1       3.0238              0.0000     1.2307 f
  mem_cmd_o[109] (out)                                            0.0300    0.0028 &   1.2335 f
  data arrival time                                                                    1.2335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1903/IN1 (AND2X1)                                              0.2257    0.0118 @   1.0031 r
  U1903/Q (AND2X1)                                                0.1438    0.1445 @   1.1476 r
  io_cmd_o[80] (net)                            4      41.1395              0.0000     1.1476 r
  U1904/INP (NBUFFX2)                                             0.1439    0.0159 @   1.1635 r
  U1904/Z (NBUFFX2)                                               0.0283    0.0700     1.2335 r
  mem_cmd_o[80] (net)                           1       0.9761              0.0000     1.2335 r
  mem_cmd_o[80] (out)                                             0.0283    0.0000 &   1.2335 r
  data arrival time                                                                    1.2335

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2335
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6665


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  U1907/IN1 (AND2X1)                                              0.4599    0.0203 @   0.7852 r
  U1907/Q (AND2X1)                                                0.2414    0.2057 @   0.9909 r
  io_cmd_o[82] (net)                            4      68.3402              0.0000     0.9909 r
  U1908/INP (NBUFFX2)                                             0.2424    0.0446 @   1.0355 r
  U1908/Z (NBUFFX2)                                               0.1642    0.1449 @   1.1804 r
  mem_cmd_o[82] (net)                           1      86.9685              0.0000     1.1804 r
  mem_cmd_o[82] (out)                                             0.1704    0.0529 @   1.2333 r
  data arrival time                                                                    1.2333

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6667


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1893/IN1 (AND2X1)                                              0.2240    0.0002 @   0.9915 r
  U1893/Q (AND2X1)                                                0.1819    0.1570 @   1.1485 r
  io_cmd_o[75] (net)                            4      51.5084              0.0000     1.1485 r
  U1894/INP (NBUFFX2)                                             0.1829    0.0050 @   1.1535 r
  U1894/Z (NBUFFX2)                                               0.0327    0.0773     1.2308 r
  mem_cmd_o[75] (net)                           1       2.4320              0.0000     1.2308 r
  mem_cmd_o[75] (out)                                             0.0327    0.0020 &   1.2328 r
  data arrival time                                                                    1.2328

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6672


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[92]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3797     0.3797
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2341    0.0000     0.3797 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4594    0.3851 @   0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    29     145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (net)                          145.7620              0.0000     0.7648 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.7648 r
  n2383 (net)                                         145.7620              0.0000     0.7648 r
  icc_place1881/INP (NBUFFX2)                                     0.4599    0.0219 @   0.7867 r
  icc_place1881/Z (NBUFFX2)                                       0.2240    0.2045 @   0.9913 r
  n2545 (net)                                  41     129.2296              0.0000     0.9913 r
  U1927/IN1 (AND2X1)                                              0.2255    0.0067 @   0.9979 r
  U1927/Q (AND2X1)                                                0.1731    0.1531 @   1.1511 r
  io_cmd_o[92] (net)                            4      48.4339              0.0000     1.1511 r
  U1928/INP (NBUFFX2)                                             0.1736    0.0052 @   1.1563 r
  U1928/Z (NBUFFX2)                                               0.0328    0.0765     1.2327 r
  mem_cmd_o[92] (net)                           1       2.9133              0.0000     1.2327 r
  mem_cmd_o[92] (out)                                             0.0328    0.0000 &   1.2328 r
  data arrival time                                                                    1.2328

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.2328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.6672


1
