
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000051fc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  000051fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000015c  20000070  0000526c  00020070  2**2
                  ALLOC
  3 .stack        00002004  200001cc  000053c8  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   000322db  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004c44  00000000  00000000  000523cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00006d27  00000000  00000000  00057010  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000858  00000000  00000000  0005dd37  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000810  00000000  00000000  0005e58f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001caa0  00000000  00000000  0005ed9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013ae5  00000000  00000000  0007b83f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000864be  00000000  00000000  0008f324  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001c80  00000000  00000000  001157e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200021d0 	.word	0x200021d0
       4:	000022c1 	.word	0x000022c1
       8:	000022bd 	.word	0x000022bd
       c:	000022bd 	.word	0x000022bd
	...
      2c:	000022bd 	.word	0x000022bd
	...
      38:	000022bd 	.word	0x000022bd
      3c:	000022bd 	.word	0x000022bd
      40:	000022bd 	.word	0x000022bd
      44:	000022bd 	.word	0x000022bd
      48:	000022bd 	.word	0x000022bd
      4c:	000005bd 	.word	0x000005bd
      50:	000022bd 	.word	0x000022bd
      54:	000022bd 	.word	0x000022bd
      58:	000022bd 	.word	0x000022bd
      5c:	000022bd 	.word	0x000022bd
      60:	000022bd 	.word	0x000022bd
      64:	00001b51 	.word	0x00001b51
      68:	00001b61 	.word	0x00001b61
      6c:	00001b71 	.word	0x00001b71
      70:	00001b81 	.word	0x00001b81
	...
      7c:	000022bd 	.word	0x000022bd
      80:	000022bd 	.word	0x000022bd
      84:	000022bd 	.word	0x000022bd
      88:	000022bd 	.word	0x000022bd
      8c:	000022bd 	.word	0x000022bd
      90:	000022bd 	.word	0x000022bd
	...
      9c:	00000831 	.word	0x00000831
      a0:	000022bd 	.word	0x000022bd
      a4:	00000a15 	.word	0x00000a15
      a8:	000022bd 	.word	0x000022bd
      ac:	000022bd 	.word	0x000022bd
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	000051fc 	.word	0x000051fc

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	000051fc 	.word	0x000051fc
     10c:	000051fc 	.word	0x000051fc
     110:	00000000 	.word	0x00000000

00000114 <usart_write_callback>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
     114:	2280      	movs	r2, #128	; 0x80
     116:	0212      	lsls	r2, r2, #8
     118:	4b01      	ldr	r3, [pc, #4]	; (120 <usart_write_callback+0xc>)
     11a:	61da      	str	r2, [r3, #28]
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
    port_pin_toggle_output_level(LED_GREEN_PIN);
}
     11c:	4770      	bx	lr
     11e:	46c0      	nop			; (mov r8, r8)
     120:	41004400 	.word	0x41004400

00000124 <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{
     124:	b570      	push	{r4, r5, r6, lr}
    usart_write_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     126:	4d08      	ldr	r5, [pc, #32]	; (148 <usart_read_callback+0x24>)
     128:	4c08      	ldr	r4, [pc, #32]	; (14c <usart_read_callback+0x28>)
     12a:	2205      	movs	r2, #5
     12c:	0029      	movs	r1, r5
     12e:	0020      	movs	r0, r4
     130:	4b07      	ldr	r3, [pc, #28]	; (150 <usart_read_callback+0x2c>)
     132:	4798      	blx	r3
     134:	2280      	movs	r2, #128	; 0x80
     136:	0212      	lsls	r2, r2, #8
     138:	4b06      	ldr	r3, [pc, #24]	; (154 <usart_read_callback+0x30>)
     13a:	61da      	str	r2, [r3, #28]
    
    port_pin_toggle_output_level(LED_GREEN_PIN);
    
    usart_write_buffer_wait(&bt_usart_instance, (uint8_t *)rx_buffer, sizeof(rx_buffer));
     13c:	2205      	movs	r2, #5
     13e:	0029      	movs	r1, r5
     140:	0020      	movs	r0, r4
     142:	4b05      	ldr	r3, [pc, #20]	; (158 <usart_read_callback+0x34>)
     144:	4798      	blx	r3
}
     146:	bd70      	pop	{r4, r5, r6, pc}
     148:	20000134 	.word	0x20000134
     14c:	200000cc 	.word	0x200000cc
     150:	00001915 	.word	0x00001915
     154:	41004400 	.word	0x41004400
     158:	000017b9 	.word	0x000017b9

0000015c <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     15c:	b570      	push	{r4, r5, r6, lr}
     15e:	b082      	sub	sp, #8
     160:	0005      	movs	r5, r0
     162:	000e      	movs	r6, r1
	uint16_t temp = 0;
     164:	2200      	movs	r2, #0
     166:	466b      	mov	r3, sp
     168:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     16a:	4c06      	ldr	r4, [pc, #24]	; (184 <usart_serial_getchar+0x28>)
     16c:	466b      	mov	r3, sp
     16e:	1d99      	adds	r1, r3, #6
     170:	0028      	movs	r0, r5
     172:	47a0      	blx	r4
     174:	2800      	cmp	r0, #0
     176:	d1f9      	bne.n	16c <usart_serial_getchar+0x10>

	*c = temp;
     178:	466b      	mov	r3, sp
     17a:	3306      	adds	r3, #6
     17c:	881b      	ldrh	r3, [r3, #0]
     17e:	7033      	strb	r3, [r6, #0]
}
     180:	b002      	add	sp, #8
     182:	bd70      	pop	{r4, r5, r6, pc}
     184:	00001749 	.word	0x00001749

00000188 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     188:	b570      	push	{r4, r5, r6, lr}
     18a:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     18c:	b28c      	uxth	r4, r1
     18e:	4e03      	ldr	r6, [pc, #12]	; (19c <usart_serial_putchar+0x14>)
     190:	0021      	movs	r1, r4
     192:	0028      	movs	r0, r5
     194:	47b0      	blx	r6
     196:	2800      	cmp	r0, #0
     198:	d1fa      	bne.n	190 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     19a:	bd70      	pop	{r4, r5, r6, pc}
     19c:	0000171d 	.word	0x0000171d

000001a0 <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     1a0:	b530      	push	{r4, r5, lr}
     1a2:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     1a4:	2380      	movs	r3, #128	; 0x80
     1a6:	05db      	lsls	r3, r3, #23
     1a8:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     1aa:	2300      	movs	r3, #0
     1ac:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     1ae:	22ff      	movs	r2, #255	; 0xff
     1b0:	4669      	mov	r1, sp
     1b2:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
     1b4:	2200      	movs	r2, #0
     1b6:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     1b8:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
     1ba:	2196      	movs	r1, #150	; 0x96
     1bc:	0189      	lsls	r1, r1, #6
     1be:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     1c0:	2101      	movs	r1, #1
     1c2:	2024      	movs	r0, #36	; 0x24
     1c4:	466c      	mov	r4, sp
     1c6:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     1c8:	3001      	adds	r0, #1
     1ca:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     1cc:	3125      	adds	r1, #37	; 0x25
     1ce:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     1d0:	3101      	adds	r1, #1
     1d2:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     1d4:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     1d6:	3105      	adds	r1, #5
     1d8:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     1da:	3101      	adds	r1, #1
     1dc:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     1de:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     1e0:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     1e2:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     1e4:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     1e6:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     1e8:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     1ea:	2313      	movs	r3, #19
     1ec:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     1ee:	7762      	strb	r2, [r4, #29]
    usart_get_config_defaults(&config_usart);
    
// Debug USART
#ifdef DBG_MODE
    config_usart.baudrate    = 9600;
    config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
     1f0:	2380      	movs	r3, #128	; 0x80
     1f2:	035b      	lsls	r3, r3, #13
     1f4:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
     1f6:	4b34      	ldr	r3, [pc, #208]	; (2c8 <configure_usart+0x128>)
     1f8:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
     1fa:	4b34      	ldr	r3, [pc, #208]	; (2cc <configure_usart+0x12c>)
     1fc:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
     1fe:	2301      	movs	r3, #1
     200:	425b      	negs	r3, r3
     202:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
     204:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {}
     206:	4d32      	ldr	r5, [pc, #200]	; (2d0 <configure_usart+0x130>)
     208:	4c32      	ldr	r4, [pc, #200]	; (2d4 <configure_usart+0x134>)
     20a:	466a      	mov	r2, sp
     20c:	4932      	ldr	r1, [pc, #200]	; (2d8 <configure_usart+0x138>)
     20e:	0028      	movs	r0, r5
     210:	47a0      	blx	r4
     212:	2800      	cmp	r0, #0
     214:	d1f9      	bne.n	20a <configure_usart+0x6a>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     216:	4d2e      	ldr	r5, [pc, #184]	; (2d0 <configure_usart+0x130>)
     218:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21a:	0020      	movs	r0, r4
     21c:	4b2f      	ldr	r3, [pc, #188]	; (2dc <configure_usart+0x13c>)
     21e:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     220:	231f      	movs	r3, #31
     222:	4018      	ands	r0, r3
     224:	3b1e      	subs	r3, #30
     226:	4083      	lsls	r3, r0
     228:	4a2d      	ldr	r2, [pc, #180]	; (2e0 <configure_usart+0x140>)
     22a:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     22c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     22e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     230:	2b00      	cmp	r3, #0
     232:	d1fc      	bne.n	22e <configure_usart+0x8e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     234:	6822      	ldr	r2, [r4, #0]
     236:	3302      	adds	r3, #2
     238:	4313      	orrs	r3, r2
     23a:	6023      	str	r3, [r4, #0]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     23c:	4824      	ldr	r0, [pc, #144]	; (2d0 <configure_usart+0x130>)
     23e:	4b29      	ldr	r3, [pc, #164]	; (2e4 <configure_usart+0x144>)
     240:	6018      	str	r0, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     242:	4a29      	ldr	r2, [pc, #164]	; (2e8 <configure_usart+0x148>)
     244:	4b29      	ldr	r3, [pc, #164]	; (2ec <configure_usart+0x14c>)
     246:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     248:	4a29      	ldr	r2, [pc, #164]	; (2f0 <configure_usart+0x150>)
     24a:	4b2a      	ldr	r3, [pc, #168]	; (2f4 <configure_usart+0x154>)
     24c:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
     24e:	466a      	mov	r2, sp
     250:	4921      	ldr	r1, [pc, #132]	; (2d8 <configure_usart+0x138>)
     252:	4b20      	ldr	r3, [pc, #128]	; (2d4 <configure_usart+0x134>)
     254:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     256:	4d28      	ldr	r5, [pc, #160]	; (2f8 <configure_usart+0x158>)
     258:	682b      	ldr	r3, [r5, #0]
     25a:	6898      	ldr	r0, [r3, #8]
     25c:	2100      	movs	r1, #0
     25e:	4c27      	ldr	r4, [pc, #156]	; (2fc <configure_usart+0x15c>)
     260:	47a0      	blx	r4
	setbuf(stdin, NULL);
     262:	682b      	ldr	r3, [r5, #0]
     264:	6858      	ldr	r0, [r3, #4]
     266:	2100      	movs	r1, #0
     268:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     26a:	2280      	movs	r2, #128	; 0x80
     26c:	0212      	lsls	r2, r2, #8
     26e:	4b24      	ldr	r3, [pc, #144]	; (300 <configure_usart+0x160>)
     270:	619a      	str	r2, [r3, #24]
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_ACTIVE);
#endif


//BT USART
    config_usart.baudrate    = 115200;
     272:	23e1      	movs	r3, #225	; 0xe1
     274:	025b      	lsls	r3, r3, #9
     276:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     278:	2380      	movs	r3, #128	; 0x80
     27a:	035b      	lsls	r3, r3, #13
     27c:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     27e:	4b21      	ldr	r3, [pc, #132]	; (304 <configure_usart+0x164>)
     280:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     282:	4b21      	ldr	r3, [pc, #132]	; (308 <configure_usart+0x168>)
     284:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     286:	2301      	movs	r3, #1
     288:	425b      	negs	r3, r3
     28a:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     28c:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK) {}
     28e:	4d1f      	ldr	r5, [pc, #124]	; (30c <configure_usart+0x16c>)
     290:	4c10      	ldr	r4, [pc, #64]	; (2d4 <configure_usart+0x134>)
     292:	466a      	mov	r2, sp
     294:	491e      	ldr	r1, [pc, #120]	; (310 <configure_usart+0x170>)
     296:	0028      	movs	r0, r5
     298:	47a0      	blx	r4
     29a:	2800      	cmp	r0, #0
     29c:	d1f9      	bne.n	292 <configure_usart+0xf2>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     29e:	4d1b      	ldr	r5, [pc, #108]	; (30c <configure_usart+0x16c>)
     2a0:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     2a2:	0020      	movs	r0, r4
     2a4:	4b0d      	ldr	r3, [pc, #52]	; (2dc <configure_usart+0x13c>)
     2a6:	4798      	blx	r3
     2a8:	231f      	movs	r3, #31
     2aa:	4018      	ands	r0, r3
     2ac:	3b1e      	subs	r3, #30
     2ae:	4083      	lsls	r3, r0
     2b0:	4a0b      	ldr	r2, [pc, #44]	; (2e0 <configure_usart+0x140>)
     2b2:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     2b4:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     2b6:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     2b8:	2b00      	cmp	r3, #0
     2ba:	d1fc      	bne.n	2b6 <configure_usart+0x116>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     2bc:	6822      	ldr	r2, [r4, #0]
     2be:	3302      	adds	r3, #2
     2c0:	4313      	orrs	r3, r2
     2c2:	6023      	str	r3, [r4, #0]
   
    usart_enable(&bt_usart_instance);
    
}
     2c4:	b011      	add	sp, #68	; 0x44
     2c6:	bd30      	pop	{r4, r5, pc}
     2c8:	00160002 	.word	0x00160002
     2cc:	00170002 	.word	0x00170002
     2d0:	20000100 	.word	0x20000100
     2d4:	000013e5 	.word	0x000013e5
     2d8:	42001400 	.word	0x42001400
     2dc:	00001b25 	.word	0x00001b25
     2e0:	e000e100 	.word	0xe000e100
     2e4:	20000148 	.word	0x20000148
     2e8:	00000189 	.word	0x00000189
     2ec:	20000144 	.word	0x20000144
     2f0:	0000015d 	.word	0x0000015d
     2f4:	20000140 	.word	0x20000140
     2f8:	2000006c 	.word	0x2000006c
     2fc:	00004045 	.word	0x00004045
     300:	41004400 	.word	0x41004400
     304:	00100002 	.word	0x00100002
     308:	00110002 	.word	0x00110002
     30c:	200000cc 	.word	0x200000cc
     310:	42000c00 	.word	0x42000c00

00000314 <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     314:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     316:	4c08      	ldr	r4, [pc, #32]	; (338 <configure_usart_callbacks+0x24>)
     318:	2200      	movs	r2, #0
     31a:	4908      	ldr	r1, [pc, #32]	; (33c <configure_usart_callbacks+0x28>)
     31c:	0020      	movs	r0, r4
     31e:	4d08      	ldr	r5, [pc, #32]	; (340 <configure_usart_callbacks+0x2c>)
     320:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     322:	2201      	movs	r2, #1
     324:	4907      	ldr	r1, [pc, #28]	; (344 <configure_usart_callbacks+0x30>)
     326:	0020      	movs	r0, r4
     328:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     32a:	2231      	movs	r2, #49	; 0x31
     32c:	5ca1      	ldrb	r1, [r4, r2]
     32e:	2303      	movs	r3, #3
     330:	430b      	orrs	r3, r1
     332:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     334:	bd70      	pop	{r4, r5, r6, pc}
     336:	46c0      	nop			; (mov r8, r8)
     338:	200000cc 	.word	0x200000cc
     33c:	00000115 	.word	0x00000115
     340:	000018fd 	.word	0x000018fd
     344:	00000125 	.word	0x00000125

00000348 <bt_usart_write_job>:


void bt_usart_write_job(uint8_t *string)
{
     348:	b510      	push	{r4, lr}
     34a:	0001      	movs	r1, r0
    usart_write_buffer_job(&bt_usart_instance, string, sizeof(string));
     34c:	2204      	movs	r2, #4
     34e:	4802      	ldr	r0, [pc, #8]	; (358 <bt_usart_write_job+0x10>)
     350:	4b02      	ldr	r3, [pc, #8]	; (35c <bt_usart_write_job+0x14>)
     352:	4798      	blx	r3
}
     354:	bd10      	pop	{r4, pc}
     356:	46c0      	nop			; (mov r8, r8)
     358:	200000cc 	.word	0x200000cc
     35c:	00001915 	.word	0x00001915

00000360 <bt_usart_receive_job>:

void bt_usart_receive_job(void)
{
     360:	b510      	push	{r4, lr}
    usart_read_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
     362:	2205      	movs	r2, #5
     364:	4902      	ldr	r1, [pc, #8]	; (370 <bt_usart_receive_job+0x10>)
     366:	4803      	ldr	r0, [pc, #12]	; (374 <bt_usart_receive_job+0x14>)
     368:	4b03      	ldr	r3, [pc, #12]	; (378 <bt_usart_receive_job+0x18>)
     36a:	4798      	blx	r3
}
     36c:	bd10      	pop	{r4, pc}
     36e:	46c0      	nop			; (mov r8, r8)
     370:	20000134 	.word	0x20000134
     374:	200000cc 	.word	0x200000cc
     378:	00001935 	.word	0x00001935

0000037c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     37c:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     37e:	2000      	movs	r0, #0
     380:	4b08      	ldr	r3, [pc, #32]	; (3a4 <delay_init+0x28>)
     382:	4798      	blx	r3
     384:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     386:	4c08      	ldr	r4, [pc, #32]	; (3a8 <delay_init+0x2c>)
     388:	21fa      	movs	r1, #250	; 0xfa
     38a:	0089      	lsls	r1, r1, #2
     38c:	47a0      	blx	r4
     38e:	4b07      	ldr	r3, [pc, #28]	; (3ac <delay_init+0x30>)
     390:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     392:	4907      	ldr	r1, [pc, #28]	; (3b0 <delay_init+0x34>)
     394:	0028      	movs	r0, r5
     396:	47a0      	blx	r4
     398:	4b06      	ldr	r3, [pc, #24]	; (3b4 <delay_init+0x38>)
     39a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     39c:	2205      	movs	r2, #5
     39e:	4b06      	ldr	r3, [pc, #24]	; (3b8 <delay_init+0x3c>)
     3a0:	601a      	str	r2, [r3, #0]
}
     3a2:	bd70      	pop	{r4, r5, r6, pc}
     3a4:	0000204d 	.word	0x0000204d
     3a8:	000024f9 	.word	0x000024f9
     3ac:	20000004 	.word	0x20000004
     3b0:	000f4240 	.word	0x000f4240
     3b4:	20000000 	.word	0x20000000
     3b8:	e000e010 	.word	0xe000e010

000003bc <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3bc:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     3be:	7a98      	ldrb	r0, [r3, #10]
     3c0:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     3c2:	4770      	bx	lr

000003c4 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     3c4:	b570      	push	{r4, r5, r6, lr}
     3c6:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3c8:	6806      	ldr	r6, [r0, #0]
     3ca:	2208      	movs	r2, #8
     3cc:	4b05      	ldr	r3, [pc, #20]	; (3e4 <rtc_count_enable+0x20>)
     3ce:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     3d0:	4d05      	ldr	r5, [pc, #20]	; (3e8 <rtc_count_enable+0x24>)
     3d2:	0020      	movs	r0, r4
     3d4:	47a8      	blx	r5
     3d6:	2800      	cmp	r0, #0
     3d8:	d1fb      	bne.n	3d2 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     3da:	8832      	ldrh	r2, [r6, #0]
     3dc:	2302      	movs	r3, #2
     3de:	4313      	orrs	r3, r2
     3e0:	8033      	strh	r3, [r6, #0]
}
     3e2:	bd70      	pop	{r4, r5, r6, pc}
     3e4:	e000e100 	.word	0xe000e100
     3e8:	000003bd 	.word	0x000003bd

000003ec <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     3ec:	b570      	push	{r4, r5, r6, lr}
     3ee:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3f0:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3f2:	2108      	movs	r1, #8
     3f4:	2380      	movs	r3, #128	; 0x80
     3f6:	4a06      	ldr	r2, [pc, #24]	; (410 <rtc_count_disable+0x24>)
     3f8:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     3fa:	4d06      	ldr	r5, [pc, #24]	; (414 <rtc_count_disable+0x28>)
     3fc:	0020      	movs	r0, r4
     3fe:	47a8      	blx	r5
     400:	2800      	cmp	r0, #0
     402:	d1fb      	bne.n	3fc <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     404:	8833      	ldrh	r3, [r6, #0]
     406:	2202      	movs	r2, #2
     408:	4393      	bics	r3, r2
     40a:	8033      	strh	r3, [r6, #0]
}
     40c:	bd70      	pop	{r4, r5, r6, pc}
     40e:	46c0      	nop			; (mov r8, r8)
     410:	e000e100 	.word	0xe000e100
     414:	000003bd 	.word	0x000003bd

00000418 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     418:	b570      	push	{r4, r5, r6, lr}
     41a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     41c:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     41e:	4b07      	ldr	r3, [pc, #28]	; (43c <rtc_count_reset+0x24>)
     420:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     422:	2300      	movs	r3, #0
     424:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
     426:	82e3      	strh	r3, [r4, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     428:	4d05      	ldr	r5, [pc, #20]	; (440 <rtc_count_reset+0x28>)
     42a:	0020      	movs	r0, r4
     42c:	47a8      	blx	r5
     42e:	2800      	cmp	r0, #0
     430:	d1fb      	bne.n	42a <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     432:	8832      	ldrh	r2, [r6, #0]
     434:	2301      	movs	r3, #1
     436:	4313      	orrs	r3, r2
     438:	8033      	strh	r3, [r6, #0]
}
     43a:	bd70      	pop	{r4, r5, r6, pc}
     43c:	000003ed 	.word	0x000003ed
     440:	000003bd 	.word	0x000003bd

00000444 <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     444:	b570      	push	{r4, r5, r6, lr}
     446:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     448:	6806      	ldr	r6, [r0, #0]
	/* Initialize return value. */
	uint32_t ret_val;

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if(!(module->continuously_update)) {
     44a:	7943      	ldrb	r3, [r0, #5]
     44c:	2b00      	cmp	r3, #0
     44e:	d106      	bne.n	45e <rtc_count_get_count+0x1a>
		/* Request read on count register. */
		rtc_module->MODE0.READREQ.reg = RTC_READREQ_RREQ;
     450:	4b09      	ldr	r3, [pc, #36]	; (478 <rtc_count_get_count+0x34>)
     452:	8073      	strh	r3, [r6, #2]

		while (rtc_count_is_syncing(module)) {
     454:	4d09      	ldr	r5, [pc, #36]	; (47c <rtc_count_get_count+0x38>)
     456:	0020      	movs	r0, r4
     458:	47a8      	blx	r5
     45a:	2800      	cmp	r0, #0
     45c:	d1fb      	bne.n	456 <rtc_count_get_count+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     45e:	7923      	ldrb	r3, [r4, #4]
     460:	2b00      	cmp	r3, #0
     462:	d004      	beq.n	46e <rtc_count_get_count+0x2a>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     464:	2000      	movs	r0, #0
			/* Wait for synchronization */
		}
	}

	/* Read value based on mode. */
	switch (module->mode) {
     466:	2b01      	cmp	r3, #1
     468:	d104      	bne.n	474 <rtc_count_get_count+0x30>
		case RTC_COUNT_MODE_32BIT:
			/* Return count value in 32-bit mode. */
			ret_val = rtc_module->MODE0.COUNT.reg;
     46a:	6930      	ldr	r0, [r6, #16]

			break;
     46c:	e002      	b.n	474 <rtc_count_get_count+0x30>

		case RTC_COUNT_MODE_16BIT:
			/* Return count value in 16-bit mode. */
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     46e:	8a30      	ldrh	r0, [r6, #16]
     470:	b280      	uxth	r0, r0

			break;
     472:	e7ff      	b.n	474 <rtc_count_get_count+0x30>
			ret_val = 0;
			break;
	}

	return ret_val;
}
     474:	bd70      	pop	{r4, r5, r6, pc}
     476:	46c0      	nop			; (mov r8, r8)
     478:	ffff8000 	.word	0xffff8000
     47c:	000003bd 	.word	0x000003bd

00000480 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     480:	b5f0      	push	{r4, r5, r6, r7, lr}
     482:	b083      	sub	sp, #12
     484:	0004      	movs	r4, r0
     486:	9101      	str	r1, [sp, #4]
     488:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     48a:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     48c:	4f11      	ldr	r7, [pc, #68]	; (4d4 <rtc_count_set_compare+0x54>)
     48e:	0020      	movs	r0, r4
     490:	47b8      	blx	r7
     492:	2800      	cmp	r0, #0
     494:	d1fb      	bne.n	48e <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     496:	7923      	ldrb	r3, [r4, #4]
     498:	2b00      	cmp	r3, #0
     49a:	d00a      	beq.n	4b2 <rtc_count_set_compare+0x32>
     49c:	2b01      	cmp	r3, #1
     49e:	d116      	bne.n	4ce <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     4a0:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     4a2:	2d01      	cmp	r5, #1
     4a4:	d814      	bhi.n	4d0 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     4a6:	3506      	adds	r5, #6
     4a8:	00ad      	lsls	r5, r5, #2
     4aa:	9b01      	ldr	r3, [sp, #4]
     4ac:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     4ae:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     4b0:	e00e      	b.n	4d0 <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     4b2:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     4b4:	2d02      	cmp	r5, #2
     4b6:	d80b      	bhi.n	4d0 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     4b8:	4b07      	ldr	r3, [pc, #28]	; (4d8 <rtc_count_set_compare+0x58>)
     4ba:	9a01      	ldr	r2, [sp, #4]
     4bc:	429a      	cmp	r2, r3
     4be:	d807      	bhi.n	4d0 <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     4c0:	466b      	mov	r3, sp
     4c2:	889b      	ldrh	r3, [r3, #4]
     4c4:	350c      	adds	r5, #12
     4c6:	006d      	lsls	r5, r5, #1
     4c8:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     4ca:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     4cc:	e000      	b.n	4d0 <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     4ce:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     4d0:	b003      	add	sp, #12
     4d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4d4:	000003bd 	.word	0x000003bd
     4d8:	0000ffff 	.word	0x0000ffff

000004dc <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     4dc:	b5f0      	push	{r4, r5, r6, r7, lr}
     4de:	b083      	sub	sp, #12
     4e0:	0004      	movs	r4, r0
     4e2:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     4e4:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     4e6:	4a2e      	ldr	r2, [pc, #184]	; (5a0 <rtc_count_init+0xc4>)
     4e8:	6991      	ldr	r1, [r2, #24]
     4ea:	2320      	movs	r3, #32
     4ec:	430b      	orrs	r3, r1
     4ee:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     4f0:	a901      	add	r1, sp, #4
     4f2:	2302      	movs	r3, #2
     4f4:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     4f6:	2004      	movs	r0, #4
     4f8:	4b2a      	ldr	r3, [pc, #168]	; (5a4 <rtc_count_init+0xc8>)
     4fa:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     4fc:	2004      	movs	r0, #4
     4fe:	4b2a      	ldr	r3, [pc, #168]	; (5a8 <rtc_count_init+0xcc>)
     500:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     502:	0020      	movs	r0, r4
     504:	4b29      	ldr	r3, [pc, #164]	; (5ac <rtc_count_init+0xd0>)
     506:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     508:	78b3      	ldrb	r3, [r6, #2]
     50a:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     50c:	7933      	ldrb	r3, [r6, #4]
     50e:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     510:	4b27      	ldr	r3, [pc, #156]	; (5b0 <rtc_count_init+0xd4>)
     512:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     514:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     516:	8833      	ldrh	r3, [r6, #0]
     518:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     51a:	78b3      	ldrb	r3, [r6, #2]
     51c:	2b00      	cmp	r3, #0
     51e:	d017      	beq.n	550 <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     520:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     522:	2b01      	cmp	r3, #1
     524:	d13a      	bne.n	59c <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     526:	883b      	ldrh	r3, [r7, #0]
     528:	b29b      	uxth	r3, r3
     52a:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     52c:	78f3      	ldrb	r3, [r6, #3]
     52e:	2b00      	cmp	r3, #0
     530:	d003      	beq.n	53a <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     532:	883a      	ldrh	r2, [r7, #0]
     534:	2380      	movs	r3, #128	; 0x80
     536:	4313      	orrs	r3, r2
     538:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     53a:	4d1e      	ldr	r5, [pc, #120]	; (5b4 <rtc_count_init+0xd8>)
     53c:	0020      	movs	r0, r4
     53e:	47a8      	blx	r5
     540:	2800      	cmp	r0, #0
     542:	d1fb      	bne.n	53c <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     544:	2200      	movs	r2, #0
     546:	68b1      	ldr	r1, [r6, #8]
     548:	0020      	movs	r0, r4
     54a:	4b1b      	ldr	r3, [pc, #108]	; (5b8 <rtc_count_init+0xdc>)
     54c:	4798      	blx	r3
     54e:	e01b      	b.n	588 <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     550:	883a      	ldrh	r2, [r7, #0]
     552:	2304      	movs	r3, #4
     554:	4313      	orrs	r3, r2
     556:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     558:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     55a:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     55c:	2b00      	cmp	r3, #0
     55e:	d11d      	bne.n	59c <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     560:	4d14      	ldr	r5, [pc, #80]	; (5b4 <rtc_count_init+0xd8>)
     562:	0020      	movs	r0, r4
     564:	47a8      	blx	r5
     566:	2800      	cmp	r0, #0
     568:	d1fb      	bne.n	562 <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     56a:	2200      	movs	r2, #0
     56c:	68b1      	ldr	r1, [r6, #8]
     56e:	0020      	movs	r0, r4
     570:	4b11      	ldr	r3, [pc, #68]	; (5b8 <rtc_count_init+0xdc>)
     572:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     574:	4d0f      	ldr	r5, [pc, #60]	; (5b4 <rtc_count_init+0xd8>)
     576:	0020      	movs	r0, r4
     578:	47a8      	blx	r5
     57a:	2800      	cmp	r0, #0
     57c:	d1fb      	bne.n	576 <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     57e:	2201      	movs	r2, #1
     580:	68f1      	ldr	r1, [r6, #12]
     582:	0020      	movs	r0, r4
     584:	4b0c      	ldr	r3, [pc, #48]	; (5b8 <rtc_count_init+0xdc>)
     586:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     588:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     58a:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     58c:	2b00      	cmp	r3, #0
     58e:	d005      	beq.n	59c <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     590:	887a      	ldrh	r2, [r7, #2]
     592:	2380      	movs	r3, #128	; 0x80
     594:	01db      	lsls	r3, r3, #7
     596:	4313      	orrs	r3, r2
     598:	807b      	strh	r3, [r7, #2]
     59a:	e7ff      	b.n	59c <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     59c:	b003      	add	sp, #12
     59e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5a0:	40000400 	.word	0x40000400
     5a4:	00002165 	.word	0x00002165
     5a8:	000020d9 	.word	0x000020d9
     5ac:	00000419 	.word	0x00000419
     5b0:	2000013c 	.word	0x2000013c
     5b4:	000003bd 	.word	0x000003bd
     5b8:	00000481 	.word	0x00000481

000005bc <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     5bc:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     5be:	4b12      	ldr	r3, [pc, #72]	; (608 <RTC_Handler+0x4c>)
     5c0:	681a      	ldr	r2, [r3, #0]

	Rtc *const rtc_module = module->hw;
     5c2:	6814      	ldr	r4, [r2, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     5c4:	8ad3      	ldrh	r3, [r2, #22]
	callback_mask &= module->registered_callback;
     5c6:	8a91      	ldrh	r1, [r2, #20]
     5c8:	4019      	ands	r1, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     5ca:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     5cc:	79e0      	ldrb	r0, [r4, #7]
     5ce:	4003      	ands	r3, r0

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     5d0:	09d8      	lsrs	r0, r3, #7
     5d2:	d006      	beq.n	5e2 <RTC_Handler+0x26>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     5d4:	074b      	lsls	r3, r1, #29
     5d6:	d501      	bpl.n	5dc <RTC_Handler+0x20>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     5d8:	6913      	ldr	r3, [r2, #16]
     5da:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     5dc:	2380      	movs	r3, #128	; 0x80
     5de:	7223      	strb	r3, [r4, #8]
     5e0:	e010      	b.n	604 <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     5e2:	07d8      	lsls	r0, r3, #31
     5e4:	d506      	bpl.n	5f4 <RTC_Handler+0x38>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     5e6:	07cb      	lsls	r3, r1, #31
     5e8:	d501      	bpl.n	5ee <RTC_Handler+0x32>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     5ea:	6893      	ldr	r3, [r2, #8]
     5ec:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     5ee:	2301      	movs	r3, #1
     5f0:	7223      	strb	r3, [r4, #8]
     5f2:	e007      	b.n	604 <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     5f4:	079b      	lsls	r3, r3, #30
     5f6:	d505      	bpl.n	604 <RTC_Handler+0x48>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     5f8:	078b      	lsls	r3, r1, #30
     5fa:	d501      	bpl.n	600 <RTC_Handler+0x44>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     5fc:	68d3      	ldr	r3, [r2, #12]
     5fe:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     600:	2302      	movs	r3, #2
     602:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     604:	bd10      	pop	{r4, pc}
     606:	46c0      	nop			; (mov r8, r8)
     608:	2000013c 	.word	0x2000013c

0000060c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     60c:	b5f0      	push	{r4, r5, r6, r7, lr}
     60e:	4647      	mov	r7, r8
     610:	b480      	push	{r7}
     612:	000c      	movs	r4, r1
     614:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     616:	2800      	cmp	r0, #0
     618:	d10d      	bne.n	636 <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
     61a:	2a00      	cmp	r2, #0
     61c:	dd0e      	ble.n	63c <_read+0x30>
     61e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     620:	4e08      	ldr	r6, [pc, #32]	; (644 <_read+0x38>)
     622:	4d09      	ldr	r5, [pc, #36]	; (648 <_read+0x3c>)
     624:	6830      	ldr	r0, [r6, #0]
     626:	0021      	movs	r1, r4
     628:	682b      	ldr	r3, [r5, #0]
     62a:	4798      	blx	r3
		ptr++;
     62c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     62e:	42a7      	cmp	r7, r4
     630:	d1f8      	bne.n	624 <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     632:	4640      	mov	r0, r8
     634:	e003      	b.n	63e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     636:	2001      	movs	r0, #1
     638:	4240      	negs	r0, r0
     63a:	e000      	b.n	63e <_read+0x32>
	}

	for (; len > 0; --len) {
     63c:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     63e:	bc04      	pop	{r2}
     640:	4690      	mov	r8, r2
     642:	bdf0      	pop	{r4, r5, r6, r7, pc}
     644:	20000148 	.word	0x20000148
     648:	20000140 	.word	0x20000140

0000064c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     64c:	b5f0      	push	{r4, r5, r6, r7, lr}
     64e:	4647      	mov	r7, r8
     650:	b480      	push	{r7}
     652:	000e      	movs	r6, r1
     654:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     656:	3801      	subs	r0, #1
     658:	2802      	cmp	r0, #2
     65a:	d811      	bhi.n	680 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
     65c:	2a00      	cmp	r2, #0
     65e:	d012      	beq.n	686 <_write+0x3a>
     660:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     662:	4b0c      	ldr	r3, [pc, #48]	; (694 <_write+0x48>)
     664:	4698      	mov	r8, r3
     666:	4f0c      	ldr	r7, [pc, #48]	; (698 <_write+0x4c>)
     668:	4643      	mov	r3, r8
     66a:	6818      	ldr	r0, [r3, #0]
     66c:	5d31      	ldrb	r1, [r6, r4]
     66e:	683b      	ldr	r3, [r7, #0]
     670:	4798      	blx	r3
     672:	2800      	cmp	r0, #0
     674:	db09      	blt.n	68a <_write+0x3e>
			return -1;
		}
		++nChars;
     676:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     678:	42a5      	cmp	r5, r4
     67a:	d1f5      	bne.n	668 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
     67c:	0020      	movs	r0, r4
     67e:	e006      	b.n	68e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     680:	2001      	movs	r0, #1
     682:	4240      	negs	r0, r0
     684:	e003      	b.n	68e <_write+0x42>
	}

	for (; len != 0; --len) {
     686:	2000      	movs	r0, #0
     688:	e001      	b.n	68e <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     68a:	2001      	movs	r0, #1
     68c:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
     68e:	bc04      	pop	{r2}
     690:	4690      	mov	r8, r2
     692:	bdf0      	pop	{r4, r5, r6, r7, pc}
     694:	20000148 	.word	0x20000148
     698:	20000144 	.word	0x20000144

0000069c <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     69c:	b500      	push	{lr}
     69e:	b083      	sub	sp, #12
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     6a0:	4668      	mov	r0, sp
     6a2:	4b05      	ldr	r3, [pc, #20]	; (6b8 <configure_dac+0x1c>)
     6a4:	4798      	blx	r3
    config_dac.reference = DAC_REFERENCE_INT1V;
     6a6:	2300      	movs	r3, #0
     6a8:	466a      	mov	r2, sp
     6aa:	7013      	strb	r3, [r2, #0]
    //
    dac_init(&dac_instance, DAC, &config_dac);
     6ac:	4903      	ldr	r1, [pc, #12]	; (6bc <configure_dac+0x20>)
     6ae:	4804      	ldr	r0, [pc, #16]	; (6c0 <configure_dac+0x24>)
     6b0:	4b04      	ldr	r3, [pc, #16]	; (6c4 <configure_dac+0x28>)
     6b2:	4798      	blx	r3
}
     6b4:	b003      	add	sp, #12
     6b6:	bd00      	pop	{pc}
     6b8:	000008f5 	.word	0x000008f5
     6bc:	42004800 	.word	0x42004800
     6c0:	2000014c 	.word	0x2000014c
     6c4:	00000909 	.word	0x00000909

000006c8 <configure_dac_channel>:

//
void configure_dac_channel()
{
     6c8:	b510      	push	{r4, lr}
     6ca:	b082      	sub	sp, #8
    struct dac_chan_config config_dac_chan;
    dac_chan_get_config_defaults(&config_dac_chan);
     6cc:	a801      	add	r0, sp, #4
     6ce:	4b07      	ldr	r3, [pc, #28]	; (6ec <configure_dac_channel+0x24>)
     6d0:	4798      	blx	r3
    
    
    
    dac_chan_set_config(&dac_instance, DAC_CHANNEL_0, &config_dac_chan);
     6d2:	4c07      	ldr	r4, [pc, #28]	; (6f0 <configure_dac_channel+0x28>)
     6d4:	aa01      	add	r2, sp, #4
     6d6:	2100      	movs	r1, #0
     6d8:	0020      	movs	r0, r4
     6da:	4b06      	ldr	r3, [pc, #24]	; (6f4 <configure_dac_channel+0x2c>)
     6dc:	4798      	blx	r3
    dac_chan_enable(&dac_instance, DAC_CHANNEL_0);
     6de:	2100      	movs	r1, #0
     6e0:	0020      	movs	r0, r4
     6e2:	4b05      	ldr	r3, [pc, #20]	; (6f8 <configure_dac_channel+0x30>)
     6e4:	4798      	blx	r3
}
     6e6:	b002      	add	sp, #8
     6e8:	bd10      	pop	{r4, pc}
     6ea:	46c0      	nop			; (mov r8, r8)
     6ec:	000009e1 	.word	0x000009e1
     6f0:	2000014c 	.word	0x2000014c
     6f4:	000009e5 	.word	0x000009e5
     6f8:	000009e9 	.word	0x000009e9

000006fc <set_led_bright_percent>:

//
void set_led_bright_percent(uint8_t percent)
{
     6fc:	b510      	push	{r4, lr}
    uint16_t led_data = (percent*DAC_LED_FULL)/100;
    
    dac_chan_write(&dac_instance, DAC_CHANNEL_0, percent);
     6fe:	b282      	uxth	r2, r0
     700:	2100      	movs	r1, #0
     702:	4802      	ldr	r0, [pc, #8]	; (70c <set_led_bright_percent+0x10>)
     704:	4b02      	ldr	r3, [pc, #8]	; (710 <set_led_bright_percent+0x14>)
     706:	4798      	blx	r3
     708:	bd10      	pop	{r4, pc}
     70a:	46c0      	nop			; (mov r8, r8)
     70c:	2000014c 	.word	0x2000014c
     710:	000009ed 	.word	0x000009ed

00000714 <configure_gas_gauge>:

const uint8_t test_pattern[] = {0xF0, 0x01};
static uint8_t read_buffer[DATA_LENGTH];

void configure_gas_gauge()
{
     714:	b530      	push	{r4, r5, lr}
     716:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     718:	aa01      	add	r2, sp, #4
     71a:	2364      	movs	r3, #100	; 0x64
     71c:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     71e:	4b21      	ldr	r3, [pc, #132]	; (7a4 <configure_gas_gauge+0x90>)
     720:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     722:	2300      	movs	r3, #0
     724:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     726:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     728:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     72a:	2180      	movs	r1, #128	; 0x80
     72c:	0389      	lsls	r1, r1, #14
     72e:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     730:	2101      	movs	r1, #1
     732:	4249      	negs	r1, r1
     734:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     736:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     738:	3125      	adds	r1, #37	; 0x25
     73a:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     73c:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     73e:	3108      	adds	r1, #8
     740:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     742:	3101      	adds	r1, #1
     744:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     746:	3101      	adds	r1, #1
     748:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     74a:	33d7      	adds	r3, #215	; 0xd7
     74c:	8613      	strh	r3, [r2, #48]	; 0x30
    i2c_master_get_config_defaults(&config_gas_gauge);
    //! [setup_config_defaults]
    
    //! [setup_change_config]
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     74e:	4b16      	ldr	r3, [pc, #88]	; (7a8 <configure_gas_gauge+0x94>)
     750:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     752:	4b16      	ldr	r3, [pc, #88]	; (7ac <configure_gas_gauge+0x98>)
     754:	6213      	str	r3, [r2, #32]
    //! [setup_change_config]
    
    //! [setup_set_config]
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     756:	4c16      	ldr	r4, [pc, #88]	; (7b0 <configure_gas_gauge+0x9c>)
     758:	4916      	ldr	r1, [pc, #88]	; (7b4 <configure_gas_gauge+0xa0>)
     75a:	0020      	movs	r0, r4
     75c:	4b16      	ldr	r3, [pc, #88]	; (7b8 <configure_gas_gauge+0xa4>)
     75e:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     760:	6824      	ldr	r4, [r4, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     762:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     764:	69e3      	ldr	r3, [r4, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     766:	421a      	tst	r2, r3
     768:	d1fc      	bne.n	764 <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     76a:	6822      	ldr	r2, [r4, #0]
     76c:	2302      	movs	r3, #2
     76e:	4313      	orrs	r3, r2
     770:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     772:	4d0f      	ldr	r5, [pc, #60]	; (7b0 <configure_gas_gauge+0x9c>)
     774:	6828      	ldr	r0, [r5, #0]
     776:	4b11      	ldr	r3, [pc, #68]	; (7bc <configure_gas_gauge+0xa8>)
     778:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     77a:	231f      	movs	r3, #31
     77c:	4018      	ands	r0, r3
     77e:	3b1e      	subs	r3, #30
     780:	4083      	lsls	r3, r0
     782:	4a0f      	ldr	r2, [pc, #60]	; (7c0 <configure_gas_gauge+0xac>)
     784:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     786:	88e8      	ldrh	r0, [r5, #6]
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     788:	2300      	movs	r3, #0
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     78a:	2110      	movs	r1, #16
     78c:	e005      	b.n	79a <configure_gas_gauge+0x86>
		timeout_counter++;
     78e:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     790:	4283      	cmp	r3, r0
     792:	d302      	bcc.n	79a <configure_gas_gauge+0x86>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     794:	2310      	movs	r3, #16
     796:	8363      	strh	r3, [r4, #26]
     798:	e002      	b.n	7a0 <configure_gas_gauge+0x8c>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     79a:	8b62      	ldrh	r2, [r4, #26]
     79c:	420a      	tst	r2, r1
     79e:	d0f6      	beq.n	78e <configure_gas_gauge+0x7a>
    //! [setup_set_config]

    //! [setup_enable]
    i2c_master_enable(&gas_gauge_instance);
    //! [setup_enable]
}
     7a0:	b00f      	add	sp, #60	; 0x3c
     7a2:	bd30      	pop	{r4, r5, pc}
     7a4:	00000d48 	.word	0x00000d48
     7a8:	00080002 	.word	0x00080002
     7ac:	00090002 	.word	0x00090002
     7b0:	20000170 	.word	0x20000170
     7b4:	42000800 	.word	0x42000800
     7b8:	00000add 	.word	0x00000add
     7bc:	00001b25 	.word	0x00001b25
     7c0:	e000e100 	.word	0xe000e100

000007c4 <configure_rtc_count>:
#include "OCTO_RTC.h"

struct rtc_module rtc_instance;

void configure_rtc_count()
{
     7c4:	b510      	push	{r4, lr}
     7c6:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
     7c8:	2201      	movs	r2, #1
     7ca:	466b      	mov	r3, sp
     7cc:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
     7ce:	2300      	movs	r3, #0
     7d0:	4669      	mov	r1, sp
     7d2:	70cb      	strb	r3, [r1, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     7d4:	9302      	str	r3, [sp, #8]
     7d6:	9303      	str	r3, [sp, #12]
    struct rtc_count_config config_rtc_count;
    
    rtc_count_get_config_defaults(&config_rtc_count);
    
    config_rtc_count.prescaler = RTC_COUNT_PRESCALER_DIV_1;
     7d8:	800b      	strh	r3, [r1, #0]
    
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
    config_rtc_count.continuously_update = true;
     7da:	710a      	strb	r2, [r1, #4]
#endif

    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     7dc:	4c05      	ldr	r4, [pc, #20]	; (7f4 <configure_rtc_count+0x30>)
     7de:	466a      	mov	r2, sp
     7e0:	4905      	ldr	r1, [pc, #20]	; (7f8 <configure_rtc_count+0x34>)
     7e2:	0020      	movs	r0, r4
     7e4:	4b05      	ldr	r3, [pc, #20]	; (7fc <configure_rtc_count+0x38>)
     7e6:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
     7e8:	0020      	movs	r0, r4
     7ea:	4b05      	ldr	r3, [pc, #20]	; (800 <configure_rtc_count+0x3c>)
     7ec:	4798      	blx	r3
}
     7ee:	b004      	add	sp, #16
     7f0:	bd10      	pop	{r4, pc}
     7f2:	46c0      	nop			; (mov r8, r8)
     7f4:	20000198 	.word	0x20000198
     7f8:	40001400 	.word	0x40001400
     7fc:	000004dd 	.word	0x000004dd
     800:	000003c5 	.word	0x000003c5

00000804 <get_tick>:

uint32_t get_tick()
{
     804:	b510      	push	{r4, lr}
    return rtc_count_get_count(&rtc_instance);
     806:	4802      	ldr	r0, [pc, #8]	; (810 <get_tick+0xc>)
     808:	4b02      	ldr	r3, [pc, #8]	; (814 <get_tick+0x10>)
     80a:	4798      	blx	r3
}
     80c:	bd10      	pop	{r4, pc}
     80e:	46c0      	nop			; (mov r8, r8)
     810:	20000198 	.word	0x20000198
     814:	00000445 	.word	0x00000445

00000818 <tick_elapsed>:
//! \param[in] reference The reference time
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
     818:	b510      	push	{r4, lr}
     81a:	0004      	movs	r4, r0
    uint32_t now = rtc_count_get_count(&rtc_instance);
     81c:	4802      	ldr	r0, [pc, #8]	; (828 <tick_elapsed+0x10>)
     81e:	4b03      	ldr	r3, [pc, #12]	; (82c <tick_elapsed+0x14>)
     820:	4798      	blx	r3
    
    return  (now - reference);
     822:	1b00      	subs	r0, r0, r4
     824:	bd10      	pop	{r4, pc}
     826:	46c0      	nop			; (mov r8, r8)
     828:	20000198 	.word	0x20000198
     82c:	00000445 	.word	0x00000445

00000830 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
     830:	b570      	push	{r4, r5, r6, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
     832:	4b2d      	ldr	r3, [pc, #180]	; (8e8 <ADC_Handler+0xb8>)
     834:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
     836:	6823      	ldr	r3, [r4, #0]
     838:	7e1d      	ldrb	r5, [r3, #24]
     83a:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
     83c:	07ea      	lsls	r2, r5, #31
     83e:	d535      	bpl.n	8ac <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
     840:	7ee2      	ldrb	r2, [r4, #27]
     842:	07d2      	lsls	r2, r2, #31
     844:	d532      	bpl.n	8ac <ADC_Handler+0x7c>
     846:	7ea2      	ldrb	r2, [r4, #26]
     848:	07d2      	lsls	r2, r2, #31
     84a:	d52f      	bpl.n	8ac <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     84c:	2201      	movs	r2, #1
     84e:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     850:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     852:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
     854:	b25b      	sxtb	r3, r3
     856:	2b00      	cmp	r3, #0
     858:	dbfb      	blt.n	852 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
     85a:	6961      	ldr	r1, [r4, #20]
     85c:	1c8b      	adds	r3, r1, #2
     85e:	6163      	str	r3, [r4, #20]
     860:	8b53      	ldrh	r3, [r2, #26]
     862:	b29b      	uxth	r3, r3
     864:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
     866:	8b23      	ldrh	r3, [r4, #24]
     868:	3b01      	subs	r3, #1
     86a:	b29b      	uxth	r3, r3
     86c:	8323      	strh	r3, [r4, #24]
     86e:	2b00      	cmp	r3, #0
     870:	d011      	beq.n	896 <ADC_Handler+0x66>
				if (module->software_trigger == true) {
     872:	7f63      	ldrb	r3, [r4, #29]
     874:	2b00      	cmp	r3, #0
     876:	d019      	beq.n	8ac <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     878:	6822      	ldr	r2, [r4, #0]
     87a:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     87c:	b25b      	sxtb	r3, r3
     87e:	2b00      	cmp	r3, #0
     880:	dbfb      	blt.n	87a <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     882:	7b11      	ldrb	r1, [r2, #12]
     884:	2302      	movs	r3, #2
     886:	430b      	orrs	r3, r1
     888:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     88a:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     88c:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     88e:	b25b      	sxtb	r3, r3
     890:	2b00      	cmp	r3, #0
     892:	dbfb      	blt.n	88c <ADC_Handler+0x5c>
     894:	e00a      	b.n	8ac <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
     896:	7f23      	ldrb	r3, [r4, #28]
     898:	2b05      	cmp	r3, #5
     89a:	d107      	bne.n	8ac <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
     89c:	2300      	movs	r3, #0
     89e:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     8a0:	3301      	adds	r3, #1
     8a2:	6822      	ldr	r2, [r4, #0]
     8a4:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     8a6:	0020      	movs	r0, r4
     8a8:	68a3      	ldr	r3, [r4, #8]
     8aa:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
     8ac:	076b      	lsls	r3, r5, #29
     8ae:	d50b      	bpl.n	8c8 <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     8b0:	2304      	movs	r3, #4
     8b2:	6822      	ldr	r2, [r4, #0]
     8b4:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     8b6:	7ee3      	ldrb	r3, [r4, #27]
     8b8:	079b      	lsls	r3, r3, #30
     8ba:	d505      	bpl.n	8c8 <ADC_Handler+0x98>
     8bc:	7ea3      	ldrb	r3, [r4, #26]
     8be:	079b      	lsls	r3, r3, #30
     8c0:	d502      	bpl.n	8c8 <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     8c2:	0020      	movs	r0, r4
     8c4:	68e3      	ldr	r3, [r4, #12]
     8c6:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
     8c8:	07ab      	lsls	r3, r5, #30
     8ca:	d50b      	bpl.n	8e4 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     8cc:	2302      	movs	r3, #2
     8ce:	6822      	ldr	r2, [r4, #0]
     8d0:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     8d2:	7ee3      	ldrb	r3, [r4, #27]
     8d4:	075b      	lsls	r3, r3, #29
     8d6:	d505      	bpl.n	8e4 <ADC_Handler+0xb4>
     8d8:	7ea3      	ldrb	r3, [r4, #26]
     8da:	075b      	lsls	r3, r3, #29
     8dc:	d502      	bpl.n	8e4 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
     8de:	6923      	ldr	r3, [r4, #16]
     8e0:	0020      	movs	r0, r4
     8e2:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
     8e4:	bd70      	pop	{r4, r5, r6, pc}
     8e6:	46c0      	nop			; (mov r8, r8)
     8e8:	200001b0 	.word	0x200001b0

000008ec <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
     8ec:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
     8ee:	79d8      	ldrb	r0, [r3, #7]
     8f0:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
     8f2:	4770      	bx	lr

000008f4 <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
     8f4:	2300      	movs	r3, #0
     8f6:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
     8f8:	2201      	movs	r2, #1
     8fa:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
     8fc:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
     8fe:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
     900:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
     902:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
     904:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
     906:	4770      	bx	lr

00000908 <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
     908:	b5f0      	push	{r4, r5, r6, r7, lr}
     90a:	4647      	mov	r7, r8
     90c:	b480      	push	{r7}
     90e:	b084      	sub	sp, #16
     910:	0005      	movs	r5, r0
     912:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
     914:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     916:	4a2c      	ldr	r2, [pc, #176]	; (9c8 <dac_init+0xc0>)
     918:	6a13      	ldr	r3, [r2, #32]
     91a:	2080      	movs	r0, #128	; 0x80
     91c:	02c0      	lsls	r0, r0, #11
     91e:	4303      	orrs	r3, r0
     920:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     922:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     924:	201c      	movs	r0, #28
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
     926:	079b      	lsls	r3, r3, #30
     928:	d44a      	bmi.n	9c0 <dac_init+0xb8>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     92a:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
     92c:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
     92e:	07db      	lsls	r3, r3, #31
     930:	d446      	bmi.n	9c0 <dac_init+0xb8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     932:	a903      	add	r1, sp, #12
     934:	78e3      	ldrb	r3, [r4, #3]
     936:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
     938:	301c      	adds	r0, #28
     93a:	4b24      	ldr	r3, [pc, #144]	; (9cc <dac_init+0xc4>)
     93c:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
     93e:	2021      	movs	r0, #33	; 0x21
     940:	4b23      	ldr	r3, [pc, #140]	; (9d0 <dac_init+0xc8>)
     942:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     944:	2600      	movs	r6, #0
     946:	ab02      	add	r3, sp, #8
     948:	705e      	strb	r6, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     94a:	70de      	strb	r6, [r3, #3]
	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
     94c:	2301      	movs	r3, #1
     94e:	aa02      	add	r2, sp, #8
     950:	7013      	strb	r3, [r2, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     952:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
     954:	0011      	movs	r1, r2
     956:	2002      	movs	r0, #2
     958:	4b1e      	ldr	r3, [pc, #120]	; (9d4 <dac_init+0xcc>)
     95a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
     95c:	682f      	ldr	r7, [r5, #0]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
     95e:	7863      	ldrb	r3, [r4, #1]
     960:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
     962:	71ae      	strb	r6, [r5, #6]

	uint32_t new_ctrla = 0;
	uint32_t new_ctrlb = 0;

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
     964:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
     966:	1e5a      	subs	r2, r3, #1
     968:	4193      	sbcs	r3, r2
     96a:	009b      	lsls	r3, r3, #2
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     96c:	7821      	ldrb	r1, [r4, #0]

	/* Left adjust data if configured */
	if (config->left_adjust) {
     96e:	78a2      	ldrb	r2, [r4, #2]
	if (config->run_in_standby) {
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
     970:	4688      	mov	r8, r1

	/* Left adjust data if configured */
	if (config->left_adjust) {
     972:	2a00      	cmp	r2, #0
     974:	d002      	beq.n	97c <dac_init+0x74>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
     976:	2204      	movs	r2, #4
     978:	4311      	orrs	r1, r2
     97a:	4688      	mov	r8, r1
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
     97c:	7922      	ldrb	r2, [r4, #4]
     97e:	2a00      	cmp	r2, #0
     980:	d003      	beq.n	98a <dac_init+0x82>
		new_ctrlb |= DAC_CTRLB_BDWP;
     982:	2210      	movs	r2, #16
     984:	4641      	mov	r1, r8
     986:	4311      	orrs	r1, r2
     988:	4688      	mov	r8, r1
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
     98a:	7962      	ldrb	r2, [r4, #5]
     98c:	2a00      	cmp	r2, #0
     98e:	d003      	beq.n	998 <dac_init+0x90>
		new_ctrlb |= DAC_CTRLB_VPD;
     990:	2208      	movs	r2, #8
     992:	4641      	mov	r1, r8
     994:	4311      	orrs	r1, r2
     996:	4688      	mov	r8, r1
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
     998:	b2db      	uxtb	r3, r3
     99a:	703b      	strb	r3, [r7, #0]

	while (dac_is_syncing(module_inst)) {
     99c:	4e0e      	ldr	r6, [pc, #56]	; (9d8 <dac_init+0xd0>)
     99e:	0028      	movs	r0, r5
     9a0:	47b0      	blx	r6
     9a2:	2800      	cmp	r0, #0
     9a4:	d1fb      	bne.n	99e <dac_init+0x96>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
     9a6:	4643      	mov	r3, r8
     9a8:	466a      	mov	r2, sp
     9aa:	71d3      	strb	r3, [r2, #7]
     9ac:	79d3      	ldrb	r3, [r2, #7]
     9ae:	707b      	strb	r3, [r7, #1]

	/* Write configuration to module */
	_dac_set_config(module_inst, config);

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
     9b0:	7823      	ldrb	r3, [r4, #0]
     9b2:	716b      	strb	r3, [r5, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     9b4:	2300      	movs	r3, #0
     9b6:	616b      	str	r3, [r5, #20]
     9b8:	61ab      	str	r3, [r5, #24]
     9ba:	61eb      	str	r3, [r5, #28]
	};

	_dac_instances[0] = module_inst;
     9bc:	4b07      	ldr	r3, [pc, #28]	; (9dc <dac_init+0xd4>)
     9be:	601d      	str	r5, [r3, #0]
#endif

	return STATUS_OK;
}
     9c0:	b004      	add	sp, #16
     9c2:	bc04      	pop	{r2}
     9c4:	4690      	mov	r8, r2
     9c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     9c8:	40000400 	.word	0x40000400
     9cc:	00002165 	.word	0x00002165
     9d0:	000020d9 	.word	0x000020d9
     9d4:	0000225d 	.word	0x0000225d
     9d8:	000008ed 	.word	0x000008ed
     9dc:	200001b4 	.word	0x200001b4

000009e0 <dac_chan_get_config_defaults>:
void dac_chan_get_config_defaults(
		struct dac_chan_config *const config)
{
	/* Sanity check arguments */
	Assert(config);
}
     9e0:	4770      	bx	lr
     9e2:	46c0      	nop			; (mov r8, r8)

000009e4 <dac_chan_set_config>:
		const enum dac_channel channel,
		struct dac_chan_config *const config)
{
	/* No channel support yet */
	UNUSED(channel);
}
     9e4:	4770      	bx	lr
     9e6:	46c0      	nop			; (mov r8, r8)

000009e8 <dac_chan_enable>:
		struct dac_module *const module_inst,
		enum dac_channel channel)
{
	/* No channel support yet */
	UNUSED(channel);
}
     9e8:	4770      	bx	lr
     9ea:	46c0      	nop			; (mov r8, r8)

000009ec <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
     9ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     9ee:	0004      	movs	r4, r0
     9f0:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
     9f2:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
     9f4:	4d06      	ldr	r5, [pc, #24]	; (a10 <dac_chan_write+0x24>)
     9f6:	0020      	movs	r0, r4
     9f8:	47a8      	blx	r5
     9fa:	2800      	cmp	r0, #0
     9fc:	d1fb      	bne.n	9f6 <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
     9fe:	79a3      	ldrb	r3, [r4, #6]
     a00:	2b00      	cmp	r3, #0
     a02:	d001      	beq.n	a08 <dac_chan_write+0x1c>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
     a04:	81b7      	strh	r7, [r6, #12]
     a06:	e000      	b.n	a0a <dac_chan_write+0x1e>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
     a08:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
     a0a:	2000      	movs	r0, #0
     a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a0e:	46c0      	nop			; (mov r8, r8)
     a10:	000008ed 	.word	0x000008ed

00000a14 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
     a14:	b570      	push	{r4, r5, r6, lr}
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
	struct dac_module *module = _dac_instances[instance];
     a16:	4b26      	ldr	r3, [pc, #152]	; (ab0 <DAC_Handler+0x9c>)
     a18:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
     a1a:	6825      	ldr	r5, [r4, #0]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
     a1c:	79ab      	ldrb	r3, [r5, #6]
     a1e:	07db      	lsls	r3, r3, #31
     a20:	d50a      	bpl.n	a38 <DAC_Handler+0x24>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
     a22:	2301      	movs	r3, #1
     a24:	71ab      	strb	r3, [r5, #6]

		if ((module->callback) &&
     a26:	0023      	movs	r3, r4
     a28:	3314      	adds	r3, #20
     a2a:	d005      	beq.n	a38 <DAC_Handler+0x24>
     a2c:	7c63      	ldrb	r3, [r4, #17]
     a2e:	2b00      	cmp	r3, #0
     a30:	d002      	beq.n	a38 <DAC_Handler+0x24>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
     a32:	2000      	movs	r0, #0
     a34:	69a3      	ldr	r3, [r4, #24]
     a36:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
     a38:	79ab      	ldrb	r3, [r5, #6]
     a3a:	079b      	lsls	r3, r3, #30
     a3c:	d537      	bpl.n	aae <DAC_Handler+0x9a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     a3e:	2302      	movs	r3, #2
     a40:	71ab      	strb	r3, [r5, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
     a42:	89a3      	ldrh	r3, [r4, #12]
     a44:	b29b      	uxth	r3, r3
     a46:	2b00      	cmp	r3, #0
     a48:	d028      	beq.n	a9c <DAC_Handler+0x88>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
     a4a:	89e3      	ldrh	r3, [r4, #14]
     a4c:	b29b      	uxth	r3, r3
     a4e:	1c5a      	adds	r2, r3, #1
     a50:	b292      	uxth	r2, r2
     a52:	81e2      	strh	r2, [r4, #14]
     a54:	005b      	lsls	r3, r3, #1
     a56:	68a2      	ldr	r2, [r4, #8]
     a58:	4694      	mov	ip, r2
     a5a:	4463      	add	r3, ip
     a5c:	881b      	ldrh	r3, [r3, #0]
     a5e:	b29b      	uxth	r3, r3

		/* If in a write buffer job */
		if (module->remaining_conversions) {

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
     a60:	81ab      	strh	r3, [r5, #12]
				module->job_buffer[module->transferred_conversions++];

			/* Write buffer size decrement */
			module->remaining_conversions --;
     a62:	89a3      	ldrh	r3, [r4, #12]
     a64:	3b01      	subs	r3, #1
     a66:	b29b      	uxth	r3, r3
     a68:	81a3      	strh	r3, [r4, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
     a6a:	89a3      	ldrh	r3, [r4, #12]
     a6c:	b29b      	uxth	r3, r3
     a6e:	2b00      	cmp	r3, #0
     a70:	d114      	bne.n	a9c <DAC_Handler+0x88>
				module->job_status = STATUS_OK;
     a72:	2200      	movs	r2, #0
     a74:	3320      	adds	r3, #32
     a76:	54e2      	strb	r2, [r4, r3]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
     a78:	3b1e      	subs	r3, #30
     a7a:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
     a7c:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     a7e:	2180      	movs	r1, #128	; 0x80
     a80:	0489      	lsls	r1, r1, #18
     a82:	337e      	adds	r3, #126	; 0x7e
     a84:	4a0b      	ldr	r2, [pc, #44]	; (ab4 <DAC_Handler+0xa0>)
     a86:	50d1      	str	r1, [r2, r3]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);

				if ((module->callback) &&
     a88:	0023      	movs	r3, r4
     a8a:	3314      	adds	r3, #20
     a8c:	d00f      	beq.n	aae <DAC_Handler+0x9a>
     a8e:	7ca3      	ldrb	r3, [r4, #18]
     a90:	2b00      	cmp	r3, #0
     a92:	d006      	beq.n	aa2 <DAC_Handler+0x8e>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
     a94:	2000      	movs	r0, #0
     a96:	69e3      	ldr	r3, [r4, #28]
     a98:	4798      	blx	r3
     a9a:	e002      	b.n	aa2 <DAC_Handler+0x8e>
				}
			}
		}

		if ((module->callback) &&
     a9c:	0023      	movs	r3, r4
     a9e:	3314      	adds	r3, #20
     aa0:	d005      	beq.n	aae <DAC_Handler+0x9a>
     aa2:	7c23      	ldrb	r3, [r4, #16]
     aa4:	2b00      	cmp	r3, #0
     aa6:	d002      	beq.n	aae <DAC_Handler+0x9a>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
     aa8:	6963      	ldr	r3, [r4, #20]
     aaa:	2000      	movs	r0, #0
     aac:	4798      	blx	r3

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
	_dac_interrupt_handler(0);
}
     aae:	bd70      	pop	{r4, r5, r6, pc}
     ab0:	200001b4 	.word	0x200001b4
     ab4:	e000e100 	.word	0xe000e100

00000ab8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     ab8:	b500      	push	{lr}
     aba:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     abc:	ab01      	add	r3, sp, #4
     abe:	2280      	movs	r2, #128	; 0x80
     ac0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     ac2:	780a      	ldrb	r2, [r1, #0]
     ac4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     ac6:	784a      	ldrb	r2, [r1, #1]
     ac8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     aca:	788a      	ldrb	r2, [r1, #2]
     acc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     ace:	0019      	movs	r1, r3
     ad0:	4b01      	ldr	r3, [pc, #4]	; (ad8 <port_pin_set_config+0x20>)
     ad2:	4798      	blx	r3
}
     ad4:	b003      	add	sp, #12
     ad6:	bd00      	pop	{pc}
     ad8:	0000225d 	.word	0x0000225d

00000adc <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     adc:	b5f0      	push	{r4, r5, r6, r7, lr}
     ade:	465f      	mov	r7, fp
     ae0:	4656      	mov	r6, sl
     ae2:	464d      	mov	r5, r9
     ae4:	4644      	mov	r4, r8
     ae6:	b4f0      	push	{r4, r5, r6, r7}
     ae8:	b08b      	sub	sp, #44	; 0x2c
     aea:	0007      	movs	r7, r0
     aec:	000d      	movs	r5, r1
     aee:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     af0:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     af2:	0008      	movs	r0, r1
     af4:	4b99      	ldr	r3, [pc, #612]	; (d5c <i2c_master_init+0x280>)
     af6:	4798      	blx	r3
     af8:	4999      	ldr	r1, [pc, #612]	; (d60 <i2c_master_init+0x284>)
     afa:	6a0a      	ldr	r2, [r1, #32]
     afc:	1c84      	adds	r4, r0, #2
     afe:	2301      	movs	r3, #1
     b00:	40a3      	lsls	r3, r4
     b02:	4313      	orrs	r3, r2
     b04:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     b06:	a909      	add	r1, sp, #36	; 0x24
     b08:	7b33      	ldrb	r3, [r6, #12]
     b0a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     b0c:	3014      	adds	r0, #20
     b0e:	b2c4      	uxtb	r4, r0
     b10:	0020      	movs	r0, r4
     b12:	4b94      	ldr	r3, [pc, #592]	; (d64 <i2c_master_init+0x288>)
     b14:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     b16:	0020      	movs	r0, r4
     b18:	4b93      	ldr	r3, [pc, #588]	; (d68 <i2c_master_init+0x28c>)
     b1a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     b1c:	7b30      	ldrb	r0, [r6, #12]
     b1e:	2100      	movs	r1, #0
     b20:	4b92      	ldr	r3, [pc, #584]	; (d6c <i2c_master_init+0x290>)
     b22:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     b24:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
     b26:	201c      	movs	r0, #28
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
	system_gclk_chan_enable(gclk_index);
	sercom_set_gclk_generator(config->generator_source, false);

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     b28:	079b      	lsls	r3, r3, #30
     b2a:	d500      	bpl.n	b2e <i2c_master_init+0x52>
     b2c:	e10f      	b.n	d4e <i2c_master_init+0x272>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     b2e:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
     b30:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     b32:	07db      	lsls	r3, r3, #31
     b34:	d500      	bpl.n	b38 <i2c_master_init+0x5c>
     b36:	e10a      	b.n	d4e <i2c_master_init+0x272>
		return STATUS_BUSY;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     b38:	6838      	ldr	r0, [r7, #0]
     b3a:	4b88      	ldr	r3, [pc, #544]	; (d5c <i2c_master_init+0x280>)
     b3c:	4699      	mov	r9, r3
     b3e:	4798      	blx	r3
     b40:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     b42:	498b      	ldr	r1, [pc, #556]	; (d70 <i2c_master_init+0x294>)
     b44:	4b8b      	ldr	r3, [pc, #556]	; (d74 <i2c_master_init+0x298>)
     b46:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     b48:	00a4      	lsls	r4, r4, #2
     b4a:	4b8b      	ldr	r3, [pc, #556]	; (d78 <i2c_master_init+0x29c>)
     b4c:	50e7      	str	r7, [r4, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
     b4e:	2300      	movs	r3, #0
     b50:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
     b52:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
     b54:	2400      	movs	r4, #0
     b56:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
     b58:	83bb      	strh	r3, [r7, #28]

	module->status = STATUS_OK;
     b5a:	2225      	movs	r2, #37	; 0x25
     b5c:	54bc      	strb	r4, [r7, r2]
	module->buffer = NULL;
     b5e:	623b      	str	r3, [r7, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     b60:	3314      	adds	r3, #20
     b62:	602b      	str	r3, [r5, #0]
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     b64:	683b      	ldr	r3, [r7, #0]
     b66:	4698      	mov	r8, r3
	Sercom *const sercom_hw = module->hw;

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     b68:	0018      	movs	r0, r3
     b6a:	47c8      	blx	r9
     b6c:	4681      	mov	r9, r0
     b6e:	2380      	movs	r3, #128	; 0x80
     b70:	aa08      	add	r2, sp, #32
     b72:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b74:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b76:	2301      	movs	r3, #1
     b78:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     b7a:	70d4      	strb	r4, [r2, #3]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	uint32_t pad0 = config->pinmux_pad0;
     b7c:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     b7e:	6a35      	ldr	r5, [r6, #32]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
     b80:	2800      	cmp	r0, #0
     b82:	d103      	bne.n	b8c <i2c_master_init+0xb0>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     b84:	2100      	movs	r1, #0
     b86:	4640      	mov	r0, r8
     b88:	4b7c      	ldr	r3, [pc, #496]	; (d7c <i2c_master_init+0x2a0>)
     b8a:	4798      	blx	r3
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
     b8c:	ab08      	add	r3, sp, #32
     b8e:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     b90:	2302      	movs	r3, #2
     b92:	aa08      	add	r2, sp, #32
     b94:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     b96:	0c00      	lsrs	r0, r0, #16
     b98:	b2c0      	uxtb	r0, r0
     b9a:	0011      	movs	r1, r2
     b9c:	4b78      	ldr	r3, [pc, #480]	; (d80 <i2c_master_init+0x2a4>)
     b9e:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
     ba0:	2d00      	cmp	r5, #0
     ba2:	d104      	bne.n	bae <i2c_master_init+0xd2>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     ba4:	2101      	movs	r1, #1
     ba6:	4640      	mov	r0, r8
     ba8:	4b74      	ldr	r3, [pc, #464]	; (d7c <i2c_master_init+0x2a0>)
     baa:	4798      	blx	r3
     bac:	0005      	movs	r5, r0
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
     bae:	ab08      	add	r3, sp, #32
     bb0:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     bb2:	2302      	movs	r3, #2
     bb4:	aa08      	add	r2, sp, #32
     bb6:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     bb8:	0c28      	lsrs	r0, r5, #16
     bba:	b2c0      	uxtb	r0, r0
     bbc:	0011      	movs	r1, r2
     bbe:	4b70      	ldr	r3, [pc, #448]	; (d80 <i2c_master_init+0x2a4>)
     bc0:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     bc2:	8ab3      	ldrh	r3, [r6, #20]
     bc4:	80fb      	strh	r3, [r7, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
     bc6:	8af3      	ldrh	r3, [r6, #22]
     bc8:	813b      	strh	r3, [r7, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     bca:	7e32      	ldrb	r2, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     bcc:	2380      	movs	r3, #128	; 0x80

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     bce:	2a00      	cmp	r2, #0
     bd0:	d104      	bne.n	bdc <i2c_master_init+0x100>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     bd2:	4b6c      	ldr	r3, [pc, #432]	; (d84 <i2c_master_init+0x2a8>)
     bd4:	789b      	ldrb	r3, [r3, #2]
     bd6:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     bd8:	0fdb      	lsrs	r3, r3, #31
     bda:	01db      	lsls	r3, r3, #7
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
		tmp_ctrla |= config->start_hold_time;
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
     bdc:	68b1      	ldr	r1, [r6, #8]
     bde:	6932      	ldr	r2, [r6, #16]
     be0:	430a      	orrs	r2, r1
     be2:	4313      	orrs	r3, r2

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
     be4:	2224      	movs	r2, #36	; 0x24
     be6:	5cb2      	ldrb	r2, [r6, r2]
     be8:	2a00      	cmp	r2, #0
     bea:	d002      	beq.n	bf2 <i2c_master_init+0x116>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     bec:	2280      	movs	r2, #128	; 0x80
     bee:	05d2      	lsls	r2, r2, #23
     bf0:	4313      	orrs	r3, r2
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
		tmp_ctrla |= config->inactive_timeout;
     bf2:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     bf4:	4313      	orrs	r3, r2
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     bf6:	222c      	movs	r2, #44	; 0x2c
     bf8:	5cb2      	ldrb	r2, [r6, r2]
     bfa:	2a00      	cmp	r2, #0
     bfc:	d103      	bne.n	c06 <i2c_master_init+0x12a>
     bfe:	2280      	movs	r2, #128	; 0x80
     c00:	0492      	lsls	r2, r2, #18
     c02:	4291      	cmp	r1, r2
     c04:	d102      	bne.n	c0c <i2c_master_init+0x130>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     c06:	2280      	movs	r2, #128	; 0x80
     c08:	0512      	lsls	r2, r2, #20
     c0a:	4313      	orrs	r3, r2
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
     c0c:	222d      	movs	r2, #45	; 0x2d
     c0e:	5cb2      	ldrb	r2, [r6, r2]
     c10:	2a00      	cmp	r2, #0
     c12:	d002      	beq.n	c1a <i2c_master_init+0x13e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     c14:	2280      	movs	r2, #128	; 0x80
     c16:	0412      	lsls	r2, r2, #16
     c18:	4313      	orrs	r3, r2
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
     c1a:	222e      	movs	r2, #46	; 0x2e
     c1c:	5cb2      	ldrb	r2, [r6, r2]
     c1e:	2a00      	cmp	r2, #0
     c20:	d002      	beq.n	c28 <i2c_master_init+0x14c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     c22:	2280      	movs	r2, #128	; 0x80
     c24:	03d2      	lsls	r2, r2, #15
     c26:	4313      	orrs	r3, r2
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
     c28:	4642      	mov	r2, r8
     c2a:	6812      	ldr	r2, [r2, #0]
     c2c:	4313      	orrs	r3, r2
     c2e:	4642      	mov	r2, r8
     c30:	6013      	str	r3, [r2, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     c32:	2380      	movs	r3, #128	; 0x80
     c34:	005b      	lsls	r3, r3, #1
     c36:	6053      	str	r3, [r2, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     c38:	4648      	mov	r0, r9
     c3a:	3014      	adds	r0, #20
     c3c:	b2c0      	uxtb	r0, r0
     c3e:	4b52      	ldr	r3, [pc, #328]	; (d88 <i2c_master_init+0x2ac>)
     c40:	4798      	blx	r3
     c42:	0005      	movs	r5, r0
     c44:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
     c46:	27fa      	movs	r7, #250	; 0xfa
     c48:	00bf      	lsls	r7, r7, #2
     c4a:	6833      	ldr	r3, [r6, #0]
     c4c:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     c4e:	6873      	ldr	r3, [r6, #4]
     c50:	469a      	mov	sl, r3
	uint32_t trise       = config->sda_scl_rise_time_ns;
	
	tmp_baud = (int32_t)(div_ceil(
     c52:	4c4e      	ldr	r4, [pc, #312]	; (d8c <i2c_master_init+0x2b0>)
     c54:	47a0      	blx	r4
     c56:	9002      	str	r0, [sp, #8]
     c58:	9103      	str	r1, [sp, #12]
     c5a:	0078      	lsls	r0, r7, #1
     c5c:	47a0      	blx	r4
     c5e:	9000      	str	r0, [sp, #0]
     c60:	9101      	str	r1, [sp, #4]
     c62:	8e30      	ldrh	r0, [r6, #48]	; 0x30
     c64:	4368      	muls	r0, r5
     c66:	47a0      	blx	r4
     c68:	4b49      	ldr	r3, [pc, #292]	; (d90 <i2c_master_init+0x2b4>)
     c6a:	469b      	mov	fp, r3
     c6c:	4a49      	ldr	r2, [pc, #292]	; (d94 <i2c_master_init+0x2b8>)
     c6e:	4b4a      	ldr	r3, [pc, #296]	; (d98 <i2c_master_init+0x2bc>)
     c70:	47d8      	blx	fp
     c72:	4d4a      	ldr	r5, [pc, #296]	; (d9c <i2c_master_init+0x2c0>)
     c74:	2200      	movs	r2, #0
     c76:	4b4a      	ldr	r3, [pc, #296]	; (da0 <i2c_master_init+0x2c4>)
     c78:	47a8      	blx	r5
     c7a:	9004      	str	r0, [sp, #16]
     c7c:	9105      	str	r1, [sp, #20]
     c7e:	0038      	movs	r0, r7
     c80:	47a0      	blx	r4
     c82:	0002      	movs	r2, r0
     c84:	000b      	movs	r3, r1
     c86:	9804      	ldr	r0, [sp, #16]
     c88:	9905      	ldr	r1, [sp, #20]
     c8a:	47d8      	blx	fp
     c8c:	0002      	movs	r2, r0
     c8e:	000b      	movs	r3, r1
     c90:	4c44      	ldr	r4, [pc, #272]	; (da4 <i2c_master_init+0x2c8>)
     c92:	9802      	ldr	r0, [sp, #8]
     c94:	9903      	ldr	r1, [sp, #12]
     c96:	47a0      	blx	r4
     c98:	9a00      	ldr	r2, [sp, #0]
     c9a:	9b01      	ldr	r3, [sp, #4]
     c9c:	47a8      	blx	r5
     c9e:	2200      	movs	r2, #0
     ca0:	4b41      	ldr	r3, [pc, #260]	; (da8 <i2c_master_init+0x2cc>)
     ca2:	47a0      	blx	r4
     ca4:	9a00      	ldr	r2, [sp, #0]
     ca6:	9b01      	ldr	r3, [sp, #4]
     ca8:	4c40      	ldr	r4, [pc, #256]	; (dac <i2c_master_init+0x2d0>)
     caa:	47a0      	blx	r4
     cac:	4b40      	ldr	r3, [pc, #256]	; (db0 <i2c_master_init+0x2d4>)
     cae:	4798      	blx	r3
     cb0:	0004      	movs	r4, r0
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     cb2:	68b2      	ldr	r2, [r6, #8]
     cb4:	2380      	movs	r3, #128	; 0x80
     cb6:	049b      	lsls	r3, r3, #18
     cb8:	429a      	cmp	r2, r3
     cba:	d142      	bne.n	d42 <i2c_master_init+0x266>
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
	uint32_t fscl        = 1000 * config->baud_rate;
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     cbc:	21fa      	movs	r1, #250	; 0xfa
     cbe:	0089      	lsls	r1, r1, #2
     cc0:	4657      	mov	r7, sl
     cc2:	434f      	muls	r7, r1
	tmp_baud = (int32_t)(div_ceil(
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     cc4:	9802      	ldr	r0, [sp, #8]
     cc6:	9903      	ldr	r1, [sp, #12]
     cc8:	0002      	movs	r2, r0
     cca:	000b      	movs	r3, r1
     ccc:	47a8      	blx	r5
     cce:	9000      	str	r0, [sp, #0]
     cd0:	9101      	str	r1, [sp, #4]
     cd2:	0038      	movs	r0, r7
     cd4:	4b2d      	ldr	r3, [pc, #180]	; (d8c <i2c_master_init+0x2b0>)
     cd6:	4798      	blx	r3
     cd8:	2200      	movs	r2, #0
     cda:	4b36      	ldr	r3, [pc, #216]	; (db4 <i2c_master_init+0x2d8>)
     cdc:	47d8      	blx	fp
     cde:	0002      	movs	r2, r0
     ce0:	000b      	movs	r3, r1
     ce2:	9800      	ldr	r0, [sp, #0]
     ce4:	9901      	ldr	r1, [sp, #4]
     ce6:	4e31      	ldr	r6, [pc, #196]	; (dac <i2c_master_init+0x2d0>)
     ce8:	47b0      	blx	r6
     cea:	2200      	movs	r2, #0
     cec:	4b2e      	ldr	r3, [pc, #184]	; (da8 <i2c_master_init+0x2cc>)
     cee:	4e2d      	ldr	r6, [pc, #180]	; (da4 <i2c_master_init+0x2c8>)
     cf0:	47b0      	blx	r6
     cf2:	4b2f      	ldr	r3, [pc, #188]	; (db0 <i2c_master_init+0x2d4>)
     cf4:	4798      	blx	r3
     cf6:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
     cf8:	d006      	beq.n	d08 <i2c_master_init+0x22c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     cfa:	0039      	movs	r1, r7
     cfc:	9807      	ldr	r0, [sp, #28]
     cfe:	4b2e      	ldr	r3, [pc, #184]	; (db8 <i2c_master_init+0x2dc>)
     d00:	4798      	blx	r3
     d02:	3802      	subs	r0, #2
     d04:	1b83      	subs	r3, r0, r6
     d06:	e007      	b.n	d18 <i2c_master_init+0x23c>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     d08:	0079      	lsls	r1, r7, #1
     d0a:	1e48      	subs	r0, r1, #1
     d0c:	9b07      	ldr	r3, [sp, #28]
     d0e:	469c      	mov	ip, r3
     d10:	4460      	add	r0, ip
     d12:	4b29      	ldr	r3, [pc, #164]	; (db8 <i2c_master_init+0x2dc>)
     d14:	4798      	blx	r3
     d16:	1e43      	subs	r3, r0, #1
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     d18:	2cff      	cmp	r4, #255	; 0xff
     d1a:	d803      	bhi.n	d24 <i2c_master_init+0x248>
     d1c:	2bff      	cmp	r3, #255	; 0xff
     d1e:	d903      	bls.n	d28 <i2c_master_init+0x24c>
     d20:	2040      	movs	r0, #64	; 0x40
     d22:	e014      	b.n	d4e <i2c_master_init+0x272>
     d24:	2040      	movs	r0, #64	; 0x40

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
     d26:	e012      	b.n	d4e <i2c_master_init+0x272>
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     d28:	22ff      	movs	r2, #255	; 0xff
     d2a:	4014      	ands	r4, r2
     d2c:	0636      	lsls	r6, r6, #24
     d2e:	4334      	orrs	r4, r6
     d30:	041b      	lsls	r3, r3, #16
     d32:	22ff      	movs	r2, #255	; 0xff
     d34:	0412      	lsls	r2, r2, #16
     d36:	4013      	ands	r3, r2
     d38:	431c      	orrs	r4, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     d3a:	4643      	mov	r3, r8
     d3c:	60dc      	str	r4, [r3, #12]
	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;
     d3e:	2000      	movs	r0, #0
     d40:	e005      	b.n	d4e <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     d42:	2040      	movs	r0, #64	; 0x40
     d44:	2cff      	cmp	r4, #255	; 0xff
     d46:	d802      	bhi.n	d4e <i2c_master_init+0x272>

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
     d48:	2600      	movs	r6, #0
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
     d4a:	2300      	movs	r3, #0
     d4c:	e7ec      	b.n	d28 <i2c_master_init+0x24c>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     d4e:	b00b      	add	sp, #44	; 0x2c
     d50:	bc3c      	pop	{r2, r3, r4, r5}
     d52:	4690      	mov	r8, r2
     d54:	4699      	mov	r9, r3
     d56:	46a2      	mov	sl, r4
     d58:	46ab      	mov	fp, r5
     d5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d5c:	000013a1 	.word	0x000013a1
     d60:	40000400 	.word	0x40000400
     d64:	00002165 	.word	0x00002165
     d68:	000020d9 	.word	0x000020d9
     d6c:	0000124d 	.word	0x0000124d
     d70:	00000e89 	.word	0x00000e89
     d74:	00001ae5 	.word	0x00001ae5
     d78:	200001b8 	.word	0x200001b8
     d7c:	00001299 	.word	0x00001299
     d80:	0000225d 	.word	0x0000225d
     d84:	41002000 	.word	0x41002000
     d88:	00002181 	.word	0x00002181
     d8c:	00003ef5 	.word	0x00003ef5
     d90:	000032ed 	.word	0x000032ed
     d94:	e826d695 	.word	0xe826d695
     d98:	3e112e0b 	.word	0x3e112e0b
     d9c:	00002669 	.word	0x00002669
     da0:	40240000 	.word	0x40240000
     da4:	000037e1 	.word	0x000037e1
     da8:	3ff00000 	.word	0x3ff00000
     dac:	00002cc1 	.word	0x00002cc1
     db0:	00003e89 	.word	0x00003e89
     db4:	40080000 	.word	0x40080000
     db8:	000024f9 	.word	0x000024f9

00000dbc <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     dbc:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     dbe:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     dc0:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     dc2:	421a      	tst	r2, r3
     dc4:	d1fc      	bne.n	dc0 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     dc6:	4770      	bx	lr

00000dc8 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     dc8:	b570      	push	{r4, r5, r6, lr}
     dca:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     dcc:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     dce:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     dd0:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
     dd2:	8b85      	ldrh	r5, [r0, #28]
     dd4:	1b5d      	subs	r5, r3, r5
     dd6:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     dd8:	8b83      	ldrh	r3, [r0, #28]
     dda:	3b01      	subs	r3, #1
     ddc:	b29b      	uxth	r3, r3
     dde:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     de0:	0113      	lsls	r3, r2, #4
     de2:	d50c      	bpl.n	dfe <_i2c_master_read+0x36>
		if (module->send_nack && module->buffer_remaining == 1) {
     de4:	7ac3      	ldrb	r3, [r0, #11]
     de6:	2b00      	cmp	r3, #0
     de8:	d015      	beq.n	e16 <_i2c_master_read+0x4e>
     dea:	8b83      	ldrh	r3, [r0, #28]
     dec:	b29b      	uxth	r3, r3
     dee:	2b01      	cmp	r3, #1
     df0:	d111      	bne.n	e16 <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     df2:	6873      	ldr	r3, [r6, #4]
     df4:	2280      	movs	r2, #128	; 0x80
     df6:	02d2      	lsls	r2, r2, #11
     df8:	4313      	orrs	r3, r2
     dfa:	6073      	str	r3, [r6, #4]
     dfc:	e00b      	b.n	e16 <_i2c_master_read+0x4e>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
     dfe:	7ac3      	ldrb	r3, [r0, #11]
     e00:	2b00      	cmp	r3, #0
     e02:	d008      	beq.n	e16 <_i2c_master_read+0x4e>
     e04:	8b83      	ldrh	r3, [r0, #28]
     e06:	b29b      	uxth	r3, r3
     e08:	2b00      	cmp	r3, #0
     e0a:	d104      	bne.n	e16 <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     e0c:	6873      	ldr	r3, [r6, #4]
     e0e:	2280      	movs	r2, #128	; 0x80
     e10:	02d2      	lsls	r2, r2, #11
     e12:	4313      	orrs	r3, r2
     e14:	6073      	str	r3, [r6, #4]
		}
	}

	if (module->buffer_remaining == 0) {
     e16:	8ba3      	ldrh	r3, [r4, #28]
     e18:	b29b      	uxth	r3, r3
     e1a:	2b00      	cmp	r3, #0
     e1c:	d10a      	bne.n	e34 <_i2c_master_read+0x6c>
		if (module->send_stop) {
     e1e:	7aa3      	ldrb	r3, [r4, #10]
     e20:	2b00      	cmp	r3, #0
     e22:	d007      	beq.n	e34 <_i2c_master_read+0x6c>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     e24:	0020      	movs	r0, r4
     e26:	4b08      	ldr	r3, [pc, #32]	; (e48 <_i2c_master_read+0x80>)
     e28:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     e2a:	6873      	ldr	r3, [r6, #4]
     e2c:	22c0      	movs	r2, #192	; 0xc0
     e2e:	0292      	lsls	r2, r2, #10
     e30:	4313      	orrs	r3, r2
     e32:	6073      	str	r3, [r6, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     e34:	0020      	movs	r0, r4
     e36:	4b04      	ldr	r3, [pc, #16]	; (e48 <_i2c_master_read+0x80>)
     e38:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     e3a:	6a23      	ldr	r3, [r4, #32]
     e3c:	195d      	adds	r5, r3, r5
     e3e:	2328      	movs	r3, #40	; 0x28
     e40:	5cf3      	ldrb	r3, [r6, r3]
     e42:	b2db      	uxtb	r3, r3
     e44:	702b      	strb	r3, [r5, #0]
}
     e46:	bd70      	pop	{r4, r5, r6, pc}
     e48:	00000dbd 	.word	0x00000dbd

00000e4c <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     e4c:	b570      	push	{r4, r5, r6, lr}
     e4e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     e50:	6806      	ldr	r6, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     e52:	8b73      	ldrh	r3, [r6, #26]
     e54:	075b      	lsls	r3, r3, #29
     e56:	d503      	bpl.n	e60 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     e58:	221e      	movs	r2, #30
     e5a:	2325      	movs	r3, #37	; 0x25
     e5c:	54c2      	strb	r2, [r0, r3]
		/* Do not write more data */
		return;
     e5e:	e00f      	b.n	e80 <_i2c_master_write+0x34>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
     e60:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
     e62:	8b85      	ldrh	r5, [r0, #28]
     e64:	1b5d      	subs	r5, r3, r5
     e66:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     e68:	8b83      	ldrh	r3, [r0, #28]
     e6a:	3b01      	subs	r3, #1
     e6c:	b29b      	uxth	r3, r3
     e6e:	8383      	strh	r3, [r0, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
     e70:	4b04      	ldr	r3, [pc, #16]	; (e84 <_i2c_master_write+0x38>)
     e72:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     e74:	6a23      	ldr	r3, [r4, #32]
     e76:	195d      	adds	r5, r3, r5
     e78:	782b      	ldrb	r3, [r5, #0]
     e7a:	b2db      	uxtb	r3, r3
     e7c:	2228      	movs	r2, #40	; 0x28
     e7e:	54b3      	strb	r3, [r6, r2]
}
     e80:	bd70      	pop	{r4, r5, r6, pc}
     e82:	46c0      	nop			; (mov r8, r8)
     e84:	00000dbd 	.word	0x00000dbd

00000e88 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     e88:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     e8a:	0080      	lsls	r0, r0, #2
     e8c:	4b6f      	ldr	r3, [pc, #444]	; (104c <_i2c_master_interrupt_handler+0x1c4>)
     e8e:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     e90:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     e92:	682b      	ldr	r3, [r5, #0]
     e94:	011b      	lsls	r3, r3, #4
     e96:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     e98:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     e9a:	7e26      	ldrb	r6, [r4, #24]
     e9c:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     e9e:	8b63      	ldrh	r3, [r4, #26]
     ea0:	b29b      	uxth	r3, r3
     ea2:	2b00      	cmp	r3, #0
     ea4:	d135      	bne.n	f12 <_i2c_master_interrupt_handler+0x8a>
     ea6:	8ba3      	ldrh	r3, [r4, #28]
     ea8:	b29b      	uxth	r3, r3
     eaa:	2b00      	cmp	r3, #0
     eac:	d031      	beq.n	f12 <_i2c_master_interrupt_handler+0x8a>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     eae:	7e2b      	ldrb	r3, [r5, #24]
     eb0:	07db      	lsls	r3, r3, #31
     eb2:	d51b      	bpl.n	eec <_i2c_master_interrupt_handler+0x64>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     eb4:	2301      	movs	r3, #1
     eb6:	762b      	strb	r3, [r5, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     eb8:	8b6b      	ldrh	r3, [r5, #26]
     eba:	079b      	lsls	r3, r3, #30
     ebc:	d503      	bpl.n	ec6 <_i2c_master_interrupt_handler+0x3e>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
     ebe:	2241      	movs	r2, #65	; 0x41
     ec0:	2325      	movs	r3, #37	; 0x25
     ec2:	54e2      	strb	r2, [r4, r3]
     ec4:	e012      	b.n	eec <_i2c_master_interrupt_handler+0x64>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     ec6:	8b6b      	ldrh	r3, [r5, #26]
     ec8:	075b      	lsls	r3, r3, #29
     eca:	d50f      	bpl.n	eec <_i2c_master_interrupt_handler+0x64>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     ecc:	2218      	movs	r2, #24
     ece:	2325      	movs	r3, #37	; 0x25
     ed0:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     ed2:	2300      	movs	r3, #0
     ed4:	83a3      	strh	r3, [r4, #28]

			if (module->send_stop) {
     ed6:	7aa3      	ldrb	r3, [r4, #10]
     ed8:	2b00      	cmp	r3, #0
     eda:	d007      	beq.n	eec <_i2c_master_interrupt_handler+0x64>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
     edc:	0020      	movs	r0, r4
     ede:	4b5c      	ldr	r3, [pc, #368]	; (1050 <_i2c_master_interrupt_handler+0x1c8>)
     ee0:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     ee2:	686b      	ldr	r3, [r5, #4]
     ee4:	22c0      	movs	r2, #192	; 0xc0
     ee6:	0292      	lsls	r2, r2, #10
     ee8:	4313      	orrs	r3, r2
     eea:	606b      	str	r3, [r5, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
     eec:	8ba3      	ldrh	r3, [r4, #28]
     eee:	b29b      	uxth	r3, r3
     ef0:	8363      	strh	r3, [r4, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
     ef2:	2325      	movs	r3, #37	; 0x25
     ef4:	5ce3      	ldrb	r3, [r4, r3]
     ef6:	2b05      	cmp	r3, #5
     ef8:	d156      	bne.n	fa8 <_i2c_master_interrupt_handler+0x120>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     efa:	331f      	adds	r3, #31
     efc:	5ce3      	ldrb	r3, [r4, r3]
     efe:	2b00      	cmp	r3, #0
     f00:	d103      	bne.n	f0a <_i2c_master_interrupt_handler+0x82>
			_i2c_master_write(module);
     f02:	0020      	movs	r0, r4
     f04:	4b53      	ldr	r3, [pc, #332]	; (1054 <_i2c_master_interrupt_handler+0x1cc>)
     f06:	4798      	blx	r3
     f08:	e04e      	b.n	fa8 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
     f0a:	0020      	movs	r0, r4
     f0c:	4b52      	ldr	r3, [pc, #328]	; (1058 <_i2c_master_interrupt_handler+0x1d0>)
     f0e:	4798      	blx	r3
     f10:	e04a      	b.n	fa8 <_i2c_master_interrupt_handler+0x120>
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     f12:	8b63      	ldrh	r3, [r4, #26]
     f14:	b29b      	uxth	r3, r3
     f16:	2b00      	cmp	r3, #0
     f18:	d026      	beq.n	f68 <_i2c_master_interrupt_handler+0xe0>
     f1a:	8ba3      	ldrh	r3, [r4, #28]
     f1c:	b29b      	uxth	r3, r3
     f1e:	2b00      	cmp	r3, #0
     f20:	d122      	bne.n	f68 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
     f22:	3325      	adds	r3, #37	; 0x25
     f24:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     f26:	2b05      	cmp	r3, #5
     f28:	d11e      	bne.n	f68 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     f2a:	331f      	adds	r3, #31
     f2c:	5ce3      	ldrb	r3, [r4, r3]
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
     f2e:	2b00      	cmp	r3, #0
     f30:	d11a      	bne.n	f68 <_i2c_master_interrupt_handler+0xe0>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     f32:	3303      	adds	r3, #3
     f34:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     f36:	2300      	movs	r3, #0
     f38:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     f3a:	3325      	adds	r3, #37	; 0x25
     f3c:	2200      	movs	r2, #0
     f3e:	54e2      	strb	r2, [r4, r3]

		if (module->send_stop) {
     f40:	7aa3      	ldrb	r3, [r4, #10]
     f42:	2b00      	cmp	r3, #0
     f44:	d008      	beq.n	f58 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     f46:	0020      	movs	r0, r4
     f48:	4b41      	ldr	r3, [pc, #260]	; (1050 <_i2c_master_interrupt_handler+0x1c8>)
     f4a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     f4c:	686b      	ldr	r3, [r5, #4]
     f4e:	22c0      	movs	r2, #192	; 0xc0
     f50:	0292      	lsls	r2, r2, #10
     f52:	4313      	orrs	r3, r2
     f54:	606b      	str	r3, [r5, #4]
     f56:	e001      	b.n	f5c <_i2c_master_interrupt_handler+0xd4>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     f58:	2301      	movs	r3, #1
     f5a:	762b      	strb	r3, [r5, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     f5c:	07f3      	lsls	r3, r6, #31
     f5e:	d523      	bpl.n	fa8 <_i2c_master_interrupt_handler+0x120>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     f60:	68e3      	ldr	r3, [r4, #12]
     f62:	0020      	movs	r0, r4
     f64:	4798      	blx	r3
     f66:	e01f      	b.n	fa8 <_i2c_master_interrupt_handler+0x120>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     f68:	8b63      	ldrh	r3, [r4, #26]
     f6a:	b29b      	uxth	r3, r3
     f6c:	2b00      	cmp	r3, #0
     f6e:	d01b      	beq.n	fa8 <_i2c_master_interrupt_handler+0x120>
     f70:	8ba3      	ldrh	r3, [r4, #28]
     f72:	b29b      	uxth	r3, r3
     f74:	2b00      	cmp	r3, #0
     f76:	d017      	beq.n	fa8 <_i2c_master_interrupt_handler+0x120>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     f78:	8b6b      	ldrh	r3, [r5, #26]
     f7a:	069b      	lsls	r3, r3, #26
     f7c:	d409      	bmi.n	f92 <_i2c_master_interrupt_handler+0x10a>
     f7e:	2a00      	cmp	r2, #0
     f80:	d003      	beq.n	f8a <_i2c_master_interrupt_handler+0x102>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     f82:	8ba3      	ldrh	r3, [r4, #28]
     f84:	b29b      	uxth	r3, r3
     f86:	2b01      	cmp	r3, #1
     f88:	d003      	beq.n	f92 <_i2c_master_interrupt_handler+0x10a>
			module->status = STATUS_ERR_PACKET_COLLISION;
     f8a:	2241      	movs	r2, #65	; 0x41
     f8c:	2325      	movs	r3, #37	; 0x25
     f8e:	54e2      	strb	r2, [r4, r3]
     f90:	e00a      	b.n	fa8 <_i2c_master_interrupt_handler+0x120>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     f92:	2324      	movs	r3, #36	; 0x24
     f94:	5ce3      	ldrb	r3, [r4, r3]
     f96:	2b00      	cmp	r3, #0
     f98:	d103      	bne.n	fa2 <_i2c_master_interrupt_handler+0x11a>
			_i2c_master_write(module);
     f9a:	0020      	movs	r0, r4
     f9c:	4b2d      	ldr	r3, [pc, #180]	; (1054 <_i2c_master_interrupt_handler+0x1cc>)
     f9e:	4798      	blx	r3
     fa0:	e002      	b.n	fa8 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
     fa2:	0020      	movs	r0, r4
     fa4:	4b2c      	ldr	r3, [pc, #176]	; (1058 <_i2c_master_interrupt_handler+0x1d0>)
     fa6:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     fa8:	8b63      	ldrh	r3, [r4, #26]
     faa:	b29b      	uxth	r3, r3
     fac:	2b00      	cmp	r3, #0
     fae:	d02a      	beq.n	1006 <_i2c_master_interrupt_handler+0x17e>
     fb0:	8ba3      	ldrh	r3, [r4, #28]
     fb2:	b29b      	uxth	r3, r3
     fb4:	2b00      	cmp	r3, #0
     fb6:	d126      	bne.n	1006 <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
     fb8:	3325      	adds	r3, #37	; 0x25
     fba:	5ce3      	ldrb	r3, [r4, r3]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     fbc:	2b05      	cmp	r3, #5
     fbe:	d122      	bne.n	1006 <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     fc0:	331f      	adds	r3, #31
     fc2:	5ce3      	ldrb	r3, [r4, r3]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
     fc4:	2b01      	cmp	r3, #1
     fc6:	d11e      	bne.n	1006 <_i2c_master_interrupt_handler+0x17e>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     fc8:	7e2b      	ldrb	r3, [r5, #24]
     fca:	079b      	lsls	r3, r3, #30
     fcc:	d501      	bpl.n	fd2 <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     fce:	2302      	movs	r3, #2
     fd0:	762b      	strb	r3, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     fd2:	2303      	movs	r3, #3
     fd4:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
     fd6:	2300      	movs	r3, #0
     fd8:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     fda:	3325      	adds	r3, #37	; 0x25
     fdc:	2200      	movs	r2, #0
     fde:	54e2      	strb	r2, [r4, r3]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     fe0:	07b3      	lsls	r3, r6, #30
     fe2:	d507      	bpl.n	ff4 <_i2c_master_interrupt_handler+0x16c>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     fe4:	2324      	movs	r3, #36	; 0x24
     fe6:	5ce3      	ldrb	r3, [r4, r3]
     fe8:	2b01      	cmp	r3, #1
     fea:	d103      	bne.n	ff4 <_i2c_master_interrupt_handler+0x16c>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     fec:	6923      	ldr	r3, [r4, #16]
     fee:	0020      	movs	r0, r4
     ff0:	4798      	blx	r3
     ff2:	e008      	b.n	1006 <_i2c_master_interrupt_handler+0x17e>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     ff4:	07f3      	lsls	r3, r6, #31
     ff6:	d506      	bpl.n	1006 <_i2c_master_interrupt_handler+0x17e>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     ff8:	2324      	movs	r3, #36	; 0x24
     ffa:	5ce3      	ldrb	r3, [r4, r3]
     ffc:	2b00      	cmp	r3, #0
     ffe:	d102      	bne.n	1006 <_i2c_master_interrupt_handler+0x17e>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1000:	68e3      	ldr	r3, [r4, #12]
    1002:	0020      	movs	r0, r4
    1004:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1006:	2325      	movs	r3, #37	; 0x25
    1008:	5ce3      	ldrb	r3, [r4, r3]
    100a:	2b05      	cmp	r3, #5
    100c:	d01c      	beq.n	1048 <_i2c_master_interrupt_handler+0x1c0>
    100e:	2325      	movs	r3, #37	; 0x25
    1010:	5ce3      	ldrb	r3, [r4, r3]
    1012:	2b00      	cmp	r3, #0
    1014:	d018      	beq.n	1048 <_i2c_master_interrupt_handler+0x1c0>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1016:	2303      	movs	r3, #3
    1018:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    101a:	2300      	movs	r3, #0
    101c:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    101e:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1020:	3325      	adds	r3, #37	; 0x25
    1022:	5ce3      	ldrb	r3, [r4, r3]
    1024:	2b41      	cmp	r3, #65	; 0x41
    1026:	d00a      	beq.n	103e <_i2c_master_interrupt_handler+0x1b6>
    1028:	7aa3      	ldrb	r3, [r4, #10]
    102a:	2b00      	cmp	r3, #0
    102c:	d007      	beq.n	103e <_i2c_master_interrupt_handler+0x1b6>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
    102e:	0020      	movs	r0, r4
    1030:	4b07      	ldr	r3, [pc, #28]	; (1050 <_i2c_master_interrupt_handler+0x1c8>)
    1032:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1034:	686b      	ldr	r3, [r5, #4]
    1036:	22e0      	movs	r2, #224	; 0xe0
    1038:	02d2      	lsls	r2, r2, #11
    103a:	4313      	orrs	r3, r2
    103c:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    103e:	0773      	lsls	r3, r6, #29
    1040:	d502      	bpl.n	1048 <_i2c_master_interrupt_handler+0x1c0>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1042:	6963      	ldr	r3, [r4, #20]
    1044:	0020      	movs	r0, r4
    1046:	4798      	blx	r3
		}
	}
}
    1048:	bd70      	pop	{r4, r5, r6, pc}
    104a:	46c0      	nop			; (mov r8, r8)
    104c:	200001b8 	.word	0x200001b8
    1050:	00000dbd 	.word	0x00000dbd
    1054:	00000e4d 	.word	0x00000e4d
    1058:	00000dc9 	.word	0x00000dc9

0000105c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    105c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    105e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1060:	2340      	movs	r3, #64	; 0x40
    1062:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1064:	4281      	cmp	r1, r0
    1066:	d201      	bcs.n	106c <_sercom_get_sync_baud_val+0x10>
    1068:	e00a      	b.n	1080 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    106a:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    106c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    106e:	1c63      	adds	r3, r4, #1
    1070:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1072:	4288      	cmp	r0, r1
    1074:	d9f9      	bls.n	106a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1076:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1078:	2cff      	cmp	r4, #255	; 0xff
    107a:	d801      	bhi.n	1080 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    107c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    107e:	2300      	movs	r3, #0
	}
}
    1080:	0018      	movs	r0, r3
    1082:	bd10      	pop	{r4, pc}

00001084 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1084:	b5f0      	push	{r4, r5, r6, r7, lr}
    1086:	465f      	mov	r7, fp
    1088:	4656      	mov	r6, sl
    108a:	464d      	mov	r5, r9
    108c:	4644      	mov	r4, r8
    108e:	b4f0      	push	{r4, r5, r6, r7}
    1090:	b089      	sub	sp, #36	; 0x24
    1092:	000c      	movs	r4, r1
    1094:	9205      	str	r2, [sp, #20]
    1096:	aa12      	add	r2, sp, #72	; 0x48
    1098:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    109a:	0002      	movs	r2, r0
    109c:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    109e:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    10a0:	42a2      	cmp	r2, r4
    10a2:	d900      	bls.n	10a6 <_sercom_get_async_baud_val+0x22>
    10a4:	e0c6      	b.n	1234 <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    10a6:	2b00      	cmp	r3, #0
    10a8:	d151      	bne.n	114e <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    10aa:	0002      	movs	r2, r0
    10ac:	0008      	movs	r0, r1
    10ae:	2100      	movs	r1, #0
    10b0:	4d64      	ldr	r5, [pc, #400]	; (1244 <_sercom_get_async_baud_val+0x1c0>)
    10b2:	47a8      	blx	r5
    10b4:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    10b6:	0026      	movs	r6, r4
    10b8:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    10ba:	2300      	movs	r3, #0
    10bc:	2400      	movs	r4, #0
    10be:	9300      	str	r3, [sp, #0]
    10c0:	9401      	str	r4, [sp, #4]
    10c2:	2200      	movs	r2, #0
    10c4:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    10c6:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    10c8:	2120      	movs	r1, #32
    10ca:	468c      	mov	ip, r1
    10cc:	391f      	subs	r1, #31
    10ce:	9602      	str	r6, [sp, #8]
    10d0:	9703      	str	r7, [sp, #12]
    10d2:	2420      	movs	r4, #32
    10d4:	4264      	negs	r4, r4
    10d6:	1904      	adds	r4, r0, r4
    10d8:	d403      	bmi.n	10e2 <_sercom_get_async_baud_val+0x5e>
    10da:	000d      	movs	r5, r1
    10dc:	40a5      	lsls	r5, r4
    10de:	46a8      	mov	r8, r5
    10e0:	e004      	b.n	10ec <_sercom_get_async_baud_val+0x68>
    10e2:	4664      	mov	r4, ip
    10e4:	1a24      	subs	r4, r4, r0
    10e6:	000d      	movs	r5, r1
    10e8:	40e5      	lsrs	r5, r4
    10ea:	46a8      	mov	r8, r5
    10ec:	000c      	movs	r4, r1
    10ee:	4084      	lsls	r4, r0
    10f0:	46a1      	mov	r9, r4

		r = r << 1;
    10f2:	0014      	movs	r4, r2
    10f4:	001d      	movs	r5, r3
    10f6:	18a4      	adds	r4, r4, r2
    10f8:	415d      	adcs	r5, r3
    10fa:	0022      	movs	r2, r4
    10fc:	002b      	movs	r3, r5

		if (n & bit_shift) {
    10fe:	4646      	mov	r6, r8
    1100:	465f      	mov	r7, fp
    1102:	423e      	tst	r6, r7
    1104:	d003      	beq.n	110e <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    1106:	000e      	movs	r6, r1
    1108:	4326      	orrs	r6, r4
    110a:	0032      	movs	r2, r6
    110c:	002b      	movs	r3, r5
		}

		if (r >= d) {
    110e:	9c02      	ldr	r4, [sp, #8]
    1110:	9d03      	ldr	r5, [sp, #12]
    1112:	429d      	cmp	r5, r3
    1114:	d80f      	bhi.n	1136 <_sercom_get_async_baud_val+0xb2>
    1116:	d101      	bne.n	111c <_sercom_get_async_baud_val+0x98>
    1118:	4294      	cmp	r4, r2
    111a:	d80c      	bhi.n	1136 <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    111c:	9c02      	ldr	r4, [sp, #8]
    111e:	9d03      	ldr	r5, [sp, #12]
    1120:	1b12      	subs	r2, r2, r4
    1122:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1124:	464d      	mov	r5, r9
    1126:	9e00      	ldr	r6, [sp, #0]
    1128:	9f01      	ldr	r7, [sp, #4]
    112a:	4335      	orrs	r5, r6
    112c:	003c      	movs	r4, r7
    112e:	4646      	mov	r6, r8
    1130:	4334      	orrs	r4, r6
    1132:	9500      	str	r5, [sp, #0]
    1134:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1136:	3801      	subs	r0, #1
    1138:	d2cb      	bcs.n	10d2 <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    113a:	2200      	movs	r2, #0
    113c:	2301      	movs	r3, #1
    113e:	9800      	ldr	r0, [sp, #0]
    1140:	9901      	ldr	r1, [sp, #4]
    1142:	1a12      	subs	r2, r2, r0
    1144:	418b      	sbcs	r3, r1
    1146:	0c12      	lsrs	r2, r2, #16
    1148:	041b      	lsls	r3, r3, #16
    114a:	431a      	orrs	r2, r3
    114c:	e06f      	b.n	122e <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    114e:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1150:	2b01      	cmp	r3, #1
    1152:	d16c      	bne.n	122e <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1154:	0f63      	lsrs	r3, r4, #29
    1156:	9304      	str	r3, [sp, #16]
    1158:	00e3      	lsls	r3, r4, #3
    115a:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    115c:	000a      	movs	r2, r1
    115e:	2300      	movs	r3, #0
    1160:	2100      	movs	r1, #0
    1162:	4c38      	ldr	r4, [pc, #224]	; (1244 <_sercom_get_async_baud_val+0x1c0>)
    1164:	47a0      	blx	r4
    1166:	0004      	movs	r4, r0
    1168:	000d      	movs	r5, r1
    116a:	2300      	movs	r3, #0
    116c:	469c      	mov	ip, r3
    116e:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1170:	3320      	adds	r3, #32
    1172:	469b      	mov	fp, r3
    1174:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1176:	4663      	mov	r3, ip
    1178:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    117a:	2300      	movs	r3, #0
    117c:	9302      	str	r3, [sp, #8]
    117e:	2200      	movs	r2, #0
    1180:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1182:	213f      	movs	r1, #63	; 0x3f
    1184:	9400      	str	r4, [sp, #0]
    1186:	9501      	str	r5, [sp, #4]
    1188:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    118a:	2120      	movs	r1, #32
    118c:	4249      	negs	r1, r1
    118e:	1879      	adds	r1, r7, r1
    1190:	d403      	bmi.n	119a <_sercom_get_async_baud_val+0x116>
    1192:	0030      	movs	r0, r6
    1194:	4088      	lsls	r0, r1
    1196:	4684      	mov	ip, r0
    1198:	e004      	b.n	11a4 <_sercom_get_async_baud_val+0x120>
    119a:	4659      	mov	r1, fp
    119c:	1bc9      	subs	r1, r1, r7
    119e:	0030      	movs	r0, r6
    11a0:	40c8      	lsrs	r0, r1
    11a2:	4684      	mov	ip, r0
    11a4:	0031      	movs	r1, r6
    11a6:	40b9      	lsls	r1, r7
    11a8:	4689      	mov	r9, r1

		r = r << 1;
    11aa:	0010      	movs	r0, r2
    11ac:	0019      	movs	r1, r3
    11ae:	1880      	adds	r0, r0, r2
    11b0:	4159      	adcs	r1, r3
    11b2:	0002      	movs	r2, r0
    11b4:	000b      	movs	r3, r1

		if (n & bit_shift) {
    11b6:	4644      	mov	r4, r8
    11b8:	464d      	mov	r5, r9
    11ba:	402c      	ands	r4, r5
    11bc:	46a2      	mov	sl, r4
    11be:	4664      	mov	r4, ip
    11c0:	9d04      	ldr	r5, [sp, #16]
    11c2:	402c      	ands	r4, r5
    11c4:	46a4      	mov	ip, r4
    11c6:	4654      	mov	r4, sl
    11c8:	4665      	mov	r5, ip
    11ca:	432c      	orrs	r4, r5
    11cc:	d003      	beq.n	11d6 <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    11ce:	0034      	movs	r4, r6
    11d0:	4304      	orrs	r4, r0
    11d2:	0022      	movs	r2, r4
    11d4:	000b      	movs	r3, r1
		}

		if (r >= d) {
    11d6:	9800      	ldr	r0, [sp, #0]
    11d8:	9901      	ldr	r1, [sp, #4]
    11da:	4299      	cmp	r1, r3
    11dc:	d80a      	bhi.n	11f4 <_sercom_get_async_baud_val+0x170>
    11de:	d101      	bne.n	11e4 <_sercom_get_async_baud_val+0x160>
    11e0:	4290      	cmp	r0, r2
    11e2:	d807      	bhi.n	11f4 <_sercom_get_async_baud_val+0x170>
			r = r - d;
    11e4:	9800      	ldr	r0, [sp, #0]
    11e6:	9901      	ldr	r1, [sp, #4]
    11e8:	1a12      	subs	r2, r2, r0
    11ea:	418b      	sbcs	r3, r1
			q |= bit_shift;
    11ec:	9902      	ldr	r1, [sp, #8]
    11ee:	4648      	mov	r0, r9
    11f0:	4301      	orrs	r1, r0
    11f2:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    11f4:	3f01      	subs	r7, #1
    11f6:	d2c8      	bcs.n	118a <_sercom_get_async_baud_val+0x106>
    11f8:	9c00      	ldr	r4, [sp, #0]
    11fa:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    11fc:	9902      	ldr	r1, [sp, #8]
    11fe:	9a07      	ldr	r2, [sp, #28]
    1200:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1202:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1204:	4910      	ldr	r1, [pc, #64]	; (1248 <_sercom_get_async_baud_val+0x1c4>)
    1206:	428b      	cmp	r3, r1
    1208:	d90b      	bls.n	1222 <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    120a:	9b06      	ldr	r3, [sp, #24]
    120c:	3301      	adds	r3, #1
    120e:	b2db      	uxtb	r3, r3
    1210:	0019      	movs	r1, r3
    1212:	9306      	str	r3, [sp, #24]
    1214:	0013      	movs	r3, r2
    1216:	3301      	adds	r3, #1
    1218:	9307      	str	r3, [sp, #28]
    121a:	2908      	cmp	r1, #8
    121c:	d1ad      	bne.n	117a <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    121e:	2540      	movs	r5, #64	; 0x40
    1220:	e008      	b.n	1234 <_sercom_get_async_baud_val+0x1b0>
    1222:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1224:	9a06      	ldr	r2, [sp, #24]
    1226:	2a08      	cmp	r2, #8
    1228:	d004      	beq.n	1234 <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    122a:	0352      	lsls	r2, r2, #13
    122c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    122e:	9b05      	ldr	r3, [sp, #20]
    1230:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1232:	2500      	movs	r5, #0
}
    1234:	0028      	movs	r0, r5
    1236:	b009      	add	sp, #36	; 0x24
    1238:	bc3c      	pop	{r2, r3, r4, r5}
    123a:	4690      	mov	r8, r2
    123c:	4699      	mov	r9, r3
    123e:	46a2      	mov	sl, r4
    1240:	46ab      	mov	fp, r5
    1242:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1244:	00002611 	.word	0x00002611
    1248:	00001fff 	.word	0x00001fff

0000124c <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    124c:	b510      	push	{r4, lr}
    124e:	b082      	sub	sp, #8
    1250:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1252:	4b0e      	ldr	r3, [pc, #56]	; (128c <sercom_set_gclk_generator+0x40>)
    1254:	781b      	ldrb	r3, [r3, #0]
    1256:	2b00      	cmp	r3, #0
    1258:	d001      	beq.n	125e <sercom_set_gclk_generator+0x12>
    125a:	2900      	cmp	r1, #0
    125c:	d00d      	beq.n	127a <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    125e:	a901      	add	r1, sp, #4
    1260:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1262:	2013      	movs	r0, #19
    1264:	4b0a      	ldr	r3, [pc, #40]	; (1290 <sercom_set_gclk_generator+0x44>)
    1266:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1268:	2013      	movs	r0, #19
    126a:	4b0a      	ldr	r3, [pc, #40]	; (1294 <sercom_set_gclk_generator+0x48>)
    126c:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    126e:	4b07      	ldr	r3, [pc, #28]	; (128c <sercom_set_gclk_generator+0x40>)
    1270:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1272:	2201      	movs	r2, #1
    1274:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1276:	2000      	movs	r0, #0
    1278:	e006      	b.n	1288 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    127a:	4b04      	ldr	r3, [pc, #16]	; (128c <sercom_set_gclk_generator+0x40>)
    127c:	785b      	ldrb	r3, [r3, #1]
    127e:	4283      	cmp	r3, r0
    1280:	d001      	beq.n	1286 <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1282:	201d      	movs	r0, #29
    1284:	e000      	b.n	1288 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1286:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1288:	b002      	add	sp, #8
    128a:	bd10      	pop	{r4, pc}
    128c:	2000008c 	.word	0x2000008c
    1290:	00002165 	.word	0x00002165
    1294:	000020d9 	.word	0x000020d9

00001298 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1298:	4b2e      	ldr	r3, [pc, #184]	; (1354 <_sercom_get_default_pad+0xbc>)
    129a:	4298      	cmp	r0, r3
    129c:	d01c      	beq.n	12d8 <_sercom_get_default_pad+0x40>
    129e:	d803      	bhi.n	12a8 <_sercom_get_default_pad+0x10>
    12a0:	4b2d      	ldr	r3, [pc, #180]	; (1358 <_sercom_get_default_pad+0xc0>)
    12a2:	4298      	cmp	r0, r3
    12a4:	d007      	beq.n	12b6 <_sercom_get_default_pad+0x1e>
    12a6:	e04a      	b.n	133e <_sercom_get_default_pad+0xa6>
    12a8:	4b2c      	ldr	r3, [pc, #176]	; (135c <_sercom_get_default_pad+0xc4>)
    12aa:	4298      	cmp	r0, r3
    12ac:	d025      	beq.n	12fa <_sercom_get_default_pad+0x62>
    12ae:	4b2c      	ldr	r3, [pc, #176]	; (1360 <_sercom_get_default_pad+0xc8>)
    12b0:	4298      	cmp	r0, r3
    12b2:	d033      	beq.n	131c <_sercom_get_default_pad+0x84>
    12b4:	e043      	b.n	133e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12b6:	2901      	cmp	r1, #1
    12b8:	d006      	beq.n	12c8 <_sercom_get_default_pad+0x30>
    12ba:	2900      	cmp	r1, #0
    12bc:	d041      	beq.n	1342 <_sercom_get_default_pad+0xaa>
    12be:	2902      	cmp	r1, #2
    12c0:	d006      	beq.n	12d0 <_sercom_get_default_pad+0x38>
    12c2:	2903      	cmp	r1, #3
    12c4:	d006      	beq.n	12d4 <_sercom_get_default_pad+0x3c>
    12c6:	e001      	b.n	12cc <_sercom_get_default_pad+0x34>
    12c8:	4826      	ldr	r0, [pc, #152]	; (1364 <_sercom_get_default_pad+0xcc>)
    12ca:	e041      	b.n	1350 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    12cc:	2000      	movs	r0, #0
    12ce:	e03f      	b.n	1350 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12d0:	4825      	ldr	r0, [pc, #148]	; (1368 <_sercom_get_default_pad+0xd0>)
    12d2:	e03d      	b.n	1350 <_sercom_get_default_pad+0xb8>
    12d4:	4825      	ldr	r0, [pc, #148]	; (136c <_sercom_get_default_pad+0xd4>)
    12d6:	e03b      	b.n	1350 <_sercom_get_default_pad+0xb8>
    12d8:	2901      	cmp	r1, #1
    12da:	d006      	beq.n	12ea <_sercom_get_default_pad+0x52>
    12dc:	2900      	cmp	r1, #0
    12de:	d032      	beq.n	1346 <_sercom_get_default_pad+0xae>
    12e0:	2902      	cmp	r1, #2
    12e2:	d006      	beq.n	12f2 <_sercom_get_default_pad+0x5a>
    12e4:	2903      	cmp	r1, #3
    12e6:	d006      	beq.n	12f6 <_sercom_get_default_pad+0x5e>
    12e8:	e001      	b.n	12ee <_sercom_get_default_pad+0x56>
    12ea:	4821      	ldr	r0, [pc, #132]	; (1370 <_sercom_get_default_pad+0xd8>)
    12ec:	e030      	b.n	1350 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    12ee:	2000      	movs	r0, #0
    12f0:	e02e      	b.n	1350 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    12f2:	4820      	ldr	r0, [pc, #128]	; (1374 <_sercom_get_default_pad+0xdc>)
    12f4:	e02c      	b.n	1350 <_sercom_get_default_pad+0xb8>
    12f6:	4820      	ldr	r0, [pc, #128]	; (1378 <_sercom_get_default_pad+0xe0>)
    12f8:	e02a      	b.n	1350 <_sercom_get_default_pad+0xb8>
    12fa:	2901      	cmp	r1, #1
    12fc:	d006      	beq.n	130c <_sercom_get_default_pad+0x74>
    12fe:	2900      	cmp	r1, #0
    1300:	d023      	beq.n	134a <_sercom_get_default_pad+0xb2>
    1302:	2902      	cmp	r1, #2
    1304:	d006      	beq.n	1314 <_sercom_get_default_pad+0x7c>
    1306:	2903      	cmp	r1, #3
    1308:	d006      	beq.n	1318 <_sercom_get_default_pad+0x80>
    130a:	e001      	b.n	1310 <_sercom_get_default_pad+0x78>
    130c:	481b      	ldr	r0, [pc, #108]	; (137c <_sercom_get_default_pad+0xe4>)
    130e:	e01f      	b.n	1350 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1310:	2000      	movs	r0, #0
    1312:	e01d      	b.n	1350 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1314:	481a      	ldr	r0, [pc, #104]	; (1380 <_sercom_get_default_pad+0xe8>)
    1316:	e01b      	b.n	1350 <_sercom_get_default_pad+0xb8>
    1318:	481a      	ldr	r0, [pc, #104]	; (1384 <_sercom_get_default_pad+0xec>)
    131a:	e019      	b.n	1350 <_sercom_get_default_pad+0xb8>
    131c:	2901      	cmp	r1, #1
    131e:	d006      	beq.n	132e <_sercom_get_default_pad+0x96>
    1320:	2900      	cmp	r1, #0
    1322:	d014      	beq.n	134e <_sercom_get_default_pad+0xb6>
    1324:	2902      	cmp	r1, #2
    1326:	d006      	beq.n	1336 <_sercom_get_default_pad+0x9e>
    1328:	2903      	cmp	r1, #3
    132a:	d006      	beq.n	133a <_sercom_get_default_pad+0xa2>
    132c:	e001      	b.n	1332 <_sercom_get_default_pad+0x9a>
    132e:	4816      	ldr	r0, [pc, #88]	; (1388 <_sercom_get_default_pad+0xf0>)
    1330:	e00e      	b.n	1350 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1332:	2000      	movs	r0, #0
    1334:	e00c      	b.n	1350 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1336:	4815      	ldr	r0, [pc, #84]	; (138c <_sercom_get_default_pad+0xf4>)
    1338:	e00a      	b.n	1350 <_sercom_get_default_pad+0xb8>
    133a:	4815      	ldr	r0, [pc, #84]	; (1390 <_sercom_get_default_pad+0xf8>)
    133c:	e008      	b.n	1350 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    133e:	2000      	movs	r0, #0
    1340:	e006      	b.n	1350 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1342:	4814      	ldr	r0, [pc, #80]	; (1394 <_sercom_get_default_pad+0xfc>)
    1344:	e004      	b.n	1350 <_sercom_get_default_pad+0xb8>
    1346:	2003      	movs	r0, #3
    1348:	e002      	b.n	1350 <_sercom_get_default_pad+0xb8>
    134a:	4813      	ldr	r0, [pc, #76]	; (1398 <_sercom_get_default_pad+0x100>)
    134c:	e000      	b.n	1350 <_sercom_get_default_pad+0xb8>
    134e:	4813      	ldr	r0, [pc, #76]	; (139c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1350:	4770      	bx	lr
    1352:	46c0      	nop			; (mov r8, r8)
    1354:	42000c00 	.word	0x42000c00
    1358:	42000800 	.word	0x42000800
    135c:	42001000 	.word	0x42001000
    1360:	42001400 	.word	0x42001400
    1364:	00050003 	.word	0x00050003
    1368:	00060003 	.word	0x00060003
    136c:	00070003 	.word	0x00070003
    1370:	00010003 	.word	0x00010003
    1374:	001e0003 	.word	0x001e0003
    1378:	001f0003 	.word	0x001f0003
    137c:	00090003 	.word	0x00090003
    1380:	000a0003 	.word	0x000a0003
    1384:	000b0003 	.word	0x000b0003
    1388:	00110003 	.word	0x00110003
    138c:	00120003 	.word	0x00120003
    1390:	00130003 	.word	0x00130003
    1394:	00040003 	.word	0x00040003
    1398:	00080003 	.word	0x00080003
    139c:	00100003 	.word	0x00100003

000013a0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    13a0:	b530      	push	{r4, r5, lr}
    13a2:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    13a4:	466a      	mov	r2, sp
    13a6:	4b0e      	ldr	r3, [pc, #56]	; (13e0 <_sercom_get_sercom_inst_index+0x40>)
    13a8:	cb32      	ldmia	r3!, {r1, r4, r5}
    13aa:	c232      	stmia	r2!, {r1, r4, r5}
    13ac:	681b      	ldr	r3, [r3, #0]
    13ae:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    13b0:	0003      	movs	r3, r0
    13b2:	9a00      	ldr	r2, [sp, #0]
    13b4:	4282      	cmp	r2, r0
    13b6:	d00f      	beq.n	13d8 <_sercom_get_sercom_inst_index+0x38>
    13b8:	9a01      	ldr	r2, [sp, #4]
    13ba:	4282      	cmp	r2, r0
    13bc:	d008      	beq.n	13d0 <_sercom_get_sercom_inst_index+0x30>
    13be:	9a02      	ldr	r2, [sp, #8]
    13c0:	4282      	cmp	r2, r0
    13c2:	d007      	beq.n	13d4 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    13c4:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    13c6:	9a03      	ldr	r2, [sp, #12]
    13c8:	429a      	cmp	r2, r3
    13ca:	d107      	bne.n	13dc <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    13cc:	3003      	adds	r0, #3
    13ce:	e004      	b.n	13da <_sercom_get_sercom_inst_index+0x3a>
    13d0:	2001      	movs	r0, #1
    13d2:	e002      	b.n	13da <_sercom_get_sercom_inst_index+0x3a>
    13d4:	2002      	movs	r0, #2
    13d6:	e000      	b.n	13da <_sercom_get_sercom_inst_index+0x3a>
    13d8:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    13da:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    13dc:	b005      	add	sp, #20
    13de:	bd30      	pop	{r4, r5, pc}
    13e0:	00004fd8 	.word	0x00004fd8

000013e4 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    13e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    13e6:	465f      	mov	r7, fp
    13e8:	4656      	mov	r6, sl
    13ea:	464d      	mov	r5, r9
    13ec:	4644      	mov	r4, r8
    13ee:	b4f0      	push	{r4, r5, r6, r7}
    13f0:	b091      	sub	sp, #68	; 0x44
    13f2:	0005      	movs	r5, r0
    13f4:	000c      	movs	r4, r1
    13f6:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    13f8:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    13fa:	0008      	movs	r0, r1
    13fc:	4bb9      	ldr	r3, [pc, #740]	; (16e4 <usart_init+0x300>)
    13fe:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1400:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1402:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1404:	07d2      	lsls	r2, r2, #31
    1406:	d500      	bpl.n	140a <usart_init+0x26>
    1408:	e164      	b.n	16d4 <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    140a:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    140c:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    140e:	0792      	lsls	r2, r2, #30
    1410:	d500      	bpl.n	1414 <usart_init+0x30>
    1412:	e15f      	b.n	16d4 <usart_init+0x2f0>
    1414:	49b4      	ldr	r1, [pc, #720]	; (16e8 <usart_init+0x304>)
    1416:	6a0a      	ldr	r2, [r1, #32]
    1418:	1c87      	adds	r7, r0, #2
    141a:	3b1b      	subs	r3, #27
    141c:	40bb      	lsls	r3, r7
    141e:	4313      	orrs	r3, r2
    1420:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1422:	a90f      	add	r1, sp, #60	; 0x3c
    1424:	272d      	movs	r7, #45	; 0x2d
    1426:	5df3      	ldrb	r3, [r6, r7]
    1428:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    142a:	3014      	adds	r0, #20
    142c:	b2c3      	uxtb	r3, r0
    142e:	9302      	str	r3, [sp, #8]
    1430:	0018      	movs	r0, r3
    1432:	4bae      	ldr	r3, [pc, #696]	; (16ec <usart_init+0x308>)
    1434:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1436:	9802      	ldr	r0, [sp, #8]
    1438:	4bad      	ldr	r3, [pc, #692]	; (16f0 <usart_init+0x30c>)
    143a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    143c:	5df0      	ldrb	r0, [r6, r7]
    143e:	2100      	movs	r1, #0
    1440:	4bac      	ldr	r3, [pc, #688]	; (16f4 <usart_init+0x310>)
    1442:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    1444:	7af3      	ldrb	r3, [r6, #11]
    1446:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    1448:	2324      	movs	r3, #36	; 0x24
    144a:	5cf3      	ldrb	r3, [r6, r3]
    144c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    144e:	2325      	movs	r3, #37	; 0x25
    1450:	5cf3      	ldrb	r3, [r6, r3]
    1452:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    1454:	7ef3      	ldrb	r3, [r6, #27]
    1456:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    1458:	7f33      	ldrb	r3, [r6, #28]
    145a:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    145c:	682b      	ldr	r3, [r5, #0]
    145e:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1460:	0018      	movs	r0, r3
    1462:	4ba0      	ldr	r3, [pc, #640]	; (16e4 <usart_init+0x300>)
    1464:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1466:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    1468:	2200      	movs	r2, #0
    146a:	230e      	movs	r3, #14
    146c:	a906      	add	r1, sp, #24
    146e:	468c      	mov	ip, r1
    1470:	4463      	add	r3, ip
    1472:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    1474:	8a32      	ldrh	r2, [r6, #16]
    1476:	9202      	str	r2, [sp, #8]
    1478:	2380      	movs	r3, #128	; 0x80
    147a:	01db      	lsls	r3, r3, #7
    147c:	429a      	cmp	r2, r3
    147e:	d01a      	beq.n	14b6 <usart_init+0xd2>
    1480:	d804      	bhi.n	148c <usart_init+0xa8>
    1482:	2380      	movs	r3, #128	; 0x80
    1484:	019b      	lsls	r3, r3, #6
    1486:	429a      	cmp	r2, r3
    1488:	d00b      	beq.n	14a2 <usart_init+0xbe>
    148a:	e104      	b.n	1696 <usart_init+0x2b2>
    148c:	23c0      	movs	r3, #192	; 0xc0
    148e:	01db      	lsls	r3, r3, #7
    1490:	9a02      	ldr	r2, [sp, #8]
    1492:	429a      	cmp	r2, r3
    1494:	d00a      	beq.n	14ac <usart_init+0xc8>
    1496:	2380      	movs	r3, #128	; 0x80
    1498:	021b      	lsls	r3, r3, #8
    149a:	429a      	cmp	r2, r3
    149c:	d100      	bne.n	14a0 <usart_init+0xbc>
    149e:	e0ff      	b.n	16a0 <usart_init+0x2bc>
    14a0:	e0f9      	b.n	1696 <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    14a2:	2310      	movs	r3, #16
    14a4:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    14a6:	3b0f      	subs	r3, #15
    14a8:	9307      	str	r3, [sp, #28]
    14aa:	e0fd      	b.n	16a8 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    14ac:	2308      	movs	r3, #8
    14ae:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    14b0:	3b07      	subs	r3, #7
    14b2:	9307      	str	r3, [sp, #28]
    14b4:	e0f8      	b.n	16a8 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    14b6:	6833      	ldr	r3, [r6, #0]
    14b8:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    14ba:	68f3      	ldr	r3, [r6, #12]
    14bc:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    14be:	6973      	ldr	r3, [r6, #20]
    14c0:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    14c2:	7e33      	ldrb	r3, [r6, #24]
    14c4:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    14c6:	2326      	movs	r3, #38	; 0x26
    14c8:	5cf3      	ldrb	r3, [r6, r3]
    14ca:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    14cc:	6873      	ldr	r3, [r6, #4]
    14ce:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    14d0:	2b00      	cmp	r3, #0
    14d2:	d015      	beq.n	1500 <usart_init+0x11c>
    14d4:	2380      	movs	r3, #128	; 0x80
    14d6:	055b      	lsls	r3, r3, #21
    14d8:	459a      	cmp	sl, r3
    14da:	d136      	bne.n	154a <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    14dc:	2327      	movs	r3, #39	; 0x27
    14de:	5cf3      	ldrb	r3, [r6, r3]
    14e0:	2b00      	cmp	r3, #0
    14e2:	d136      	bne.n	1552 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    14e4:	6a33      	ldr	r3, [r6, #32]
    14e6:	001f      	movs	r7, r3
    14e8:	b2c0      	uxtb	r0, r0
    14ea:	4b83      	ldr	r3, [pc, #524]	; (16f8 <usart_init+0x314>)
    14ec:	4798      	blx	r3
    14ee:	0001      	movs	r1, r0
    14f0:	220e      	movs	r2, #14
    14f2:	ab06      	add	r3, sp, #24
    14f4:	469c      	mov	ip, r3
    14f6:	4462      	add	r2, ip
    14f8:	0038      	movs	r0, r7
    14fa:	4b80      	ldr	r3, [pc, #512]	; (16fc <usart_init+0x318>)
    14fc:	4798      	blx	r3
    14fe:	e025      	b.n	154c <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1500:	2308      	movs	r3, #8
    1502:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1504:	2300      	movs	r3, #0
    1506:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    1508:	2327      	movs	r3, #39	; 0x27
    150a:	5cf3      	ldrb	r3, [r6, r3]
    150c:	2b00      	cmp	r3, #0
    150e:	d00b      	beq.n	1528 <usart_init+0x144>
				status_code =
    1510:	9b06      	ldr	r3, [sp, #24]
    1512:	9300      	str	r3, [sp, #0]
    1514:	9b07      	ldr	r3, [sp, #28]
    1516:	220e      	movs	r2, #14
    1518:	a906      	add	r1, sp, #24
    151a:	468c      	mov	ip, r1
    151c:	4462      	add	r2, ip
    151e:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1520:	6a30      	ldr	r0, [r6, #32]
    1522:	4f77      	ldr	r7, [pc, #476]	; (1700 <usart_init+0x31c>)
    1524:	47b8      	blx	r7
    1526:	e011      	b.n	154c <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    1528:	6a33      	ldr	r3, [r6, #32]
    152a:	001f      	movs	r7, r3
    152c:	b2c0      	uxtb	r0, r0
    152e:	4b72      	ldr	r3, [pc, #456]	; (16f8 <usart_init+0x314>)
    1530:	4798      	blx	r3
    1532:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    1534:	9b06      	ldr	r3, [sp, #24]
    1536:	9300      	str	r3, [sp, #0]
    1538:	9b07      	ldr	r3, [sp, #28]
    153a:	220e      	movs	r2, #14
    153c:	a806      	add	r0, sp, #24
    153e:	4684      	mov	ip, r0
    1540:	4462      	add	r2, ip
    1542:	0038      	movs	r0, r7
    1544:	4f6e      	ldr	r7, [pc, #440]	; (1700 <usart_init+0x31c>)
    1546:	47b8      	blx	r7
    1548:	e000      	b.n	154c <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    154a:	2000      	movs	r0, #0
    154c:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    154e:	d000      	beq.n	1552 <usart_init+0x16e>
    1550:	e0c0      	b.n	16d4 <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    1552:	7e73      	ldrb	r3, [r6, #25]
    1554:	2b00      	cmp	r3, #0
    1556:	d002      	beq.n	155e <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1558:	7eb3      	ldrb	r3, [r6, #26]
    155a:	464a      	mov	r2, r9
    155c:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    155e:	682a      	ldr	r2, [r5, #0]
    1560:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1562:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1564:	2b00      	cmp	r3, #0
    1566:	d1fc      	bne.n	1562 <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    1568:	330e      	adds	r3, #14
    156a:	aa06      	add	r2, sp, #24
    156c:	4694      	mov	ip, r2
    156e:	4463      	add	r3, ip
    1570:	881b      	ldrh	r3, [r3, #0]
    1572:	464a      	mov	r2, r9
    1574:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    1576:	9b04      	ldr	r3, [sp, #16]
    1578:	465a      	mov	r2, fp
    157a:	4313      	orrs	r3, r2
    157c:	9a03      	ldr	r2, [sp, #12]
    157e:	4313      	orrs	r3, r2
    1580:	4652      	mov	r2, sl
    1582:	4313      	orrs	r3, r2
    1584:	433b      	orrs	r3, r7
    1586:	4642      	mov	r2, r8
    1588:	0212      	lsls	r2, r2, #8
    158a:	4313      	orrs	r3, r2
    158c:	9a05      	ldr	r2, [sp, #20]
    158e:	0757      	lsls	r7, r2, #29
    1590:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    1592:	2327      	movs	r3, #39	; 0x27
    1594:	5cf3      	ldrb	r3, [r6, r3]
    1596:	2b00      	cmp	r3, #0
    1598:	d101      	bne.n	159e <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    159a:	3304      	adds	r3, #4
    159c:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    159e:	7e71      	ldrb	r1, [r6, #25]
    15a0:	0289      	lsls	r1, r1, #10
    15a2:	7f33      	ldrb	r3, [r6, #28]
    15a4:	025b      	lsls	r3, r3, #9
    15a6:	4319      	orrs	r1, r3
    15a8:	7f73      	ldrb	r3, [r6, #29]
    15aa:	021b      	lsls	r3, r3, #8
    15ac:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    15ae:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    15b0:	5cf3      	ldrb	r3, [r6, r3]
    15b2:	045b      	lsls	r3, r3, #17
    15b4:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    15b6:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    15b8:	5cf2      	ldrb	r2, [r6, r3]
    15ba:	0412      	lsls	r2, r2, #16
    15bc:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    15be:	7af3      	ldrb	r3, [r6, #11]
    15c0:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    15c2:	8933      	ldrh	r3, [r6, #8]
    15c4:	2bff      	cmp	r3, #255	; 0xff
    15c6:	d004      	beq.n	15d2 <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    15c8:	2280      	movs	r2, #128	; 0x80
    15ca:	0452      	lsls	r2, r2, #17
    15cc:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    15ce:	4319      	orrs	r1, r3
    15d0:	e005      	b.n	15de <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    15d2:	7ef3      	ldrb	r3, [r6, #27]
    15d4:	2b00      	cmp	r3, #0
    15d6:	d002      	beq.n	15de <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    15d8:	2380      	movs	r3, #128	; 0x80
    15da:	04db      	lsls	r3, r3, #19
    15dc:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    15de:	232c      	movs	r3, #44	; 0x2c
    15e0:	5cf3      	ldrb	r3, [r6, r3]
    15e2:	2b00      	cmp	r3, #0
    15e4:	d103      	bne.n	15ee <usart_init+0x20a>
    15e6:	4b47      	ldr	r3, [pc, #284]	; (1704 <usart_init+0x320>)
    15e8:	789b      	ldrb	r3, [r3, #2]
    15ea:	079b      	lsls	r3, r3, #30
    15ec:	d501      	bpl.n	15f2 <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    15ee:	2380      	movs	r3, #128	; 0x80
    15f0:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    15f2:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    15f4:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    15f6:	2b00      	cmp	r3, #0
    15f8:	d1fc      	bne.n	15f4 <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    15fa:	464b      	mov	r3, r9
    15fc:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    15fe:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1600:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1602:	2b00      	cmp	r3, #0
    1604:	d1fc      	bne.n	1600 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    1606:	464b      	mov	r3, r9
    1608:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    160a:	ab0e      	add	r3, sp, #56	; 0x38
    160c:	2280      	movs	r2, #128	; 0x80
    160e:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1610:	2200      	movs	r2, #0
    1612:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1614:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1616:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    1618:	6b33      	ldr	r3, [r6, #48]	; 0x30
    161a:	930a      	str	r3, [sp, #40]	; 0x28
    161c:	6b73      	ldr	r3, [r6, #52]	; 0x34
    161e:	930b      	str	r3, [sp, #44]	; 0x2c
    1620:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1622:	930c      	str	r3, [sp, #48]	; 0x30
    1624:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    1626:	9302      	str	r3, [sp, #8]
    1628:	930d      	str	r3, [sp, #52]	; 0x34
    162a:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    162c:	ae0e      	add	r6, sp, #56	; 0x38
    162e:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1630:	00bb      	lsls	r3, r7, #2
    1632:	aa0a      	add	r2, sp, #40	; 0x28
    1634:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1636:	2800      	cmp	r0, #0
    1638:	d102      	bne.n	1640 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    163a:	0020      	movs	r0, r4
    163c:	4b32      	ldr	r3, [pc, #200]	; (1708 <usart_init+0x324>)
    163e:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1640:	1c43      	adds	r3, r0, #1
    1642:	d005      	beq.n	1650 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1644:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1646:	0c00      	lsrs	r0, r0, #16
    1648:	b2c0      	uxtb	r0, r0
    164a:	0031      	movs	r1, r6
    164c:	4b2f      	ldr	r3, [pc, #188]	; (170c <usart_init+0x328>)
    164e:	4798      	blx	r3
    1650:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1652:	2f04      	cmp	r7, #4
    1654:	d1eb      	bne.n	162e <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    1656:	2300      	movs	r3, #0
    1658:	60eb      	str	r3, [r5, #12]
    165a:	612b      	str	r3, [r5, #16]
    165c:	616b      	str	r3, [r5, #20]
    165e:	61ab      	str	r3, [r5, #24]
    1660:	61eb      	str	r3, [r5, #28]
    1662:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    1664:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    1666:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1668:	2200      	movs	r2, #0
    166a:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    166c:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    166e:	3330      	adds	r3, #48	; 0x30
    1670:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1672:	3301      	adds	r3, #1
    1674:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1676:	3301      	adds	r3, #1
    1678:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    167a:	3301      	adds	r3, #1
    167c:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    167e:	6828      	ldr	r0, [r5, #0]
    1680:	4b18      	ldr	r3, [pc, #96]	; (16e4 <usart_init+0x300>)
    1682:	4798      	blx	r3
    1684:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1686:	4922      	ldr	r1, [pc, #136]	; (1710 <usart_init+0x32c>)
    1688:	4b22      	ldr	r3, [pc, #136]	; (1714 <usart_init+0x330>)
    168a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    168c:	00a4      	lsls	r4, r4, #2
    168e:	4b22      	ldr	r3, [pc, #136]	; (1718 <usart_init+0x334>)
    1690:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1692:	2300      	movs	r3, #0
    1694:	e01e      	b.n	16d4 <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1696:	2310      	movs	r3, #16
    1698:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    169a:	2300      	movs	r3, #0
    169c:	9307      	str	r3, [sp, #28]
    169e:	e003      	b.n	16a8 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    16a0:	2303      	movs	r3, #3
    16a2:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    16a4:	2300      	movs	r3, #0
    16a6:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    16a8:	6833      	ldr	r3, [r6, #0]
    16aa:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    16ac:	68f3      	ldr	r3, [r6, #12]
    16ae:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    16b0:	6973      	ldr	r3, [r6, #20]
    16b2:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    16b4:	7e33      	ldrb	r3, [r6, #24]
    16b6:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    16b8:	2326      	movs	r3, #38	; 0x26
    16ba:	5cf3      	ldrb	r3, [r6, r3]
    16bc:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    16be:	6873      	ldr	r3, [r6, #4]
    16c0:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    16c2:	2b00      	cmp	r3, #0
    16c4:	d100      	bne.n	16c8 <usart_init+0x2e4>
    16c6:	e71f      	b.n	1508 <usart_init+0x124>
    16c8:	2380      	movs	r3, #128	; 0x80
    16ca:	055b      	lsls	r3, r3, #21
    16cc:	459a      	cmp	sl, r3
    16ce:	d100      	bne.n	16d2 <usart_init+0x2ee>
    16d0:	e704      	b.n	14dc <usart_init+0xf8>
    16d2:	e73e      	b.n	1552 <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    16d4:	0018      	movs	r0, r3
    16d6:	b011      	add	sp, #68	; 0x44
    16d8:	bc3c      	pop	{r2, r3, r4, r5}
    16da:	4690      	mov	r8, r2
    16dc:	4699      	mov	r9, r3
    16de:	46a2      	mov	sl, r4
    16e0:	46ab      	mov	fp, r5
    16e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16e4:	000013a1 	.word	0x000013a1
    16e8:	40000400 	.word	0x40000400
    16ec:	00002165 	.word	0x00002165
    16f0:	000020d9 	.word	0x000020d9
    16f4:	0000124d 	.word	0x0000124d
    16f8:	00002181 	.word	0x00002181
    16fc:	0000105d 	.word	0x0000105d
    1700:	00001085 	.word	0x00001085
    1704:	41002000 	.word	0x41002000
    1708:	00001299 	.word	0x00001299
    170c:	0000225d 	.word	0x0000225d
    1710:	00001955 	.word	0x00001955
    1714:	00001ae5 	.word	0x00001ae5
    1718:	200001b8 	.word	0x200001b8

0000171c <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    171c:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    171e:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1720:	2a00      	cmp	r2, #0
    1722:	d00e      	beq.n	1742 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1724:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    1726:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1728:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    172a:	2a00      	cmp	r2, #0
    172c:	d109      	bne.n	1742 <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    172e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1730:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1732:	2a00      	cmp	r2, #0
    1734:	d1fc      	bne.n	1730 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    1736:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1738:	2102      	movs	r1, #2
    173a:	7e1a      	ldrb	r2, [r3, #24]
    173c:	420a      	tst	r2, r1
    173e:	d0fc      	beq.n	173a <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1740:	2300      	movs	r3, #0
}
    1742:	0018      	movs	r0, r3
    1744:	4770      	bx	lr
    1746:	46c0      	nop			; (mov r8, r8)

00001748 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1748:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    174a:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    174c:	2a00      	cmp	r2, #0
    174e:	d030      	beq.n	17b2 <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1750:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    1752:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1754:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1756:	2a00      	cmp	r2, #0
    1758:	d12b      	bne.n	17b2 <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    175a:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    175c:	7e10      	ldrb	r0, [r2, #24]
    175e:	0740      	lsls	r0, r0, #29
    1760:	d527      	bpl.n	17b2 <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1762:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1764:	2b00      	cmp	r3, #0
    1766:	d1fc      	bne.n	1762 <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1768:	8b53      	ldrh	r3, [r2, #26]
    176a:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    176c:	0698      	lsls	r0, r3, #26
    176e:	d01d      	beq.n	17ac <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    1770:	0798      	lsls	r0, r3, #30
    1772:	d503      	bpl.n	177c <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1774:	2302      	movs	r3, #2
    1776:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    1778:	3318      	adds	r3, #24
    177a:	e01a      	b.n	17b2 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    177c:	0758      	lsls	r0, r3, #29
    177e:	d503      	bpl.n	1788 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1780:	2304      	movs	r3, #4
    1782:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    1784:	331a      	adds	r3, #26
    1786:	e014      	b.n	17b2 <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1788:	07d8      	lsls	r0, r3, #31
    178a:	d503      	bpl.n	1794 <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    178c:	2301      	movs	r3, #1
    178e:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    1790:	3312      	adds	r3, #18
    1792:	e00e      	b.n	17b2 <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    1794:	06d8      	lsls	r0, r3, #27
    1796:	d503      	bpl.n	17a0 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1798:	2310      	movs	r3, #16
    179a:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    179c:	3332      	adds	r3, #50	; 0x32
    179e:	e008      	b.n	17b2 <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    17a0:	069b      	lsls	r3, r3, #26
    17a2:	d503      	bpl.n	17ac <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    17a4:	2320      	movs	r3, #32
    17a6:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    17a8:	3321      	adds	r3, #33	; 0x21
    17aa:	e002      	b.n	17b2 <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    17ac:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    17ae:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    17b0:	2300      	movs	r3, #0
}
    17b2:	0018      	movs	r0, r3
    17b4:	4770      	bx	lr
    17b6:	46c0      	nop			; (mov r8, r8)

000017b8 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    17b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    17ba:	464f      	mov	r7, r9
    17bc:	b480      	push	{r7}
    17be:	b082      	sub	sp, #8
    17c0:	0004      	movs	r4, r0
    17c2:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    17c4:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    17c6:	2a00      	cmp	r2, #0
    17c8:	d049      	beq.n	185e <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    17ca:	79e3      	ldrb	r3, [r4, #7]
		return STATUS_ERR_DENIED;
    17cc:	3005      	adds	r0, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    17ce:	2b00      	cmp	r3, #0
    17d0:	d045      	beq.n	185e <usart_write_buffer_wait+0xa6>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    17d2:	6827      	ldr	r7, [r4, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    17d4:	69fb      	ldr	r3, [r7, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    17d6:	2b00      	cmp	r3, #0
    17d8:	d1fc      	bne.n	17d4 <usart_write_buffer_wait+0x1c>
    17da:	4691      	mov	r9, r2
    17dc:	2500      	movs	r5, #0
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    17de:	2601      	movs	r6, #1
    17e0:	e020      	b.n	1824 <usart_write_buffer_wait+0x6c>
    17e2:	7e3a      	ldrb	r2, [r7, #24]
    17e4:	4232      	tst	r2, r6
    17e6:	d104      	bne.n	17f2 <usart_write_buffer_wait+0x3a>
				break;
			} else if (i == USART_TIMEOUT) {
    17e8:	2b01      	cmp	r3, #1
    17ea:	d02a      	beq.n	1842 <usart_write_buffer_wait+0x8a>
    17ec:	3b01      	subs	r3, #1

	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    17ee:	2b00      	cmp	r3, #0
    17f0:	d1f7      	bne.n	17e2 <usart_write_buffer_wait+0x2a>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    17f2:	1c6a      	adds	r2, r5, #1
    17f4:	b292      	uxth	r2, r2
    17f6:	9b01      	ldr	r3, [sp, #4]
    17f8:	5d5b      	ldrb	r3, [r3, r5]

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    17fa:	7961      	ldrb	r1, [r4, #5]
    17fc:	2901      	cmp	r1, #1
    17fe:	d002      	beq.n	1806 <usart_write_buffer_wait+0x4e>
				return STATUS_ERR_TIMEOUT;
			}
		}

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1800:	b299      	uxth	r1, r3
    1802:	0015      	movs	r5, r2
    1804:	e005      	b.n	1812 <usart_write_buffer_wait+0x5a>

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    1806:	1ca9      	adds	r1, r5, #2
    1808:	b28d      	uxth	r5, r1
    180a:	9901      	ldr	r1, [sp, #4]
    180c:	5c89      	ldrb	r1, [r1, r2]
    180e:	0209      	lsls	r1, r1, #8
    1810:	4319      	orrs	r1, r3
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
    1812:	0020      	movs	r0, r4
    1814:	4b14      	ldr	r3, [pc, #80]	; (1868 <usart_write_buffer_wait+0xb0>)
    1816:	4798      	blx	r3
    1818:	464a      	mov	r2, r9
    181a:	3a01      	subs	r2, #1
    181c:	b293      	uxth	r3, r2
    181e:	4699      	mov	r9, r3
	_usart_wait_for_sync(module);

	uint16_t tx_pos = 0;

	/* Blocks while buffer is being transferred */
	while (length--) {
    1820:	2b00      	cmp	r3, #0
    1822:	d016      	beq.n	1852 <usart_write_buffer_wait+0x9a>
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1824:	7e3b      	ldrb	r3, [r7, #24]
    1826:	4233      	tst	r3, r6
    1828:	d1e3      	bne.n	17f2 <usart_write_buffer_wait+0x3a>
    182a:	4b10      	ldr	r3, [pc, #64]	; (186c <usart_write_buffer_wait+0xb4>)
    182c:	e7d9      	b.n	17e2 <usart_write_buffer_wait+0x2a>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    182e:	7e3a      	ldrb	r2, [r7, #24]
    1830:	420a      	tst	r2, r1
    1832:	d108      	bne.n	1846 <usart_write_buffer_wait+0x8e>
			break;
		} else if (i == USART_TIMEOUT) {
    1834:	2b01      	cmp	r3, #1
    1836:	d008      	beq.n	184a <usart_write_buffer_wait+0x92>
    1838:	3b01      	subs	r3, #1
		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    183a:	2b00      	cmp	r3, #0
    183c:	d1f7      	bne.n	182e <usart_write_buffer_wait+0x76>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    183e:	2000      	movs	r0, #0
    1840:	e00d      	b.n	185e <usart_write_buffer_wait+0xa6>
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    1842:	2012      	movs	r0, #18
    1844:	e00b      	b.n	185e <usart_write_buffer_wait+0xa6>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
    1846:	2000      	movs	r0, #0
    1848:	e009      	b.n	185e <usart_write_buffer_wait+0xa6>
	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
			break;
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
    184a:	2012      	movs	r0, #18
    184c:	e007      	b.n	185e <usart_write_buffer_wait+0xa6>
		}
	}

	return STATUS_OK;
    184e:	2000      	movs	r0, #0
    1850:	e005      	b.n	185e <usart_write_buffer_wait+0xa6>
		usart_write_wait(module, data_to_send);
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    1852:	7e3b      	ldrb	r3, [r7, #24]
    1854:	079b      	lsls	r3, r3, #30
    1856:	d4fa      	bmi.n	184e <usart_write_buffer_wait+0x96>
    1858:	4b04      	ldr	r3, [pc, #16]	; (186c <usart_write_buffer_wait+0xb4>)
    185a:	2102      	movs	r1, #2
    185c:	e7e7      	b.n	182e <usart_write_buffer_wait+0x76>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    185e:	b002      	add	sp, #8
    1860:	bc04      	pop	{r2}
    1862:	4691      	mov	r9, r2
    1864:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1866:	46c0      	nop			; (mov r8, r8)
    1868:	0000171d 	.word	0x0000171d
    186c:	0000ffff 	.word	0x0000ffff

00001870 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1872:	0006      	movs	r6, r0
    1874:	000c      	movs	r4, r1
    1876:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1878:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    187a:	4b0a      	ldr	r3, [pc, #40]	; (18a4 <_usart_write_buffer+0x34>)
    187c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    187e:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    1880:	b29b      	uxth	r3, r3
    1882:	2b00      	cmp	r3, #0
    1884:	d003      	beq.n	188e <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1886:	4b08      	ldr	r3, [pc, #32]	; (18a8 <_usart_write_buffer+0x38>)
    1888:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    188a:	2005      	movs	r0, #5
    188c:	e009      	b.n	18a2 <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    188e:	85f5      	strh	r5, [r6, #46]	; 0x2e
    1890:	4b05      	ldr	r3, [pc, #20]	; (18a8 <_usart_write_buffer+0x38>)
    1892:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    1894:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    1896:	2205      	movs	r2, #5
    1898:	2333      	movs	r3, #51	; 0x33
    189a:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    189c:	3b32      	subs	r3, #50	; 0x32
    189e:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    18a0:	2000      	movs	r0, #0
}
    18a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    18a4:	00001bd5 	.word	0x00001bd5
    18a8:	00001c15 	.word	0x00001c15

000018ac <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    18ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    18ae:	0004      	movs	r4, r0
    18b0:	000d      	movs	r5, r1
    18b2:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    18b4:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    18b6:	4b0f      	ldr	r3, [pc, #60]	; (18f4 <_usart_read_buffer+0x48>)
    18b8:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    18ba:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    18bc:	b29b      	uxth	r3, r3
    18be:	2b00      	cmp	r3, #0
    18c0:	d003      	beq.n	18ca <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    18c2:	4b0d      	ldr	r3, [pc, #52]	; (18f8 <_usart_read_buffer+0x4c>)
    18c4:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    18c6:	2005      	movs	r0, #5
    18c8:	e013      	b.n	18f2 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    18ca:	85a6      	strh	r6, [r4, #44]	; 0x2c
    18cc:	4b0a      	ldr	r3, [pc, #40]	; (18f8 <_usart_read_buffer+0x4c>)
    18ce:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    18d0:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    18d2:	2205      	movs	r2, #5
    18d4:	2332      	movs	r3, #50	; 0x32
    18d6:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    18d8:	3b2e      	subs	r3, #46	; 0x2e
    18da:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    18dc:	7a23      	ldrb	r3, [r4, #8]
    18de:	2b00      	cmp	r3, #0
    18e0:	d001      	beq.n	18e6 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    18e2:	2320      	movs	r3, #32
    18e4:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    18e6:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    18e8:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    18ea:	2b00      	cmp	r3, #0
    18ec:	d001      	beq.n	18f2 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    18ee:	2308      	movs	r3, #8
    18f0:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    18f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    18f4:	00001bd5 	.word	0x00001bd5
    18f8:	00001c15 	.word	0x00001c15

000018fc <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    18fc:	1c93      	adds	r3, r2, #2
    18fe:	009b      	lsls	r3, r3, #2
    1900:	18c3      	adds	r3, r0, r3
    1902:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    1904:	2130      	movs	r1, #48	; 0x30
    1906:	2301      	movs	r3, #1
    1908:	4093      	lsls	r3, r2
    190a:	5c42      	ldrb	r2, [r0, r1]
    190c:	4313      	orrs	r3, r2
    190e:	5443      	strb	r3, [r0, r1]
}
    1910:	4770      	bx	lr
    1912:	46c0      	nop			; (mov r8, r8)

00001914 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1914:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1916:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    1918:	2a00      	cmp	r2, #0
    191a:	d006      	beq.n	192a <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    191c:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    191e:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    1920:	2c00      	cmp	r4, #0
    1922:	d002      	beq.n	192a <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    1924:	4b02      	ldr	r3, [pc, #8]	; (1930 <usart_write_buffer_job+0x1c>)
    1926:	4798      	blx	r3
    1928:	0003      	movs	r3, r0
}
    192a:	0018      	movs	r0, r3
    192c:	bd10      	pop	{r4, pc}
    192e:	46c0      	nop			; (mov r8, r8)
    1930:	00001871 	.word	0x00001871

00001934 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1934:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1936:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    1938:	2a00      	cmp	r2, #0
    193a:	d006      	beq.n	194a <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    193c:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    193e:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1940:	2c00      	cmp	r4, #0
    1942:	d002      	beq.n	194a <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    1944:	4b02      	ldr	r3, [pc, #8]	; (1950 <usart_read_buffer_job+0x1c>)
    1946:	4798      	blx	r3
    1948:	0003      	movs	r3, r0
}
    194a:	0018      	movs	r0, r3
    194c:	bd10      	pop	{r4, pc}
    194e:	46c0      	nop			; (mov r8, r8)
    1950:	000018ad 	.word	0x000018ad

00001954 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1956:	0080      	lsls	r0, r0, #2
    1958:	4b60      	ldr	r3, [pc, #384]	; (1adc <_usart_interrupt_handler+0x188>)
    195a:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    195c:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    195e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1960:	2b00      	cmp	r3, #0
    1962:	d1fc      	bne.n	195e <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1964:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1966:	7da6      	ldrb	r6, [r4, #22]
    1968:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    196a:	2330      	movs	r3, #48	; 0x30
    196c:	5ceb      	ldrb	r3, [r5, r3]
    196e:	2231      	movs	r2, #49	; 0x31
    1970:	5caf      	ldrb	r7, [r5, r2]
    1972:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1974:	07f3      	lsls	r3, r6, #31
    1976:	d522      	bpl.n	19be <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1978:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    197a:	b29b      	uxth	r3, r3
    197c:	2b00      	cmp	r3, #0
    197e:	d01c      	beq.n	19ba <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1980:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1982:	7813      	ldrb	r3, [r2, #0]
    1984:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1986:	1c51      	adds	r1, r2, #1
    1988:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    198a:	7969      	ldrb	r1, [r5, #5]
    198c:	2901      	cmp	r1, #1
    198e:	d001      	beq.n	1994 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1990:	b29b      	uxth	r3, r3
    1992:	e004      	b.n	199e <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1994:	7851      	ldrb	r1, [r2, #1]
    1996:	0209      	lsls	r1, r1, #8
    1998:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    199a:	3202      	adds	r2, #2
    199c:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    199e:	05db      	lsls	r3, r3, #23
    19a0:	0ddb      	lsrs	r3, r3, #23
    19a2:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    19a4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    19a6:	3b01      	subs	r3, #1
    19a8:	b29b      	uxth	r3, r3
    19aa:	85eb      	strh	r3, [r5, #46]	; 0x2e
    19ac:	2b00      	cmp	r3, #0
    19ae:	d106      	bne.n	19be <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    19b0:	3301      	adds	r3, #1
    19b2:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    19b4:	3301      	adds	r3, #1
    19b6:	75a3      	strb	r3, [r4, #22]
    19b8:	e001      	b.n	19be <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    19ba:	2301      	movs	r3, #1
    19bc:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    19be:	07b3      	lsls	r3, r6, #30
    19c0:	d509      	bpl.n	19d6 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    19c2:	2302      	movs	r3, #2
    19c4:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    19c6:	2200      	movs	r2, #0
    19c8:	3331      	adds	r3, #49	; 0x31
    19ca:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    19cc:	07fb      	lsls	r3, r7, #31
    19ce:	d502      	bpl.n	19d6 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    19d0:	0028      	movs	r0, r5
    19d2:	68eb      	ldr	r3, [r5, #12]
    19d4:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    19d6:	0773      	lsls	r3, r6, #29
    19d8:	d560      	bpl.n	1a9c <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    19da:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    19dc:	b29b      	uxth	r3, r3
    19de:	2b00      	cmp	r3, #0
    19e0:	d05a      	beq.n	1a98 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    19e2:	8b63      	ldrh	r3, [r4, #26]
    19e4:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    19e6:	071a      	lsls	r2, r3, #28
    19e8:	d402      	bmi.n	19f0 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    19ea:	223f      	movs	r2, #63	; 0x3f
    19ec:	4013      	ands	r3, r2
    19ee:	e001      	b.n	19f4 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    19f0:	2237      	movs	r2, #55	; 0x37
    19f2:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    19f4:	2b00      	cmp	r3, #0
    19f6:	d02d      	beq.n	1a54 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    19f8:	079a      	lsls	r2, r3, #30
    19fa:	d505      	bpl.n	1a08 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    19fc:	221a      	movs	r2, #26
    19fe:	2332      	movs	r3, #50	; 0x32
    1a00:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1a02:	3b30      	subs	r3, #48	; 0x30
    1a04:	8363      	strh	r3, [r4, #26]
    1a06:	e01f      	b.n	1a48 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1a08:	075a      	lsls	r2, r3, #29
    1a0a:	d505      	bpl.n	1a18 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1a0c:	221e      	movs	r2, #30
    1a0e:	2332      	movs	r3, #50	; 0x32
    1a10:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1a12:	3b2e      	subs	r3, #46	; 0x2e
    1a14:	8363      	strh	r3, [r4, #26]
    1a16:	e017      	b.n	1a48 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1a18:	07da      	lsls	r2, r3, #31
    1a1a:	d505      	bpl.n	1a28 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1a1c:	2213      	movs	r2, #19
    1a1e:	2332      	movs	r3, #50	; 0x32
    1a20:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1a22:	3b31      	subs	r3, #49	; 0x31
    1a24:	8363      	strh	r3, [r4, #26]
    1a26:	e00f      	b.n	1a48 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1a28:	06da      	lsls	r2, r3, #27
    1a2a:	d505      	bpl.n	1a38 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1a2c:	2242      	movs	r2, #66	; 0x42
    1a2e:	2332      	movs	r3, #50	; 0x32
    1a30:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1a32:	3b22      	subs	r3, #34	; 0x22
    1a34:	8363      	strh	r3, [r4, #26]
    1a36:	e007      	b.n	1a48 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1a38:	2220      	movs	r2, #32
    1a3a:	421a      	tst	r2, r3
    1a3c:	d004      	beq.n	1a48 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1a3e:	3221      	adds	r2, #33	; 0x21
    1a40:	2332      	movs	r3, #50	; 0x32
    1a42:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1a44:	3b12      	subs	r3, #18
    1a46:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1a48:	077b      	lsls	r3, r7, #29
    1a4a:	d527      	bpl.n	1a9c <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1a4c:	0028      	movs	r0, r5
    1a4e:	696b      	ldr	r3, [r5, #20]
    1a50:	4798      	blx	r3
    1a52:	e023      	b.n	1a9c <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1a54:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1a56:	05db      	lsls	r3, r3, #23
    1a58:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1a5a:	b2da      	uxtb	r2, r3
    1a5c:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1a5e:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1a60:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1a62:	1c51      	adds	r1, r2, #1
    1a64:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1a66:	7969      	ldrb	r1, [r5, #5]
    1a68:	2901      	cmp	r1, #1
    1a6a:	d104      	bne.n	1a76 <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1a6c:	0a1b      	lsrs	r3, r3, #8
    1a6e:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    1a70:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1a72:	3301      	adds	r3, #1
    1a74:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1a76:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1a78:	3b01      	subs	r3, #1
    1a7a:	b29b      	uxth	r3, r3
    1a7c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1a7e:	2b00      	cmp	r3, #0
    1a80:	d10c      	bne.n	1a9c <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1a82:	3304      	adds	r3, #4
    1a84:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1a86:	2200      	movs	r2, #0
    1a88:	332e      	adds	r3, #46	; 0x2e
    1a8a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1a8c:	07bb      	lsls	r3, r7, #30
    1a8e:	d505      	bpl.n	1a9c <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1a90:	0028      	movs	r0, r5
    1a92:	692b      	ldr	r3, [r5, #16]
    1a94:	4798      	blx	r3
    1a96:	e001      	b.n	1a9c <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1a98:	2304      	movs	r3, #4
    1a9a:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1a9c:	06f3      	lsls	r3, r6, #27
    1a9e:	d507      	bpl.n	1ab0 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1aa0:	2310      	movs	r3, #16
    1aa2:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1aa4:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1aa6:	06fb      	lsls	r3, r7, #27
    1aa8:	d502      	bpl.n	1ab0 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1aaa:	0028      	movs	r0, r5
    1aac:	69eb      	ldr	r3, [r5, #28]
    1aae:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1ab0:	06b3      	lsls	r3, r6, #26
    1ab2:	d507      	bpl.n	1ac4 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1ab4:	2320      	movs	r3, #32
    1ab6:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1ab8:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1aba:	073b      	lsls	r3, r7, #28
    1abc:	d502      	bpl.n	1ac4 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1abe:	0028      	movs	r0, r5
    1ac0:	69ab      	ldr	r3, [r5, #24]
    1ac2:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1ac4:	0733      	lsls	r3, r6, #28
    1ac6:	d507      	bpl.n	1ad8 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1ac8:	2308      	movs	r3, #8
    1aca:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1acc:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1ace:	06bb      	lsls	r3, r7, #26
    1ad0:	d502      	bpl.n	1ad8 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1ad2:	6a2b      	ldr	r3, [r5, #32]
    1ad4:	0028      	movs	r0, r5
    1ad6:	4798      	blx	r3
		}
	}
#endif
}
    1ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ada:	46c0      	nop			; (mov r8, r8)
    1adc:	200001b8 	.word	0x200001b8

00001ae0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1ae0:	4770      	bx	lr
    1ae2:	46c0      	nop			; (mov r8, r8)

00001ae4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1ae4:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1ae6:	4b0b      	ldr	r3, [pc, #44]	; (1b14 <_sercom_set_handler+0x30>)
    1ae8:	781b      	ldrb	r3, [r3, #0]
    1aea:	2b00      	cmp	r3, #0
    1aec:	d10e      	bne.n	1b0c <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1aee:	4c0a      	ldr	r4, [pc, #40]	; (1b18 <_sercom_set_handler+0x34>)
    1af0:	4d0a      	ldr	r5, [pc, #40]	; (1b1c <_sercom_set_handler+0x38>)
    1af2:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    1af4:	4b0a      	ldr	r3, [pc, #40]	; (1b20 <_sercom_set_handler+0x3c>)
    1af6:	2200      	movs	r2, #0
    1af8:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1afa:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    1afc:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1afe:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    1b00:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1b02:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    1b04:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    1b06:	3201      	adds	r2, #1
    1b08:	4b02      	ldr	r3, [pc, #8]	; (1b14 <_sercom_set_handler+0x30>)
    1b0a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1b0c:	0080      	lsls	r0, r0, #2
    1b0e:	4b02      	ldr	r3, [pc, #8]	; (1b18 <_sercom_set_handler+0x34>)
    1b10:	50c1      	str	r1, [r0, r3]
}
    1b12:	bd30      	pop	{r4, r5, pc}
    1b14:	2000008e 	.word	0x2000008e
    1b18:	20000090 	.word	0x20000090
    1b1c:	00001ae1 	.word	0x00001ae1
    1b20:	200001b8 	.word	0x200001b8

00001b24 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1b24:	b530      	push	{r4, r5, lr}
    1b26:	b083      	sub	sp, #12
    1b28:	0005      	movs	r5, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1b2a:	ac01      	add	r4, sp, #4
    1b2c:	2204      	movs	r2, #4
    1b2e:	4905      	ldr	r1, [pc, #20]	; (1b44 <_sercom_get_interrupt_vector+0x20>)
    1b30:	0020      	movs	r0, r4
    1b32:	4b05      	ldr	r3, [pc, #20]	; (1b48 <_sercom_get_interrupt_vector+0x24>)
    1b34:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1b36:	0028      	movs	r0, r5
    1b38:	4b04      	ldr	r3, [pc, #16]	; (1b4c <_sercom_get_interrupt_vector+0x28>)
    1b3a:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1b3c:	5620      	ldrsb	r0, [r4, r0]
}
    1b3e:	b003      	add	sp, #12
    1b40:	bd30      	pop	{r4, r5, pc}
    1b42:	46c0      	nop			; (mov r8, r8)
    1b44:	00004fe8 	.word	0x00004fe8
    1b48:	00003fed 	.word	0x00003fed
    1b4c:	000013a1 	.word	0x000013a1

00001b50 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1b50:	b510      	push	{r4, lr}
    1b52:	4b02      	ldr	r3, [pc, #8]	; (1b5c <SERCOM0_Handler+0xc>)
    1b54:	681b      	ldr	r3, [r3, #0]
    1b56:	2000      	movs	r0, #0
    1b58:	4798      	blx	r3
    1b5a:	bd10      	pop	{r4, pc}
    1b5c:	20000090 	.word	0x20000090

00001b60 <SERCOM1_Handler>:
    1b60:	b510      	push	{r4, lr}
    1b62:	4b02      	ldr	r3, [pc, #8]	; (1b6c <SERCOM1_Handler+0xc>)
    1b64:	685b      	ldr	r3, [r3, #4]
    1b66:	2001      	movs	r0, #1
    1b68:	4798      	blx	r3
    1b6a:	bd10      	pop	{r4, pc}
    1b6c:	20000090 	.word	0x20000090

00001b70 <SERCOM2_Handler>:
    1b70:	b510      	push	{r4, lr}
    1b72:	4b02      	ldr	r3, [pc, #8]	; (1b7c <SERCOM2_Handler+0xc>)
    1b74:	689b      	ldr	r3, [r3, #8]
    1b76:	2002      	movs	r0, #2
    1b78:	4798      	blx	r3
    1b7a:	bd10      	pop	{r4, pc}
    1b7c:	20000090 	.word	0x20000090

00001b80 <SERCOM3_Handler>:
    1b80:	b510      	push	{r4, lr}
    1b82:	4b02      	ldr	r3, [pc, #8]	; (1b8c <SERCOM3_Handler+0xc>)
    1b84:	68db      	ldr	r3, [r3, #12]
    1b86:	2003      	movs	r0, #3
    1b88:	4798      	blx	r3
    1b8a:	bd10      	pop	{r4, pc}
    1b8c:	20000090 	.word	0x20000090

00001b90 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    1b90:	b570      	push	{r4, r5, r6, lr}
    1b92:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1b94:	ac01      	add	r4, sp, #4
    1b96:	2301      	movs	r3, #1
    1b98:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    1b9a:	2200      	movs	r2, #0
    1b9c:	70a2      	strb	r2, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    ///* Configure LEDs as outputs, turn them off */
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    1b9e:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    1ba0:	0021      	movs	r1, r4
    1ba2:	200e      	movs	r0, #14
    1ba4:	4e09      	ldr	r6, [pc, #36]	; (1bcc <system_board_init+0x3c>)
    1ba6:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1ba8:	4d09      	ldr	r5, [pc, #36]	; (1bd0 <system_board_init+0x40>)
    1baa:	2380      	movs	r3, #128	; 0x80
    1bac:	01db      	lsls	r3, r3, #7
    1bae:	616b      	str	r3, [r5, #20]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    1bb0:	0021      	movs	r1, r4
    1bb2:	200f      	movs	r0, #15
    1bb4:	47b0      	blx	r6
    1bb6:	2380      	movs	r3, #128	; 0x80
    1bb8:	021b      	lsls	r3, r3, #8
    1bba:	616b      	str	r3, [r5, #20]
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_INACTIVE);

    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    1bbc:	0021      	movs	r1, r4
    1bbe:	2001      	movs	r0, #1
    1bc0:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1bc2:	2302      	movs	r3, #2
    1bc4:	61ab      	str	r3, [r5, #24]

    /* Set buttons as inputs */
    //pin_conf.direction  = PORT_PIN_DIR_INPUT;
    //pin_conf.input_pull = PORT_PIN_PULL_UP;
    //port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    1bc6:	b002      	add	sp, #8
    1bc8:	bd70      	pop	{r4, r5, r6, pc}
    1bca:	46c0      	nop			; (mov r8, r8)
    1bcc:	00000ab9 	.word	0x00000ab9
    1bd0:	41004400 	.word	0x41004400

00001bd4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1bd4:	4b0c      	ldr	r3, [pc, #48]	; (1c08 <cpu_irq_enter_critical+0x34>)
    1bd6:	681b      	ldr	r3, [r3, #0]
    1bd8:	2b00      	cmp	r3, #0
    1bda:	d110      	bne.n	1bfe <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1bdc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1be0:	2b00      	cmp	r3, #0
    1be2:	d109      	bne.n	1bf8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    1be4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1be6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1bea:	2200      	movs	r2, #0
    1bec:	4b07      	ldr	r3, [pc, #28]	; (1c0c <cpu_irq_enter_critical+0x38>)
    1bee:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1bf0:	3201      	adds	r2, #1
    1bf2:	4b07      	ldr	r3, [pc, #28]	; (1c10 <cpu_irq_enter_critical+0x3c>)
    1bf4:	701a      	strb	r2, [r3, #0]
    1bf6:	e002      	b.n	1bfe <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1bf8:	2200      	movs	r2, #0
    1bfa:	4b05      	ldr	r3, [pc, #20]	; (1c10 <cpu_irq_enter_critical+0x3c>)
    1bfc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1bfe:	4a02      	ldr	r2, [pc, #8]	; (1c08 <cpu_irq_enter_critical+0x34>)
    1c00:	6813      	ldr	r3, [r2, #0]
    1c02:	3301      	adds	r3, #1
    1c04:	6013      	str	r3, [r2, #0]
}
    1c06:	4770      	bx	lr
    1c08:	200000a0 	.word	0x200000a0
    1c0c:	20000008 	.word	0x20000008
    1c10:	200000a4 	.word	0x200000a4

00001c14 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1c14:	4b08      	ldr	r3, [pc, #32]	; (1c38 <cpu_irq_leave_critical+0x24>)
    1c16:	681a      	ldr	r2, [r3, #0]
    1c18:	3a01      	subs	r2, #1
    1c1a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1c1c:	681b      	ldr	r3, [r3, #0]
    1c1e:	2b00      	cmp	r3, #0
    1c20:	d109      	bne.n	1c36 <cpu_irq_leave_critical+0x22>
    1c22:	4b06      	ldr	r3, [pc, #24]	; (1c3c <cpu_irq_leave_critical+0x28>)
    1c24:	781b      	ldrb	r3, [r3, #0]
    1c26:	2b00      	cmp	r3, #0
    1c28:	d005      	beq.n	1c36 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1c2a:	2201      	movs	r2, #1
    1c2c:	4b04      	ldr	r3, [pc, #16]	; (1c40 <cpu_irq_leave_critical+0x2c>)
    1c2e:	701a      	strb	r2, [r3, #0]
    1c30:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1c34:	b662      	cpsie	i
	}
}
    1c36:	4770      	bx	lr
    1c38:	200000a0 	.word	0x200000a0
    1c3c:	200000a4 	.word	0x200000a4
    1c40:	20000008 	.word	0x20000008

00001c44 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1c44:	b510      	push	{r4, lr}
	switch (clock_source) {
    1c46:	2808      	cmp	r0, #8
    1c48:	d803      	bhi.n	1c52 <system_clock_source_get_hz+0xe>
    1c4a:	0080      	lsls	r0, r0, #2
    1c4c:	4b1b      	ldr	r3, [pc, #108]	; (1cbc <system_clock_source_get_hz+0x78>)
    1c4e:	581b      	ldr	r3, [r3, r0]
    1c50:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1c52:	2000      	movs	r0, #0
    1c54:	e030      	b.n	1cb8 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1c56:	4b1a      	ldr	r3, [pc, #104]	; (1cc0 <system_clock_source_get_hz+0x7c>)
    1c58:	6918      	ldr	r0, [r3, #16]
    1c5a:	e02d      	b.n	1cb8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1c5c:	4b19      	ldr	r3, [pc, #100]	; (1cc4 <system_clock_source_get_hz+0x80>)
    1c5e:	6a1b      	ldr	r3, [r3, #32]
    1c60:	059b      	lsls	r3, r3, #22
    1c62:	0f9b      	lsrs	r3, r3, #30
    1c64:	4818      	ldr	r0, [pc, #96]	; (1cc8 <system_clock_source_get_hz+0x84>)
    1c66:	40d8      	lsrs	r0, r3
    1c68:	e026      	b.n	1cb8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1c6a:	4b15      	ldr	r3, [pc, #84]	; (1cc0 <system_clock_source_get_hz+0x7c>)
    1c6c:	6958      	ldr	r0, [r3, #20]
    1c6e:	e023      	b.n	1cb8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1c70:	4b13      	ldr	r3, [pc, #76]	; (1cc0 <system_clock_source_get_hz+0x7c>)
    1c72:	681b      	ldr	r3, [r3, #0]
    1c74:	2002      	movs	r0, #2
    1c76:	4018      	ands	r0, r3
    1c78:	d01e      	beq.n	1cb8 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1c7a:	4912      	ldr	r1, [pc, #72]	; (1cc4 <system_clock_source_get_hz+0x80>)
    1c7c:	2210      	movs	r2, #16
    1c7e:	68cb      	ldr	r3, [r1, #12]
    1c80:	421a      	tst	r2, r3
    1c82:	d0fc      	beq.n	1c7e <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1c84:	4b0e      	ldr	r3, [pc, #56]	; (1cc0 <system_clock_source_get_hz+0x7c>)
    1c86:	681b      	ldr	r3, [r3, #0]
    1c88:	075b      	lsls	r3, r3, #29
    1c8a:	d514      	bpl.n	1cb6 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1c8c:	2000      	movs	r0, #0
    1c8e:	4b0f      	ldr	r3, [pc, #60]	; (1ccc <system_clock_source_get_hz+0x88>)
    1c90:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1c92:	4b0b      	ldr	r3, [pc, #44]	; (1cc0 <system_clock_source_get_hz+0x7c>)
    1c94:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1c96:	041b      	lsls	r3, r3, #16
    1c98:	0c1b      	lsrs	r3, r3, #16
    1c9a:	4358      	muls	r0, r3
    1c9c:	e00c      	b.n	1cb8 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1c9e:	2350      	movs	r3, #80	; 0x50
    1ca0:	4a08      	ldr	r2, [pc, #32]	; (1cc4 <system_clock_source_get_hz+0x80>)
    1ca2:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1ca4:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1ca6:	075b      	lsls	r3, r3, #29
    1ca8:	d506      	bpl.n	1cb8 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1caa:	4b05      	ldr	r3, [pc, #20]	; (1cc0 <system_clock_source_get_hz+0x7c>)
    1cac:	68d8      	ldr	r0, [r3, #12]
    1cae:	e003      	b.n	1cb8 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    1cb0:	2080      	movs	r0, #128	; 0x80
    1cb2:	0200      	lsls	r0, r0, #8
    1cb4:	e000      	b.n	1cb8 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    1cb6:	4806      	ldr	r0, [pc, #24]	; (1cd0 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    1cb8:	bd10      	pop	{r4, pc}
    1cba:	46c0      	nop			; (mov r8, r8)
    1cbc:	00004fec 	.word	0x00004fec
    1cc0:	200000a8 	.word	0x200000a8
    1cc4:	40000800 	.word	0x40000800
    1cc8:	007a1200 	.word	0x007a1200
    1ccc:	00002181 	.word	0x00002181
    1cd0:	02dc6c00 	.word	0x02dc6c00

00001cd4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1cd4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1cd6:	4c0c      	ldr	r4, [pc, #48]	; (1d08 <system_clock_source_osc8m_set_config+0x34>)
    1cd8:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1cda:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1cdc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1cde:	7842      	ldrb	r2, [r0, #1]
    1ce0:	2001      	movs	r0, #1
    1ce2:	4002      	ands	r2, r0
    1ce4:	0192      	lsls	r2, r2, #6
    1ce6:	2640      	movs	r6, #64	; 0x40
    1ce8:	43b3      	bics	r3, r6
    1cea:	4313      	orrs	r3, r2
    1cec:	0002      	movs	r2, r0
    1cee:	402a      	ands	r2, r5
    1cf0:	01d2      	lsls	r2, r2, #7
    1cf2:	307f      	adds	r0, #127	; 0x7f
    1cf4:	4383      	bics	r3, r0
    1cf6:	4313      	orrs	r3, r2
    1cf8:	2203      	movs	r2, #3
    1cfa:	400a      	ands	r2, r1
    1cfc:	0212      	lsls	r2, r2, #8
    1cfe:	4903      	ldr	r1, [pc, #12]	; (1d0c <system_clock_source_osc8m_set_config+0x38>)
    1d00:	400b      	ands	r3, r1
    1d02:	4313      	orrs	r3, r2
    1d04:	6223      	str	r3, [r4, #32]
}
    1d06:	bd70      	pop	{r4, r5, r6, pc}
    1d08:	40000800 	.word	0x40000800
    1d0c:	fffffcff 	.word	0xfffffcff

00001d10 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1d10:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d12:	4657      	mov	r7, sl
    1d14:	464e      	mov	r6, r9
    1d16:	4645      	mov	r5, r8
    1d18:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1d1a:	4e1c      	ldr	r6, [pc, #112]	; (1d8c <system_clock_source_osc32k_set_config+0x7c>)
    1d1c:	69b3      	ldr	r3, [r6, #24]
    1d1e:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    1d20:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    1d22:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1d24:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1d26:	78c3      	ldrb	r3, [r0, #3]
    1d28:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    1d2a:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    1d2c:	7883      	ldrb	r3, [r0, #2]
    1d2e:	2001      	movs	r0, #1
    1d30:	4003      	ands	r3, r0
    1d32:	009b      	lsls	r3, r3, #2
    1d34:	469a      	mov	sl, r3
    1d36:	2204      	movs	r2, #4
    1d38:	4690      	mov	r8, r2
    1d3a:	4662      	mov	r2, ip
    1d3c:	4643      	mov	r3, r8
    1d3e:	439a      	bics	r2, r3
    1d40:	0013      	movs	r3, r2
    1d42:	4652      	mov	r2, sl
    1d44:	431a      	orrs	r2, r3
    1d46:	0013      	movs	r3, r2
    1d48:	4001      	ands	r1, r0
    1d4a:	00c9      	lsls	r1, r1, #3
    1d4c:	2208      	movs	r2, #8
    1d4e:	4393      	bics	r3, r2
    1d50:	430b      	orrs	r3, r1
    1d52:	464a      	mov	r2, r9
    1d54:	4002      	ands	r2, r0
    1d56:	0192      	lsls	r2, r2, #6
    1d58:	2140      	movs	r1, #64	; 0x40
    1d5a:	438b      	bics	r3, r1
    1d5c:	4313      	orrs	r3, r2
    1d5e:	4007      	ands	r7, r0
    1d60:	01ff      	lsls	r7, r7, #7
    1d62:	2280      	movs	r2, #128	; 0x80
    1d64:	4393      	bics	r3, r2
    1d66:	433b      	orrs	r3, r7
    1d68:	3a79      	subs	r2, #121	; 0x79
    1d6a:	4015      	ands	r5, r2
    1d6c:	022d      	lsls	r5, r5, #8
    1d6e:	4f08      	ldr	r7, [pc, #32]	; (1d90 <system_clock_source_osc32k_set_config+0x80>)
    1d70:	403b      	ands	r3, r7
    1d72:	432b      	orrs	r3, r5
    1d74:	4004      	ands	r4, r0
    1d76:	0320      	lsls	r0, r4, #12
    1d78:	4c06      	ldr	r4, [pc, #24]	; (1d94 <system_clock_source_osc32k_set_config+0x84>)
    1d7a:	401c      	ands	r4, r3
    1d7c:	4304      	orrs	r4, r0
    1d7e:	61b4      	str	r4, [r6, #24]
}
    1d80:	bc1c      	pop	{r2, r3, r4}
    1d82:	4690      	mov	r8, r2
    1d84:	4699      	mov	r9, r3
    1d86:	46a2      	mov	sl, r4
    1d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d8a:	46c0      	nop			; (mov r8, r8)
    1d8c:	40000800 	.word	0x40000800
    1d90:	fffff8ff 	.word	0xfffff8ff
    1d94:	ffffefff 	.word	0xffffefff

00001d98 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1d98:	2808      	cmp	r0, #8
    1d9a:	d803      	bhi.n	1da4 <system_clock_source_enable+0xc>
    1d9c:	0080      	lsls	r0, r0, #2
    1d9e:	4b25      	ldr	r3, [pc, #148]	; (1e34 <system_clock_source_enable+0x9c>)
    1da0:	581b      	ldr	r3, [r3, r0]
    1da2:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1da4:	2017      	movs	r0, #23
    1da6:	e044      	b.n	1e32 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1da8:	4a23      	ldr	r2, [pc, #140]	; (1e38 <system_clock_source_enable+0xa0>)
    1daa:	6a11      	ldr	r1, [r2, #32]
    1dac:	2302      	movs	r3, #2
    1dae:	430b      	orrs	r3, r1
    1db0:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1db2:	2000      	movs	r0, #0
    1db4:	e03d      	b.n	1e32 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1db6:	4a20      	ldr	r2, [pc, #128]	; (1e38 <system_clock_source_enable+0xa0>)
    1db8:	6991      	ldr	r1, [r2, #24]
    1dba:	2302      	movs	r3, #2
    1dbc:	430b      	orrs	r3, r1
    1dbe:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1dc0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    1dc2:	e036      	b.n	1e32 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1dc4:	4a1c      	ldr	r2, [pc, #112]	; (1e38 <system_clock_source_enable+0xa0>)
    1dc6:	8a11      	ldrh	r1, [r2, #16]
    1dc8:	2302      	movs	r3, #2
    1dca:	430b      	orrs	r3, r1
    1dcc:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1dce:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1dd0:	e02f      	b.n	1e32 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1dd2:	4a19      	ldr	r2, [pc, #100]	; (1e38 <system_clock_source_enable+0xa0>)
    1dd4:	8a91      	ldrh	r1, [r2, #20]
    1dd6:	2302      	movs	r3, #2
    1dd8:	430b      	orrs	r3, r1
    1dda:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1ddc:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1dde:	e028      	b.n	1e32 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1de0:	4916      	ldr	r1, [pc, #88]	; (1e3c <system_clock_source_enable+0xa4>)
    1de2:	680b      	ldr	r3, [r1, #0]
    1de4:	2202      	movs	r2, #2
    1de6:	4313      	orrs	r3, r2
    1de8:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1dea:	4b13      	ldr	r3, [pc, #76]	; (1e38 <system_clock_source_enable+0xa0>)
    1dec:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1dee:	0019      	movs	r1, r3
    1df0:	320e      	adds	r2, #14
    1df2:	68cb      	ldr	r3, [r1, #12]
    1df4:	421a      	tst	r2, r3
    1df6:	d0fc      	beq.n	1df2 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1df8:	4a10      	ldr	r2, [pc, #64]	; (1e3c <system_clock_source_enable+0xa4>)
    1dfa:	6891      	ldr	r1, [r2, #8]
    1dfc:	4b0e      	ldr	r3, [pc, #56]	; (1e38 <system_clock_source_enable+0xa0>)
    1dfe:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1e00:	6852      	ldr	r2, [r2, #4]
    1e02:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    1e04:	2200      	movs	r2, #0
    1e06:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1e08:	0019      	movs	r1, r3
    1e0a:	3210      	adds	r2, #16
    1e0c:	68cb      	ldr	r3, [r1, #12]
    1e0e:	421a      	tst	r2, r3
    1e10:	d0fc      	beq.n	1e0c <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1e12:	4b0a      	ldr	r3, [pc, #40]	; (1e3c <system_clock_source_enable+0xa4>)
    1e14:	681b      	ldr	r3, [r3, #0]
    1e16:	b29b      	uxth	r3, r3
    1e18:	4a07      	ldr	r2, [pc, #28]	; (1e38 <system_clock_source_enable+0xa0>)
    1e1a:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1e1c:	2000      	movs	r0, #0
    1e1e:	e008      	b.n	1e32 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1e20:	4905      	ldr	r1, [pc, #20]	; (1e38 <system_clock_source_enable+0xa0>)
    1e22:	2244      	movs	r2, #68	; 0x44
    1e24:	5c88      	ldrb	r0, [r1, r2]
    1e26:	2302      	movs	r3, #2
    1e28:	4303      	orrs	r3, r0
    1e2a:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1e2c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    1e2e:	e000      	b.n	1e32 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1e30:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    1e32:	4770      	bx	lr
    1e34:	00005010 	.word	0x00005010
    1e38:	40000800 	.word	0x40000800
    1e3c:	200000a8 	.word	0x200000a8

00001e40 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1e40:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e42:	b087      	sub	sp, #28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1e44:	22c2      	movs	r2, #194	; 0xc2
    1e46:	00d2      	lsls	r2, r2, #3
    1e48:	4b2c      	ldr	r3, [pc, #176]	; (1efc <system_clock_init+0xbc>)
    1e4a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1e4c:	4a2c      	ldr	r2, [pc, #176]	; (1f00 <system_clock_init+0xc0>)
    1e4e:	6853      	ldr	r3, [r2, #4]
    1e50:	211e      	movs	r1, #30
    1e52:	438b      	bics	r3, r1
    1e54:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1e56:	2301      	movs	r3, #1
    1e58:	466a      	mov	r2, sp
    1e5a:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1e5c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1e5e:	4d29      	ldr	r5, [pc, #164]	; (1f04 <system_clock_init+0xc4>)
    1e60:	b2e0      	uxtb	r0, r4
    1e62:	4669      	mov	r1, sp
    1e64:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1e66:	3401      	adds	r4, #1
    1e68:	2c25      	cmp	r4, #37	; 0x25
    1e6a:	d1f9      	bne.n	1e60 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    1e6c:	4b26      	ldr	r3, [pc, #152]	; (1f08 <system_clock_init+0xc8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    1e6e:	681a      	ldr	r2, [r3, #0]
    1e70:	04d2      	lsls	r2, r2, #19
    1e72:	4922      	ldr	r1, [pc, #136]	; (1efc <system_clock_init+0xbc>)
    1e74:	6988      	ldr	r0, [r1, #24]
    1e76:	0e52      	lsrs	r2, r2, #25
    1e78:	0412      	lsls	r2, r2, #16
    1e7a:	4b24      	ldr	r3, [pc, #144]	; (1f0c <system_clock_init+0xcc>)
    1e7c:	4003      	ands	r3, r0
    1e7e:	4313      	orrs	r3, r2
    1e80:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    1e82:	a804      	add	r0, sp, #16
    1e84:	2501      	movs	r5, #1
    1e86:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    1e88:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    1e8a:	2400      	movs	r4, #0
    1e8c:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    1e8e:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    1e90:	2307      	movs	r3, #7
    1e92:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    1e94:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    1e96:	4b1e      	ldr	r3, [pc, #120]	; (1f10 <system_clock_init+0xd0>)
    1e98:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    1e9a:	2004      	movs	r0, #4
    1e9c:	4e1d      	ldr	r6, [pc, #116]	; (1f14 <system_clock_init+0xd4>)
    1e9e:	47b0      	blx	r6
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1ea0:	a803      	add	r0, sp, #12
    1ea2:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1ea4:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1ea6:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1ea8:	4b1b      	ldr	r3, [pc, #108]	; (1f18 <system_clock_init+0xd8>)
    1eaa:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1eac:	2006      	movs	r0, #6
    1eae:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1eb0:	4b1a      	ldr	r3, [pc, #104]	; (1f1c <system_clock_init+0xdc>)
    1eb2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1eb4:	466b      	mov	r3, sp
    1eb6:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1eb8:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    1eba:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1ebc:	2304      	movs	r3, #4
    1ebe:	466a      	mov	r2, sp
    1ec0:	7013      	strb	r3, [r2, #0]
    1ec2:	331c      	adds	r3, #28
    1ec4:	9301      	str	r3, [sp, #4]
    1ec6:	4669      	mov	r1, sp
    1ec8:	2002      	movs	r0, #2
    1eca:	4f15      	ldr	r7, [pc, #84]	; (1f20 <system_clock_init+0xe0>)
    1ecc:	47b8      	blx	r7
    1ece:	2002      	movs	r0, #2
    1ed0:	4e14      	ldr	r6, [pc, #80]	; (1f24 <system_clock_init+0xe4>)
    1ed2:	47b0      	blx	r6
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    1ed4:	4b14      	ldr	r3, [pc, #80]	; (1f28 <system_clock_init+0xe8>)
    1ed6:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    1ed8:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1eda:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    1edc:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1ede:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    1ee0:	466b      	mov	r3, sp
    1ee2:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1ee4:	2306      	movs	r3, #6
    1ee6:	466a      	mov	r2, sp
    1ee8:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    1eea:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    1eec:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1eee:	4669      	mov	r1, sp
    1ef0:	2000      	movs	r0, #0
    1ef2:	47b8      	blx	r7
    1ef4:	2000      	movs	r0, #0
    1ef6:	47b0      	blx	r6
#endif
}
    1ef8:	b007      	add	sp, #28
    1efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1efc:	40000800 	.word	0x40000800
    1f00:	41004000 	.word	0x41004000
    1f04:	00002165 	.word	0x00002165
    1f08:	00806024 	.word	0x00806024
    1f0c:	ff80ffff 	.word	0xff80ffff
    1f10:	00001d11 	.word	0x00001d11
    1f14:	00001d99 	.word	0x00001d99
    1f18:	00001cd5 	.word	0x00001cd5
    1f1c:	00001f2d 	.word	0x00001f2d
    1f20:	00001f51 	.word	0x00001f51
    1f24:	00002009 	.word	0x00002009
    1f28:	40000400 	.word	0x40000400

00001f2c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1f2c:	4a06      	ldr	r2, [pc, #24]	; (1f48 <system_gclk_init+0x1c>)
    1f2e:	6991      	ldr	r1, [r2, #24]
    1f30:	2308      	movs	r3, #8
    1f32:	430b      	orrs	r3, r1
    1f34:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1f36:	2201      	movs	r2, #1
    1f38:	4b04      	ldr	r3, [pc, #16]	; (1f4c <system_gclk_init+0x20>)
    1f3a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1f3c:	0019      	movs	r1, r3
    1f3e:	780b      	ldrb	r3, [r1, #0]
    1f40:	4213      	tst	r3, r2
    1f42:	d1fc      	bne.n	1f3e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1f44:	4770      	bx	lr
    1f46:	46c0      	nop			; (mov r8, r8)
    1f48:	40000400 	.word	0x40000400
    1f4c:	40000c00 	.word	0x40000c00

00001f50 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1f50:	b570      	push	{r4, r5, r6, lr}
    1f52:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1f54:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1f56:	780c      	ldrb	r4, [r1, #0]
    1f58:	0224      	lsls	r4, r4, #8
    1f5a:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1f5c:	784b      	ldrb	r3, [r1, #1]
    1f5e:	2b00      	cmp	r3, #0
    1f60:	d002      	beq.n	1f68 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1f62:	2380      	movs	r3, #128	; 0x80
    1f64:	02db      	lsls	r3, r3, #11
    1f66:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1f68:	7a4b      	ldrb	r3, [r1, #9]
    1f6a:	2b00      	cmp	r3, #0
    1f6c:	d002      	beq.n	1f74 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1f6e:	2380      	movs	r3, #128	; 0x80
    1f70:	031b      	lsls	r3, r3, #12
    1f72:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1f74:	6848      	ldr	r0, [r1, #4]
    1f76:	2801      	cmp	r0, #1
    1f78:	d918      	bls.n	1fac <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1f7a:	1e43      	subs	r3, r0, #1
    1f7c:	4218      	tst	r0, r3
    1f7e:	d110      	bne.n	1fa2 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1f80:	2802      	cmp	r0, #2
    1f82:	d906      	bls.n	1f92 <system_gclk_gen_set_config+0x42>
    1f84:	2302      	movs	r3, #2
    1f86:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1f88:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1f8a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1f8c:	4298      	cmp	r0, r3
    1f8e:	d8fb      	bhi.n	1f88 <system_gclk_gen_set_config+0x38>
    1f90:	e000      	b.n	1f94 <system_gclk_gen_set_config+0x44>
    1f92:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1f94:	0212      	lsls	r2, r2, #8
    1f96:	4332      	orrs	r2, r6
    1f98:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1f9a:	2380      	movs	r3, #128	; 0x80
    1f9c:	035b      	lsls	r3, r3, #13
    1f9e:	431c      	orrs	r4, r3
    1fa0:	e004      	b.n	1fac <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    1fa2:	0205      	lsls	r5, r0, #8
    1fa4:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1fa6:	2380      	movs	r3, #128	; 0x80
    1fa8:	029b      	lsls	r3, r3, #10
    1faa:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1fac:	7a0b      	ldrb	r3, [r1, #8]
    1fae:	2b00      	cmp	r3, #0
    1fb0:	d002      	beq.n	1fb8 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1fb2:	2380      	movs	r3, #128	; 0x80
    1fb4:	039b      	lsls	r3, r3, #14
    1fb6:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1fb8:	4a0f      	ldr	r2, [pc, #60]	; (1ff8 <system_gclk_gen_set_config+0xa8>)
    1fba:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    1fbc:	b25b      	sxtb	r3, r3
    1fbe:	2b00      	cmp	r3, #0
    1fc0:	dbfb      	blt.n	1fba <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1fc2:	4b0e      	ldr	r3, [pc, #56]	; (1ffc <system_gclk_gen_set_config+0xac>)
    1fc4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1fc6:	4b0e      	ldr	r3, [pc, #56]	; (2000 <STACK_SIZE>)
    1fc8:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1fca:	4a0b      	ldr	r2, [pc, #44]	; (1ff8 <system_gclk_gen_set_config+0xa8>)
    1fcc:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1fce:	b25b      	sxtb	r3, r3
    1fd0:	2b00      	cmp	r3, #0
    1fd2:	dbfb      	blt.n	1fcc <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1fd4:	4b08      	ldr	r3, [pc, #32]	; (1ff8 <system_gclk_gen_set_config+0xa8>)
    1fd6:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1fd8:	001a      	movs	r2, r3
    1fda:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    1fdc:	b25b      	sxtb	r3, r3
    1fde:	2b00      	cmp	r3, #0
    1fe0:	dbfb      	blt.n	1fda <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1fe2:	4a05      	ldr	r2, [pc, #20]	; (1ff8 <system_gclk_gen_set_config+0xa8>)
    1fe4:	6851      	ldr	r1, [r2, #4]
    1fe6:	2380      	movs	r3, #128	; 0x80
    1fe8:	025b      	lsls	r3, r3, #9
    1fea:	400b      	ands	r3, r1
    1fec:	431c      	orrs	r4, r3
    1fee:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1ff0:	4b04      	ldr	r3, [pc, #16]	; (2004 <STACK_SIZE+0x4>)
    1ff2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1ff4:	bd70      	pop	{r4, r5, r6, pc}
    1ff6:	46c0      	nop			; (mov r8, r8)
    1ff8:	40000c00 	.word	0x40000c00
    1ffc:	00001bd5 	.word	0x00001bd5
    2000:	40000c08 	.word	0x40000c08
    2004:	00001c15 	.word	0x00001c15

00002008 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2008:	b510      	push	{r4, lr}
    200a:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    200c:	4a0b      	ldr	r2, [pc, #44]	; (203c <system_gclk_gen_enable+0x34>)
    200e:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2010:	b25b      	sxtb	r3, r3
    2012:	2b00      	cmp	r3, #0
    2014:	dbfb      	blt.n	200e <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2016:	4b0a      	ldr	r3, [pc, #40]	; (2040 <system_gclk_gen_enable+0x38>)
    2018:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    201a:	4b0a      	ldr	r3, [pc, #40]	; (2044 <system_gclk_gen_enable+0x3c>)
    201c:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    201e:	4a07      	ldr	r2, [pc, #28]	; (203c <system_gclk_gen_enable+0x34>)
    2020:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2022:	b25b      	sxtb	r3, r3
    2024:	2b00      	cmp	r3, #0
    2026:	dbfb      	blt.n	2020 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2028:	4a04      	ldr	r2, [pc, #16]	; (203c <system_gclk_gen_enable+0x34>)
    202a:	6853      	ldr	r3, [r2, #4]
    202c:	2180      	movs	r1, #128	; 0x80
    202e:	0249      	lsls	r1, r1, #9
    2030:	430b      	orrs	r3, r1
    2032:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2034:	4b04      	ldr	r3, [pc, #16]	; (2048 <system_gclk_gen_enable+0x40>)
    2036:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2038:	bd10      	pop	{r4, pc}
    203a:	46c0      	nop			; (mov r8, r8)
    203c:	40000c00 	.word	0x40000c00
    2040:	00001bd5 	.word	0x00001bd5
    2044:	40000c04 	.word	0x40000c04
    2048:	00001c15 	.word	0x00001c15

0000204c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    204c:	b570      	push	{r4, r5, r6, lr}
    204e:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2050:	4a1a      	ldr	r2, [pc, #104]	; (20bc <system_gclk_gen_get_hz+0x70>)
    2052:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2054:	b25b      	sxtb	r3, r3
    2056:	2b00      	cmp	r3, #0
    2058:	dbfb      	blt.n	2052 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    205a:	4b19      	ldr	r3, [pc, #100]	; (20c0 <system_gclk_gen_get_hz+0x74>)
    205c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    205e:	4b19      	ldr	r3, [pc, #100]	; (20c4 <system_gclk_gen_get_hz+0x78>)
    2060:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2062:	4a16      	ldr	r2, [pc, #88]	; (20bc <system_gclk_gen_get_hz+0x70>)
    2064:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2066:	b25b      	sxtb	r3, r3
    2068:	2b00      	cmp	r3, #0
    206a:	dbfb      	blt.n	2064 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    206c:	4e13      	ldr	r6, [pc, #76]	; (20bc <system_gclk_gen_get_hz+0x70>)
    206e:	6870      	ldr	r0, [r6, #4]
    2070:	04c0      	lsls	r0, r0, #19
    2072:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2074:	4b14      	ldr	r3, [pc, #80]	; (20c8 <system_gclk_gen_get_hz+0x7c>)
    2076:	4798      	blx	r3
    2078:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    207a:	4b12      	ldr	r3, [pc, #72]	; (20c4 <system_gclk_gen_get_hz+0x78>)
    207c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    207e:	6876      	ldr	r6, [r6, #4]
    2080:	02f6      	lsls	r6, r6, #11
    2082:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2084:	4b11      	ldr	r3, [pc, #68]	; (20cc <system_gclk_gen_get_hz+0x80>)
    2086:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2088:	4a0c      	ldr	r2, [pc, #48]	; (20bc <system_gclk_gen_get_hz+0x70>)
    208a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    208c:	b25b      	sxtb	r3, r3
    208e:	2b00      	cmp	r3, #0
    2090:	dbfb      	blt.n	208a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2092:	4b0a      	ldr	r3, [pc, #40]	; (20bc <system_gclk_gen_get_hz+0x70>)
    2094:	689c      	ldr	r4, [r3, #8]
    2096:	0224      	lsls	r4, r4, #8
    2098:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    209a:	4b0d      	ldr	r3, [pc, #52]	; (20d0 <system_gclk_gen_get_hz+0x84>)
    209c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    209e:	2e00      	cmp	r6, #0
    20a0:	d107      	bne.n	20b2 <system_gclk_gen_get_hz+0x66>
    20a2:	2c01      	cmp	r4, #1
    20a4:	d907      	bls.n	20b6 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    20a6:	0021      	movs	r1, r4
    20a8:	0028      	movs	r0, r5
    20aa:	4b0a      	ldr	r3, [pc, #40]	; (20d4 <system_gclk_gen_get_hz+0x88>)
    20ac:	4798      	blx	r3
    20ae:	0005      	movs	r5, r0
    20b0:	e001      	b.n	20b6 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    20b2:	3401      	adds	r4, #1
    20b4:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    20b6:	0028      	movs	r0, r5
    20b8:	bd70      	pop	{r4, r5, r6, pc}
    20ba:	46c0      	nop			; (mov r8, r8)
    20bc:	40000c00 	.word	0x40000c00
    20c0:	00001bd5 	.word	0x00001bd5
    20c4:	40000c04 	.word	0x40000c04
    20c8:	00001c45 	.word	0x00001c45
    20cc:	40000c08 	.word	0x40000c08
    20d0:	00001c15 	.word	0x00001c15
    20d4:	000024f9 	.word	0x000024f9

000020d8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    20d8:	b510      	push	{r4, lr}
    20da:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    20dc:	4b06      	ldr	r3, [pc, #24]	; (20f8 <system_gclk_chan_enable+0x20>)
    20de:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    20e0:	4b06      	ldr	r3, [pc, #24]	; (20fc <system_gclk_chan_enable+0x24>)
    20e2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    20e4:	4a06      	ldr	r2, [pc, #24]	; (2100 <system_gclk_chan_enable+0x28>)
    20e6:	8851      	ldrh	r1, [r2, #2]
    20e8:	2380      	movs	r3, #128	; 0x80
    20ea:	01db      	lsls	r3, r3, #7
    20ec:	430b      	orrs	r3, r1
    20ee:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    20f0:	4b04      	ldr	r3, [pc, #16]	; (2104 <system_gclk_chan_enable+0x2c>)
    20f2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    20f4:	bd10      	pop	{r4, pc}
    20f6:	46c0      	nop			; (mov r8, r8)
    20f8:	00001bd5 	.word	0x00001bd5
    20fc:	40000c02 	.word	0x40000c02
    2100:	40000c00 	.word	0x40000c00
    2104:	00001c15 	.word	0x00001c15

00002108 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2108:	b510      	push	{r4, lr}
    210a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    210c:	4b0f      	ldr	r3, [pc, #60]	; (214c <system_gclk_chan_disable+0x44>)
    210e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2110:	4b0f      	ldr	r3, [pc, #60]	; (2150 <system_gclk_chan_disable+0x48>)
    2112:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2114:	4b0f      	ldr	r3, [pc, #60]	; (2154 <system_gclk_chan_disable+0x4c>)
    2116:	885a      	ldrh	r2, [r3, #2]
    2118:	0512      	lsls	r2, r2, #20
    211a:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    211c:	8859      	ldrh	r1, [r3, #2]
    211e:	4a0e      	ldr	r2, [pc, #56]	; (2158 <system_gclk_chan_disable+0x50>)
    2120:	400a      	ands	r2, r1
    2122:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2124:	8859      	ldrh	r1, [r3, #2]
    2126:	4a0d      	ldr	r2, [pc, #52]	; (215c <system_gclk_chan_disable+0x54>)
    2128:	400a      	ands	r2, r1
    212a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    212c:	0019      	movs	r1, r3
    212e:	2280      	movs	r2, #128	; 0x80
    2130:	01d2      	lsls	r2, r2, #7
    2132:	884b      	ldrh	r3, [r1, #2]
    2134:	4213      	tst	r3, r2
    2136:	d1fc      	bne.n	2132 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2138:	4906      	ldr	r1, [pc, #24]	; (2154 <system_gclk_chan_disable+0x4c>)
    213a:	884c      	ldrh	r4, [r1, #2]
    213c:	0202      	lsls	r2, r0, #8
    213e:	4b06      	ldr	r3, [pc, #24]	; (2158 <system_gclk_chan_disable+0x50>)
    2140:	4023      	ands	r3, r4
    2142:	4313      	orrs	r3, r2
    2144:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2146:	4b06      	ldr	r3, [pc, #24]	; (2160 <system_gclk_chan_disable+0x58>)
    2148:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    214a:	bd10      	pop	{r4, pc}
    214c:	00001bd5 	.word	0x00001bd5
    2150:	40000c02 	.word	0x40000c02
    2154:	40000c00 	.word	0x40000c00
    2158:	fffff0ff 	.word	0xfffff0ff
    215c:	ffffbfff 	.word	0xffffbfff
    2160:	00001c15 	.word	0x00001c15

00002164 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2164:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2166:	780c      	ldrb	r4, [r1, #0]
    2168:	0224      	lsls	r4, r4, #8
    216a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    216c:	4b02      	ldr	r3, [pc, #8]	; (2178 <system_gclk_chan_set_config+0x14>)
    216e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2170:	b2a4      	uxth	r4, r4
    2172:	4b02      	ldr	r3, [pc, #8]	; (217c <system_gclk_chan_set_config+0x18>)
    2174:	805c      	strh	r4, [r3, #2]
}
    2176:	bd10      	pop	{r4, pc}
    2178:	00002109 	.word	0x00002109
    217c:	40000c00 	.word	0x40000c00

00002180 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2180:	b510      	push	{r4, lr}
    2182:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2184:	4b06      	ldr	r3, [pc, #24]	; (21a0 <system_gclk_chan_get_hz+0x20>)
    2186:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2188:	4b06      	ldr	r3, [pc, #24]	; (21a4 <system_gclk_chan_get_hz+0x24>)
    218a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    218c:	4b06      	ldr	r3, [pc, #24]	; (21a8 <system_gclk_chan_get_hz+0x28>)
    218e:	885c      	ldrh	r4, [r3, #2]
    2190:	0524      	lsls	r4, r4, #20
    2192:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2194:	4b05      	ldr	r3, [pc, #20]	; (21ac <system_gclk_chan_get_hz+0x2c>)
    2196:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2198:	0020      	movs	r0, r4
    219a:	4b05      	ldr	r3, [pc, #20]	; (21b0 <system_gclk_chan_get_hz+0x30>)
    219c:	4798      	blx	r3
}
    219e:	bd10      	pop	{r4, pc}
    21a0:	00001bd5 	.word	0x00001bd5
    21a4:	40000c02 	.word	0x40000c02
    21a8:	40000c00 	.word	0x40000c00
    21ac:	00001c15 	.word	0x00001c15
    21b0:	0000204d 	.word	0x0000204d

000021b4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    21b4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    21b6:	78d3      	ldrb	r3, [r2, #3]
    21b8:	2b00      	cmp	r3, #0
    21ba:	d11e      	bne.n	21fa <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    21bc:	7813      	ldrb	r3, [r2, #0]
    21be:	2b80      	cmp	r3, #128	; 0x80
    21c0:	d004      	beq.n	21cc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    21c2:	061b      	lsls	r3, r3, #24
    21c4:	2480      	movs	r4, #128	; 0x80
    21c6:	0264      	lsls	r4, r4, #9
    21c8:	4323      	orrs	r3, r4
    21ca:	e000      	b.n	21ce <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    21cc:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    21ce:	7854      	ldrb	r4, [r2, #1]
    21d0:	2502      	movs	r5, #2
    21d2:	43ac      	bics	r4, r5
    21d4:	d10a      	bne.n	21ec <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    21d6:	7894      	ldrb	r4, [r2, #2]
    21d8:	2c00      	cmp	r4, #0
    21da:	d103      	bne.n	21e4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    21dc:	2480      	movs	r4, #128	; 0x80
    21de:	02a4      	lsls	r4, r4, #10
    21e0:	4323      	orrs	r3, r4
    21e2:	e002      	b.n	21ea <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    21e4:	24c0      	movs	r4, #192	; 0xc0
    21e6:	02e4      	lsls	r4, r4, #11
    21e8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    21ea:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    21ec:	7854      	ldrb	r4, [r2, #1]
    21ee:	3c01      	subs	r4, #1
    21f0:	2c01      	cmp	r4, #1
    21f2:	d812      	bhi.n	221a <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    21f4:	4c18      	ldr	r4, [pc, #96]	; (2258 <_system_pinmux_config+0xa4>)
    21f6:	4023      	ands	r3, r4
    21f8:	e00f      	b.n	221a <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    21fa:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    21fc:	040b      	lsls	r3, r1, #16
    21fe:	0c1b      	lsrs	r3, r3, #16
    2200:	24a0      	movs	r4, #160	; 0xa0
    2202:	05e4      	lsls	r4, r4, #23
    2204:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2206:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2208:	0c0b      	lsrs	r3, r1, #16
    220a:	24d0      	movs	r4, #208	; 0xd0
    220c:	0624      	lsls	r4, r4, #24
    220e:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2210:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2212:	78d3      	ldrb	r3, [r2, #3]
    2214:	2b00      	cmp	r3, #0
    2216:	d018      	beq.n	224a <_system_pinmux_config+0x96>
    2218:	e01c      	b.n	2254 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    221a:	040c      	lsls	r4, r1, #16
    221c:	0c24      	lsrs	r4, r4, #16
    221e:	25a0      	movs	r5, #160	; 0xa0
    2220:	05ed      	lsls	r5, r5, #23
    2222:	432c      	orrs	r4, r5
    2224:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2226:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2228:	0c0c      	lsrs	r4, r1, #16
    222a:	25d0      	movs	r5, #208	; 0xd0
    222c:	062d      	lsls	r5, r5, #24
    222e:	432c      	orrs	r4, r5
    2230:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2232:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2234:	78d4      	ldrb	r4, [r2, #3]
    2236:	2c00      	cmp	r4, #0
    2238:	d10c      	bne.n	2254 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    223a:	035b      	lsls	r3, r3, #13
    223c:	d505      	bpl.n	224a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    223e:	7893      	ldrb	r3, [r2, #2]
    2240:	2b01      	cmp	r3, #1
    2242:	d101      	bne.n	2248 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2244:	6181      	str	r1, [r0, #24]
    2246:	e000      	b.n	224a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2248:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    224a:	7853      	ldrb	r3, [r2, #1]
    224c:	3b01      	subs	r3, #1
    224e:	2b01      	cmp	r3, #1
    2250:	d800      	bhi.n	2254 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2252:	6081      	str	r1, [r0, #8]
		}
	}
}
    2254:	bd30      	pop	{r4, r5, pc}
    2256:	46c0      	nop			; (mov r8, r8)
    2258:	fffbffff 	.word	0xfffbffff

0000225c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    225c:	b510      	push	{r4, lr}
    225e:	0003      	movs	r3, r0
    2260:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2262:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2264:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2266:	2900      	cmp	r1, #0
    2268:	d104      	bne.n	2274 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    226a:	0958      	lsrs	r0, r3, #5
    226c:	01c0      	lsls	r0, r0, #7
    226e:	4905      	ldr	r1, [pc, #20]	; (2284 <system_pinmux_pin_set_config+0x28>)
    2270:	468c      	mov	ip, r1
    2272:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2274:	211f      	movs	r1, #31
    2276:	400b      	ands	r3, r1
    2278:	391e      	subs	r1, #30
    227a:	4099      	lsls	r1, r3
    227c:	4b02      	ldr	r3, [pc, #8]	; (2288 <system_pinmux_pin_set_config+0x2c>)
    227e:	4798      	blx	r3
}
    2280:	bd10      	pop	{r4, pc}
    2282:	46c0      	nop			; (mov r8, r8)
    2284:	41004400 	.word	0x41004400
    2288:	000021b5 	.word	0x000021b5

0000228c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    228c:	4770      	bx	lr
    228e:	46c0      	nop			; (mov r8, r8)

00002290 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2290:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2292:	4b05      	ldr	r3, [pc, #20]	; (22a8 <system_init+0x18>)
    2294:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2296:	4b05      	ldr	r3, [pc, #20]	; (22ac <system_init+0x1c>)
    2298:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    229a:	4b05      	ldr	r3, [pc, #20]	; (22b0 <system_init+0x20>)
    229c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    229e:	4b05      	ldr	r3, [pc, #20]	; (22b4 <system_init+0x24>)
    22a0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    22a2:	4b05      	ldr	r3, [pc, #20]	; (22b8 <system_init+0x28>)
    22a4:	4798      	blx	r3
}
    22a6:	bd10      	pop	{r4, pc}
    22a8:	00001e41 	.word	0x00001e41
    22ac:	00001b91 	.word	0x00001b91
    22b0:	0000228d 	.word	0x0000228d
    22b4:	0000228d 	.word	0x0000228d
    22b8:	0000228d 	.word	0x0000228d

000022bc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    22bc:	e7fe      	b.n	22bc <Dummy_Handler>
    22be:	46c0      	nop			; (mov r8, r8)

000022c0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    22c0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    22c2:	4b2e      	ldr	r3, [pc, #184]	; (237c <Reset_Handler+0xbc>)
    22c4:	4a2e      	ldr	r2, [pc, #184]	; (2380 <Reset_Handler+0xc0>)
    22c6:	429a      	cmp	r2, r3
    22c8:	d003      	beq.n	22d2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    22ca:	4b2e      	ldr	r3, [pc, #184]	; (2384 <Reset_Handler+0xc4>)
    22cc:	4a2b      	ldr	r2, [pc, #172]	; (237c <Reset_Handler+0xbc>)
    22ce:	429a      	cmp	r2, r3
    22d0:	d304      	bcc.n	22dc <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    22d2:	4b2d      	ldr	r3, [pc, #180]	; (2388 <Reset_Handler+0xc8>)
    22d4:	4a2d      	ldr	r2, [pc, #180]	; (238c <Reset_Handler+0xcc>)
    22d6:	429a      	cmp	r2, r3
    22d8:	d310      	bcc.n	22fc <Reset_Handler+0x3c>
    22da:	e01e      	b.n	231a <Reset_Handler+0x5a>
    22dc:	4a2c      	ldr	r2, [pc, #176]	; (2390 <Reset_Handler+0xd0>)
    22de:	4b29      	ldr	r3, [pc, #164]	; (2384 <Reset_Handler+0xc4>)
    22e0:	3303      	adds	r3, #3
    22e2:	1a9b      	subs	r3, r3, r2
    22e4:	089b      	lsrs	r3, r3, #2
    22e6:	3301      	adds	r3, #1
    22e8:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    22ea:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    22ec:	4823      	ldr	r0, [pc, #140]	; (237c <Reset_Handler+0xbc>)
    22ee:	4924      	ldr	r1, [pc, #144]	; (2380 <Reset_Handler+0xc0>)
    22f0:	588c      	ldr	r4, [r1, r2]
    22f2:	5084      	str	r4, [r0, r2]
    22f4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    22f6:	429a      	cmp	r2, r3
    22f8:	d1fa      	bne.n	22f0 <Reset_Handler+0x30>
    22fa:	e7ea      	b.n	22d2 <Reset_Handler+0x12>
    22fc:	4a25      	ldr	r2, [pc, #148]	; (2394 <Reset_Handler+0xd4>)
    22fe:	4b22      	ldr	r3, [pc, #136]	; (2388 <Reset_Handler+0xc8>)
    2300:	3303      	adds	r3, #3
    2302:	1a9b      	subs	r3, r3, r2
    2304:	089b      	lsrs	r3, r3, #2
    2306:	3301      	adds	r3, #1
    2308:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    230a:	2200      	movs	r2, #0
                *pDest++ = 0;
    230c:	481f      	ldr	r0, [pc, #124]	; (238c <Reset_Handler+0xcc>)
    230e:	2100      	movs	r1, #0
    2310:	1814      	adds	r4, r2, r0
    2312:	6021      	str	r1, [r4, #0]
    2314:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2316:	429a      	cmp	r2, r3
    2318:	d1fa      	bne.n	2310 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    231a:	4a1f      	ldr	r2, [pc, #124]	; (2398 <Reset_Handler+0xd8>)
    231c:	21ff      	movs	r1, #255	; 0xff
    231e:	4b1f      	ldr	r3, [pc, #124]	; (239c <Reset_Handler+0xdc>)
    2320:	438b      	bics	r3, r1
    2322:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2324:	39fd      	subs	r1, #253	; 0xfd
    2326:	2390      	movs	r3, #144	; 0x90
    2328:	005b      	lsls	r3, r3, #1
    232a:	4a1d      	ldr	r2, [pc, #116]	; (23a0 <Reset_Handler+0xe0>)
    232c:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    232e:	481d      	ldr	r0, [pc, #116]	; (23a4 <Reset_Handler+0xe4>)
    2330:	78c3      	ldrb	r3, [r0, #3]
    2332:	2403      	movs	r4, #3
    2334:	43a3      	bics	r3, r4
    2336:	2202      	movs	r2, #2
    2338:	4313      	orrs	r3, r2
    233a:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    233c:	78c3      	ldrb	r3, [r0, #3]
    233e:	260c      	movs	r6, #12
    2340:	43b3      	bics	r3, r6
    2342:	2108      	movs	r1, #8
    2344:	430b      	orrs	r3, r1
    2346:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2348:	4b17      	ldr	r3, [pc, #92]	; (23a8 <Reset_Handler+0xe8>)
    234a:	7b98      	ldrb	r0, [r3, #14]
    234c:	2530      	movs	r5, #48	; 0x30
    234e:	43a8      	bics	r0, r5
    2350:	0005      	movs	r5, r0
    2352:	2020      	movs	r0, #32
    2354:	4328      	orrs	r0, r5
    2356:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2358:	7b98      	ldrb	r0, [r3, #14]
    235a:	43b0      	bics	r0, r6
    235c:	4301      	orrs	r1, r0
    235e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2360:	7b99      	ldrb	r1, [r3, #14]
    2362:	43a1      	bics	r1, r4
    2364:	430a      	orrs	r2, r1
    2366:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2368:	4a10      	ldr	r2, [pc, #64]	; (23ac <Reset_Handler+0xec>)
    236a:	6851      	ldr	r1, [r2, #4]
    236c:	2380      	movs	r3, #128	; 0x80
    236e:	430b      	orrs	r3, r1
    2370:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2372:	4b0f      	ldr	r3, [pc, #60]	; (23b0 <Reset_Handler+0xf0>)
    2374:	4798      	blx	r3

        /* Branch to main function */
        main();
    2376:	4b0f      	ldr	r3, [pc, #60]	; (23b4 <Reset_Handler+0xf4>)
    2378:	4798      	blx	r3
    237a:	e7fe      	b.n	237a <Reset_Handler+0xba>
    237c:	20000000 	.word	0x20000000
    2380:	000051fc 	.word	0x000051fc
    2384:	20000070 	.word	0x20000070
    2388:	200001cc 	.word	0x200001cc
    238c:	20000070 	.word	0x20000070
    2390:	20000004 	.word	0x20000004
    2394:	20000074 	.word	0x20000074
    2398:	e000ed00 	.word	0xe000ed00
    239c:	00000000 	.word	0x00000000
    23a0:	41007000 	.word	0x41007000
    23a4:	41005000 	.word	0x41005000
    23a8:	41004800 	.word	0x41004800
    23ac:	41004000 	.word	0x41004000
    23b0:	00003fa1 	.word	0x00003fa1
    23b4:	0000247d 	.word	0x0000247d

000023b8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    23b8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    23ba:	4a06      	ldr	r2, [pc, #24]	; (23d4 <_sbrk+0x1c>)
    23bc:	6812      	ldr	r2, [r2, #0]
    23be:	2a00      	cmp	r2, #0
    23c0:	d102      	bne.n	23c8 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    23c2:	4905      	ldr	r1, [pc, #20]	; (23d8 <_sbrk+0x20>)
    23c4:	4a03      	ldr	r2, [pc, #12]	; (23d4 <_sbrk+0x1c>)
    23c6:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    23c8:	4a02      	ldr	r2, [pc, #8]	; (23d4 <_sbrk+0x1c>)
    23ca:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    23cc:	18c3      	adds	r3, r0, r3
    23ce:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    23d0:	4770      	bx	lr
    23d2:	46c0      	nop			; (mov r8, r8)
    23d4:	200000c0 	.word	0x200000c0
    23d8:	200021d0 	.word	0x200021d0

000023dc <_close>:
}

extern int _close(int file)
{
	return -1;
}
    23dc:	2001      	movs	r0, #1
    23de:	4240      	negs	r0, r0
    23e0:	4770      	bx	lr
    23e2:	46c0      	nop			; (mov r8, r8)

000023e4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    23e4:	2380      	movs	r3, #128	; 0x80
    23e6:	019b      	lsls	r3, r3, #6
    23e8:	604b      	str	r3, [r1, #4]

	return 0;
}
    23ea:	2000      	movs	r0, #0
    23ec:	4770      	bx	lr
    23ee:	46c0      	nop			; (mov r8, r8)

000023f0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    23f0:	2001      	movs	r0, #1
    23f2:	4770      	bx	lr

000023f4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    23f4:	2000      	movs	r0, #0
    23f6:	4770      	bx	lr

000023f8 <configure_OCTO_peripheral>:
    }
}


void configure_OCTO_peripheral()
{
    23f8:	b570      	push	{r4, r5, r6, lr}
    23fa:	2280      	movs	r2, #128	; 0x80
    23fc:	01d2      	lsls	r2, r2, #7
    23fe:	4b11      	ldr	r3, [pc, #68]	; (2444 <configure_OCTO_peripheral+0x4c>)
    2400:	619a      	str	r2, [r3, #24]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2402:	2201      	movs	r2, #1
    2404:	4b10      	ldr	r3, [pc, #64]	; (2448 <configure_OCTO_peripheral+0x50>)
    2406:	701a      	strb	r2, [r3, #0]
    2408:	f3bf 8f5f 	dmb	sy
    240c:	b662      	cpsie	i
    
    // Enable global interrupts
    system_interrupt_enable_global();
    
    // USART Configuration
    configure_usart();
    240e:	4b0f      	ldr	r3, [pc, #60]	; (244c <configure_OCTO_peripheral+0x54>)
    2410:	4798      	blx	r3
    configure_usart_callbacks();
    2412:	4b0f      	ldr	r3, [pc, #60]	; (2450 <configure_OCTO_peripheral+0x58>)
    2414:	4798      	blx	r3

    // Debug USART - Header transmitting
#ifdef DBG_MODE
    printf("\n\nOCTO Board - %s, %s\n\n", __DATE__, __TIME__);
    2416:	4a0f      	ldr	r2, [pc, #60]	; (2454 <configure_OCTO_peripheral+0x5c>)
    2418:	490f      	ldr	r1, [pc, #60]	; (2458 <configure_OCTO_peripheral+0x60>)
    241a:	4810      	ldr	r0, [pc, #64]	; (245c <configure_OCTO_peripheral+0x64>)
    241c:	4b10      	ldr	r3, [pc, #64]	; (2460 <configure_OCTO_peripheral+0x68>)
    241e:	4798      	blx	r3
#endif

    bt_usart_write_job("1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|");
    2420:	4d10      	ldr	r5, [pc, #64]	; (2464 <configure_OCTO_peripheral+0x6c>)
    2422:	0028      	movs	r0, r5
    2424:	4c10      	ldr	r4, [pc, #64]	; (2468 <configure_OCTO_peripheral+0x70>)
    2426:	47a0      	blx	r4
    bt_usart_write_job("1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|");
    2428:	0028      	movs	r0, r5
    242a:	47a0      	blx	r4
    bt_usart_write_job("1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|1234567890|");
    242c:	0028      	movs	r0, r5
    242e:	47a0      	blx	r4
    
    // Configure IC device and enable
    configure_gas_gauge();
    2430:	4b0e      	ldr	r3, [pc, #56]	; (246c <configure_OCTO_peripheral+0x74>)
    2432:	4798      	blx	r3
    
    // Configure the DAC - LED stripe
    configure_dac();
    2434:	4b0e      	ldr	r3, [pc, #56]	; (2470 <configure_OCTO_peripheral+0x78>)
    2436:	4798      	blx	r3
    configure_dac_channel();
    2438:	4b0e      	ldr	r3, [pc, #56]	; (2474 <configure_OCTO_peripheral+0x7c>)
    243a:	4798      	blx	r3
        
    // Configure the RTC - Used as Tick (1ms)
    configure_rtc_count();
    243c:	4b0e      	ldr	r3, [pc, #56]	; (2478 <configure_OCTO_peripheral+0x80>)
    243e:	4798      	blx	r3
    2440:	bd70      	pop	{r4, r5, r6, pc}
    2442:	46c0      	nop			; (mov r8, r8)
    2444:	41004400 	.word	0x41004400
    2448:	20000008 	.word	0x20000008
    244c:	000001a1 	.word	0x000001a1
    2450:	00000315 	.word	0x00000315
    2454:	00005034 	.word	0x00005034
    2458:	00005040 	.word	0x00005040
    245c:	0000504c 	.word	0x0000504c
    2460:	00004011 	.word	0x00004011
    2464:	00005064 	.word	0x00005064
    2468:	00000349 	.word	0x00000349
    246c:	00000715 	.word	0x00000715
    2470:	0000069d 	.word	0x0000069d
    2474:	000006c9 	.word	0x000006c9
    2478:	000007c5 	.word	0x000007c5

0000247c <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{
    247c:	b5f0      	push	{r4, r5, r6, r7, lr}
    247e:	b083      	sub	sp, #12
	system_init();
    2480:	4b13      	ldr	r3, [pc, #76]	; (24d0 <main+0x54>)
    2482:	4798      	blx	r3
    
    delay_init();
    2484:	4b13      	ldr	r3, [pc, #76]	; (24d4 <main+0x58>)
    2486:	4798      	blx	r3
    2488:	2201      	movs	r2, #1
    248a:	4b13      	ldr	r3, [pc, #76]	; (24d8 <main+0x5c>)
    248c:	701a      	strb	r2, [r3, #0]
    248e:	f3bf 8f5f 	dmb	sy
    2492:	b662      	cpsie	i
    system_interrupt_enable_global();

	/* Insert application code here, after the board has been initialized. */
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();
    2494:	4b11      	ldr	r3, [pc, #68]	; (24dc <main+0x60>)
    2496:	4798      	blx	r3
    // Used with the DAC for the led brightness
    uint32_t led_bright = 0;
    uint16_t led_test = 0;
    
    // RTC timing
    uint32_t timer = get_tick();
    2498:	4b11      	ldr	r3, [pc, #68]	; (24e0 <main+0x64>)
    249a:	4798      	blx	r3
    249c:	9001      	str	r0, [sp, #4]
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();

    // Used with the DAC for the led brightness
    uint32_t led_bright = 0;
    249e:	2600      	movs	r6, #0
    // RTC timing
    uint32_t timer = get_tick();
    
    while (true) {
        
        if (tick_elapsed(timer) % 1000 == 0)
    24a0:	4d10      	ldr	r5, [pc, #64]	; (24e4 <main+0x68>)
    24a2:	4f11      	ldr	r7, [pc, #68]	; (24e8 <main+0x6c>)
    24a4:	24fa      	movs	r4, #250	; 0xfa
    24a6:	00a4      	lsls	r4, r4, #2
    24a8:	9801      	ldr	r0, [sp, #4]
    24aa:	47a8      	blx	r5
    24ac:	0021      	movs	r1, r4
    24ae:	47b8      	blx	r7
    24b0:	2900      	cmp	r1, #0
    24b2:	d10a      	bne.n	24ca <main+0x4e>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    24b4:	2280      	movs	r2, #128	; 0x80
    24b6:	01d2      	lsls	r2, r2, #7
    24b8:	4b0c      	ldr	r3, [pc, #48]	; (24ec <main+0x70>)
    24ba:	61da      	str	r2, [r3, #28]
        {
            port_pin_toggle_output_level(LED_RED_PIN);
            set_led_bright_percent(0);
    24bc:	2000      	movs	r0, #0
    24be:	4b0c      	ldr	r3, [pc, #48]	; (24f0 <main+0x74>)
    24c0:	4798      	blx	r3
            
            if (++led_bright >= 99)
    24c2:	3601      	adds	r6, #1
    24c4:	2e62      	cmp	r6, #98	; 0x62
    24c6:	d900      	bls.n	24ca <main+0x4e>
            {
                led_bright = 0;
    24c8:	2600      	movs	r6, #0
            }
        }
        
        //! [main_loop]
        //! [main_read]
        bt_usart_receive_job();
    24ca:	4b0a      	ldr	r3, [pc, #40]	; (24f4 <main+0x78>)
    24cc:	4798      	blx	r3
        //! [main_read]
    }
    24ce:	e7eb      	b.n	24a8 <main+0x2c>
    24d0:	00002291 	.word	0x00002291
    24d4:	0000037d 	.word	0x0000037d
    24d8:	20000008 	.word	0x20000008
    24dc:	000023f9 	.word	0x000023f9
    24e0:	00000805 	.word	0x00000805
    24e4:	00000819 	.word	0x00000819
    24e8:	00002605 	.word	0x00002605
    24ec:	41004400 	.word	0x41004400
    24f0:	000006fd 	.word	0x000006fd
    24f4:	00000361 	.word	0x00000361

000024f8 <__aeabi_uidiv>:
    24f8:	2200      	movs	r2, #0
    24fa:	0843      	lsrs	r3, r0, #1
    24fc:	428b      	cmp	r3, r1
    24fe:	d374      	bcc.n	25ea <__aeabi_uidiv+0xf2>
    2500:	0903      	lsrs	r3, r0, #4
    2502:	428b      	cmp	r3, r1
    2504:	d35f      	bcc.n	25c6 <__aeabi_uidiv+0xce>
    2506:	0a03      	lsrs	r3, r0, #8
    2508:	428b      	cmp	r3, r1
    250a:	d344      	bcc.n	2596 <__aeabi_uidiv+0x9e>
    250c:	0b03      	lsrs	r3, r0, #12
    250e:	428b      	cmp	r3, r1
    2510:	d328      	bcc.n	2564 <__aeabi_uidiv+0x6c>
    2512:	0c03      	lsrs	r3, r0, #16
    2514:	428b      	cmp	r3, r1
    2516:	d30d      	bcc.n	2534 <__aeabi_uidiv+0x3c>
    2518:	22ff      	movs	r2, #255	; 0xff
    251a:	0209      	lsls	r1, r1, #8
    251c:	ba12      	rev	r2, r2
    251e:	0c03      	lsrs	r3, r0, #16
    2520:	428b      	cmp	r3, r1
    2522:	d302      	bcc.n	252a <__aeabi_uidiv+0x32>
    2524:	1212      	asrs	r2, r2, #8
    2526:	0209      	lsls	r1, r1, #8
    2528:	d065      	beq.n	25f6 <__aeabi_uidiv+0xfe>
    252a:	0b03      	lsrs	r3, r0, #12
    252c:	428b      	cmp	r3, r1
    252e:	d319      	bcc.n	2564 <__aeabi_uidiv+0x6c>
    2530:	e000      	b.n	2534 <__aeabi_uidiv+0x3c>
    2532:	0a09      	lsrs	r1, r1, #8
    2534:	0bc3      	lsrs	r3, r0, #15
    2536:	428b      	cmp	r3, r1
    2538:	d301      	bcc.n	253e <__aeabi_uidiv+0x46>
    253a:	03cb      	lsls	r3, r1, #15
    253c:	1ac0      	subs	r0, r0, r3
    253e:	4152      	adcs	r2, r2
    2540:	0b83      	lsrs	r3, r0, #14
    2542:	428b      	cmp	r3, r1
    2544:	d301      	bcc.n	254a <__aeabi_uidiv+0x52>
    2546:	038b      	lsls	r3, r1, #14
    2548:	1ac0      	subs	r0, r0, r3
    254a:	4152      	adcs	r2, r2
    254c:	0b43      	lsrs	r3, r0, #13
    254e:	428b      	cmp	r3, r1
    2550:	d301      	bcc.n	2556 <__aeabi_uidiv+0x5e>
    2552:	034b      	lsls	r3, r1, #13
    2554:	1ac0      	subs	r0, r0, r3
    2556:	4152      	adcs	r2, r2
    2558:	0b03      	lsrs	r3, r0, #12
    255a:	428b      	cmp	r3, r1
    255c:	d301      	bcc.n	2562 <__aeabi_uidiv+0x6a>
    255e:	030b      	lsls	r3, r1, #12
    2560:	1ac0      	subs	r0, r0, r3
    2562:	4152      	adcs	r2, r2
    2564:	0ac3      	lsrs	r3, r0, #11
    2566:	428b      	cmp	r3, r1
    2568:	d301      	bcc.n	256e <__aeabi_uidiv+0x76>
    256a:	02cb      	lsls	r3, r1, #11
    256c:	1ac0      	subs	r0, r0, r3
    256e:	4152      	adcs	r2, r2
    2570:	0a83      	lsrs	r3, r0, #10
    2572:	428b      	cmp	r3, r1
    2574:	d301      	bcc.n	257a <__aeabi_uidiv+0x82>
    2576:	028b      	lsls	r3, r1, #10
    2578:	1ac0      	subs	r0, r0, r3
    257a:	4152      	adcs	r2, r2
    257c:	0a43      	lsrs	r3, r0, #9
    257e:	428b      	cmp	r3, r1
    2580:	d301      	bcc.n	2586 <__aeabi_uidiv+0x8e>
    2582:	024b      	lsls	r3, r1, #9
    2584:	1ac0      	subs	r0, r0, r3
    2586:	4152      	adcs	r2, r2
    2588:	0a03      	lsrs	r3, r0, #8
    258a:	428b      	cmp	r3, r1
    258c:	d301      	bcc.n	2592 <__aeabi_uidiv+0x9a>
    258e:	020b      	lsls	r3, r1, #8
    2590:	1ac0      	subs	r0, r0, r3
    2592:	4152      	adcs	r2, r2
    2594:	d2cd      	bcs.n	2532 <__aeabi_uidiv+0x3a>
    2596:	09c3      	lsrs	r3, r0, #7
    2598:	428b      	cmp	r3, r1
    259a:	d301      	bcc.n	25a0 <__aeabi_uidiv+0xa8>
    259c:	01cb      	lsls	r3, r1, #7
    259e:	1ac0      	subs	r0, r0, r3
    25a0:	4152      	adcs	r2, r2
    25a2:	0983      	lsrs	r3, r0, #6
    25a4:	428b      	cmp	r3, r1
    25a6:	d301      	bcc.n	25ac <__aeabi_uidiv+0xb4>
    25a8:	018b      	lsls	r3, r1, #6
    25aa:	1ac0      	subs	r0, r0, r3
    25ac:	4152      	adcs	r2, r2
    25ae:	0943      	lsrs	r3, r0, #5
    25b0:	428b      	cmp	r3, r1
    25b2:	d301      	bcc.n	25b8 <__aeabi_uidiv+0xc0>
    25b4:	014b      	lsls	r3, r1, #5
    25b6:	1ac0      	subs	r0, r0, r3
    25b8:	4152      	adcs	r2, r2
    25ba:	0903      	lsrs	r3, r0, #4
    25bc:	428b      	cmp	r3, r1
    25be:	d301      	bcc.n	25c4 <__aeabi_uidiv+0xcc>
    25c0:	010b      	lsls	r3, r1, #4
    25c2:	1ac0      	subs	r0, r0, r3
    25c4:	4152      	adcs	r2, r2
    25c6:	08c3      	lsrs	r3, r0, #3
    25c8:	428b      	cmp	r3, r1
    25ca:	d301      	bcc.n	25d0 <__aeabi_uidiv+0xd8>
    25cc:	00cb      	lsls	r3, r1, #3
    25ce:	1ac0      	subs	r0, r0, r3
    25d0:	4152      	adcs	r2, r2
    25d2:	0883      	lsrs	r3, r0, #2
    25d4:	428b      	cmp	r3, r1
    25d6:	d301      	bcc.n	25dc <__aeabi_uidiv+0xe4>
    25d8:	008b      	lsls	r3, r1, #2
    25da:	1ac0      	subs	r0, r0, r3
    25dc:	4152      	adcs	r2, r2
    25de:	0843      	lsrs	r3, r0, #1
    25e0:	428b      	cmp	r3, r1
    25e2:	d301      	bcc.n	25e8 <__aeabi_uidiv+0xf0>
    25e4:	004b      	lsls	r3, r1, #1
    25e6:	1ac0      	subs	r0, r0, r3
    25e8:	4152      	adcs	r2, r2
    25ea:	1a41      	subs	r1, r0, r1
    25ec:	d200      	bcs.n	25f0 <__aeabi_uidiv+0xf8>
    25ee:	4601      	mov	r1, r0
    25f0:	4152      	adcs	r2, r2
    25f2:	4610      	mov	r0, r2
    25f4:	4770      	bx	lr
    25f6:	e7ff      	b.n	25f8 <__aeabi_uidiv+0x100>
    25f8:	b501      	push	{r0, lr}
    25fa:	2000      	movs	r0, #0
    25fc:	f000 f806 	bl	260c <__aeabi_idiv0>
    2600:	bd02      	pop	{r1, pc}
    2602:	46c0      	nop			; (mov r8, r8)

00002604 <__aeabi_uidivmod>:
    2604:	2900      	cmp	r1, #0
    2606:	d0f7      	beq.n	25f8 <__aeabi_uidiv+0x100>
    2608:	e776      	b.n	24f8 <__aeabi_uidiv>
    260a:	4770      	bx	lr

0000260c <__aeabi_idiv0>:
    260c:	4770      	bx	lr
    260e:	46c0      	nop			; (mov r8, r8)

00002610 <__aeabi_lmul>:
    2610:	b5f0      	push	{r4, r5, r6, r7, lr}
    2612:	464f      	mov	r7, r9
    2614:	4646      	mov	r6, r8
    2616:	b4c0      	push	{r6, r7}
    2618:	0416      	lsls	r6, r2, #16
    261a:	0c36      	lsrs	r6, r6, #16
    261c:	4699      	mov	r9, r3
    261e:	0033      	movs	r3, r6
    2620:	0405      	lsls	r5, r0, #16
    2622:	0c2c      	lsrs	r4, r5, #16
    2624:	0c07      	lsrs	r7, r0, #16
    2626:	0c15      	lsrs	r5, r2, #16
    2628:	4363      	muls	r3, r4
    262a:	437e      	muls	r6, r7
    262c:	436f      	muls	r7, r5
    262e:	4365      	muls	r5, r4
    2630:	0c1c      	lsrs	r4, r3, #16
    2632:	19ad      	adds	r5, r5, r6
    2634:	1964      	adds	r4, r4, r5
    2636:	469c      	mov	ip, r3
    2638:	42a6      	cmp	r6, r4
    263a:	d903      	bls.n	2644 <__aeabi_lmul+0x34>
    263c:	2380      	movs	r3, #128	; 0x80
    263e:	025b      	lsls	r3, r3, #9
    2640:	4698      	mov	r8, r3
    2642:	4447      	add	r7, r8
    2644:	4663      	mov	r3, ip
    2646:	0c25      	lsrs	r5, r4, #16
    2648:	19ef      	adds	r7, r5, r7
    264a:	041d      	lsls	r5, r3, #16
    264c:	464b      	mov	r3, r9
    264e:	434a      	muls	r2, r1
    2650:	4343      	muls	r3, r0
    2652:	0c2d      	lsrs	r5, r5, #16
    2654:	0424      	lsls	r4, r4, #16
    2656:	1964      	adds	r4, r4, r5
    2658:	1899      	adds	r1, r3, r2
    265a:	19c9      	adds	r1, r1, r7
    265c:	0020      	movs	r0, r4
    265e:	bc0c      	pop	{r2, r3}
    2660:	4690      	mov	r8, r2
    2662:	4699      	mov	r9, r3
    2664:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2666:	46c0      	nop			; (mov r8, r8)

00002668 <__aeabi_dadd>:
    2668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    266a:	4656      	mov	r6, sl
    266c:	465f      	mov	r7, fp
    266e:	464d      	mov	r5, r9
    2670:	4644      	mov	r4, r8
    2672:	b4f0      	push	{r4, r5, r6, r7}
    2674:	000f      	movs	r7, r1
    2676:	0ffd      	lsrs	r5, r7, #31
    2678:	46aa      	mov	sl, r5
    267a:	0309      	lsls	r1, r1, #12
    267c:	007c      	lsls	r4, r7, #1
    267e:	002e      	movs	r6, r5
    2680:	005f      	lsls	r7, r3, #1
    2682:	0f45      	lsrs	r5, r0, #29
    2684:	0a49      	lsrs	r1, r1, #9
    2686:	0d7f      	lsrs	r7, r7, #21
    2688:	4329      	orrs	r1, r5
    268a:	00c5      	lsls	r5, r0, #3
    268c:	0318      	lsls	r0, r3, #12
    268e:	46bc      	mov	ip, r7
    2690:	0a40      	lsrs	r0, r0, #9
    2692:	0f57      	lsrs	r7, r2, #29
    2694:	0d64      	lsrs	r4, r4, #21
    2696:	0fdb      	lsrs	r3, r3, #31
    2698:	4338      	orrs	r0, r7
    269a:	00d2      	lsls	r2, r2, #3
    269c:	459a      	cmp	sl, r3
    269e:	d100      	bne.n	26a2 <__aeabi_dadd+0x3a>
    26a0:	e0aa      	b.n	27f8 <__aeabi_dadd+0x190>
    26a2:	4666      	mov	r6, ip
    26a4:	1ba6      	subs	r6, r4, r6
    26a6:	2e00      	cmp	r6, #0
    26a8:	dc00      	bgt.n	26ac <__aeabi_dadd+0x44>
    26aa:	e0ff      	b.n	28ac <__aeabi_dadd+0x244>
    26ac:	4663      	mov	r3, ip
    26ae:	2b00      	cmp	r3, #0
    26b0:	d139      	bne.n	2726 <__aeabi_dadd+0xbe>
    26b2:	0003      	movs	r3, r0
    26b4:	4313      	orrs	r3, r2
    26b6:	d000      	beq.n	26ba <__aeabi_dadd+0x52>
    26b8:	e0d9      	b.n	286e <__aeabi_dadd+0x206>
    26ba:	076b      	lsls	r3, r5, #29
    26bc:	d009      	beq.n	26d2 <__aeabi_dadd+0x6a>
    26be:	230f      	movs	r3, #15
    26c0:	402b      	ands	r3, r5
    26c2:	2b04      	cmp	r3, #4
    26c4:	d005      	beq.n	26d2 <__aeabi_dadd+0x6a>
    26c6:	1d2b      	adds	r3, r5, #4
    26c8:	42ab      	cmp	r3, r5
    26ca:	41ad      	sbcs	r5, r5
    26cc:	426d      	negs	r5, r5
    26ce:	1949      	adds	r1, r1, r5
    26d0:	001d      	movs	r5, r3
    26d2:	020b      	lsls	r3, r1, #8
    26d4:	d400      	bmi.n	26d8 <__aeabi_dadd+0x70>
    26d6:	e082      	b.n	27de <__aeabi_dadd+0x176>
    26d8:	4bca      	ldr	r3, [pc, #808]	; (2a04 <__aeabi_dadd+0x39c>)
    26da:	3401      	adds	r4, #1
    26dc:	429c      	cmp	r4, r3
    26de:	d100      	bne.n	26e2 <__aeabi_dadd+0x7a>
    26e0:	e0fe      	b.n	28e0 <__aeabi_dadd+0x278>
    26e2:	000a      	movs	r2, r1
    26e4:	4656      	mov	r6, sl
    26e6:	4bc8      	ldr	r3, [pc, #800]	; (2a08 <__aeabi_dadd+0x3a0>)
    26e8:	08ed      	lsrs	r5, r5, #3
    26ea:	401a      	ands	r2, r3
    26ec:	0750      	lsls	r0, r2, #29
    26ee:	0564      	lsls	r4, r4, #21
    26f0:	0252      	lsls	r2, r2, #9
    26f2:	4305      	orrs	r5, r0
    26f4:	0b12      	lsrs	r2, r2, #12
    26f6:	0d64      	lsrs	r4, r4, #21
    26f8:	2100      	movs	r1, #0
    26fa:	0312      	lsls	r2, r2, #12
    26fc:	0d0b      	lsrs	r3, r1, #20
    26fe:	051b      	lsls	r3, r3, #20
    2700:	0564      	lsls	r4, r4, #21
    2702:	0b12      	lsrs	r2, r2, #12
    2704:	431a      	orrs	r2, r3
    2706:	0863      	lsrs	r3, r4, #1
    2708:	4cc0      	ldr	r4, [pc, #768]	; (2a0c <__aeabi_dadd+0x3a4>)
    270a:	07f6      	lsls	r6, r6, #31
    270c:	4014      	ands	r4, r2
    270e:	431c      	orrs	r4, r3
    2710:	0064      	lsls	r4, r4, #1
    2712:	0864      	lsrs	r4, r4, #1
    2714:	4334      	orrs	r4, r6
    2716:	0028      	movs	r0, r5
    2718:	0021      	movs	r1, r4
    271a:	bc3c      	pop	{r2, r3, r4, r5}
    271c:	4690      	mov	r8, r2
    271e:	4699      	mov	r9, r3
    2720:	46a2      	mov	sl, r4
    2722:	46ab      	mov	fp, r5
    2724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2726:	4bb7      	ldr	r3, [pc, #732]	; (2a04 <__aeabi_dadd+0x39c>)
    2728:	429c      	cmp	r4, r3
    272a:	d0c6      	beq.n	26ba <__aeabi_dadd+0x52>
    272c:	2380      	movs	r3, #128	; 0x80
    272e:	041b      	lsls	r3, r3, #16
    2730:	4318      	orrs	r0, r3
    2732:	2e38      	cmp	r6, #56	; 0x38
    2734:	dd00      	ble.n	2738 <__aeabi_dadd+0xd0>
    2736:	e0eb      	b.n	2910 <__aeabi_dadd+0x2a8>
    2738:	2e1f      	cmp	r6, #31
    273a:	dd00      	ble.n	273e <__aeabi_dadd+0xd6>
    273c:	e11e      	b.n	297c <__aeabi_dadd+0x314>
    273e:	2320      	movs	r3, #32
    2740:	1b9b      	subs	r3, r3, r6
    2742:	469c      	mov	ip, r3
    2744:	0003      	movs	r3, r0
    2746:	4667      	mov	r7, ip
    2748:	40bb      	lsls	r3, r7
    274a:	4698      	mov	r8, r3
    274c:	0013      	movs	r3, r2
    274e:	4647      	mov	r7, r8
    2750:	40f3      	lsrs	r3, r6
    2752:	433b      	orrs	r3, r7
    2754:	4667      	mov	r7, ip
    2756:	40ba      	lsls	r2, r7
    2758:	1e57      	subs	r7, r2, #1
    275a:	41ba      	sbcs	r2, r7
    275c:	4313      	orrs	r3, r2
    275e:	0002      	movs	r2, r0
    2760:	40f2      	lsrs	r2, r6
    2762:	1aeb      	subs	r3, r5, r3
    2764:	429d      	cmp	r5, r3
    2766:	41b6      	sbcs	r6, r6
    2768:	001d      	movs	r5, r3
    276a:	1a8a      	subs	r2, r1, r2
    276c:	4276      	negs	r6, r6
    276e:	1b91      	subs	r1, r2, r6
    2770:	020b      	lsls	r3, r1, #8
    2772:	d531      	bpl.n	27d8 <__aeabi_dadd+0x170>
    2774:	024a      	lsls	r2, r1, #9
    2776:	0a56      	lsrs	r6, r2, #9
    2778:	2e00      	cmp	r6, #0
    277a:	d100      	bne.n	277e <__aeabi_dadd+0x116>
    277c:	e0b4      	b.n	28e8 <__aeabi_dadd+0x280>
    277e:	0030      	movs	r0, r6
    2780:	f001 fbf0 	bl	3f64 <__clzsi2>
    2784:	0003      	movs	r3, r0
    2786:	3b08      	subs	r3, #8
    2788:	2b1f      	cmp	r3, #31
    278a:	dd00      	ble.n	278e <__aeabi_dadd+0x126>
    278c:	e0b5      	b.n	28fa <__aeabi_dadd+0x292>
    278e:	2220      	movs	r2, #32
    2790:	0029      	movs	r1, r5
    2792:	1ad2      	subs	r2, r2, r3
    2794:	40d1      	lsrs	r1, r2
    2796:	409e      	lsls	r6, r3
    2798:	000a      	movs	r2, r1
    279a:	409d      	lsls	r5, r3
    279c:	4332      	orrs	r2, r6
    279e:	429c      	cmp	r4, r3
    27a0:	dd00      	ble.n	27a4 <__aeabi_dadd+0x13c>
    27a2:	e0b1      	b.n	2908 <__aeabi_dadd+0x2a0>
    27a4:	1b1c      	subs	r4, r3, r4
    27a6:	1c63      	adds	r3, r4, #1
    27a8:	2b1f      	cmp	r3, #31
    27aa:	dd00      	ble.n	27ae <__aeabi_dadd+0x146>
    27ac:	e0d5      	b.n	295a <__aeabi_dadd+0x2f2>
    27ae:	2120      	movs	r1, #32
    27b0:	0014      	movs	r4, r2
    27b2:	0028      	movs	r0, r5
    27b4:	1ac9      	subs	r1, r1, r3
    27b6:	408c      	lsls	r4, r1
    27b8:	40d8      	lsrs	r0, r3
    27ba:	408d      	lsls	r5, r1
    27bc:	4304      	orrs	r4, r0
    27be:	40da      	lsrs	r2, r3
    27c0:	1e68      	subs	r0, r5, #1
    27c2:	4185      	sbcs	r5, r0
    27c4:	0011      	movs	r1, r2
    27c6:	4325      	orrs	r5, r4
    27c8:	2400      	movs	r4, #0
    27ca:	e776      	b.n	26ba <__aeabi_dadd+0x52>
    27cc:	4641      	mov	r1, r8
    27ce:	4331      	orrs	r1, r6
    27d0:	d100      	bne.n	27d4 <__aeabi_dadd+0x16c>
    27d2:	e234      	b.n	2c3e <__aeabi_dadd+0x5d6>
    27d4:	0031      	movs	r1, r6
    27d6:	4645      	mov	r5, r8
    27d8:	076b      	lsls	r3, r5, #29
    27da:	d000      	beq.n	27de <__aeabi_dadd+0x176>
    27dc:	e76f      	b.n	26be <__aeabi_dadd+0x56>
    27de:	4656      	mov	r6, sl
    27e0:	0748      	lsls	r0, r1, #29
    27e2:	08ed      	lsrs	r5, r5, #3
    27e4:	08c9      	lsrs	r1, r1, #3
    27e6:	4305      	orrs	r5, r0
    27e8:	4b86      	ldr	r3, [pc, #536]	; (2a04 <__aeabi_dadd+0x39c>)
    27ea:	429c      	cmp	r4, r3
    27ec:	d035      	beq.n	285a <__aeabi_dadd+0x1f2>
    27ee:	030a      	lsls	r2, r1, #12
    27f0:	0564      	lsls	r4, r4, #21
    27f2:	0b12      	lsrs	r2, r2, #12
    27f4:	0d64      	lsrs	r4, r4, #21
    27f6:	e77f      	b.n	26f8 <__aeabi_dadd+0x90>
    27f8:	4663      	mov	r3, ip
    27fa:	1ae3      	subs	r3, r4, r3
    27fc:	469b      	mov	fp, r3
    27fe:	2b00      	cmp	r3, #0
    2800:	dc00      	bgt.n	2804 <__aeabi_dadd+0x19c>
    2802:	e08b      	b.n	291c <__aeabi_dadd+0x2b4>
    2804:	4667      	mov	r7, ip
    2806:	2f00      	cmp	r7, #0
    2808:	d03c      	beq.n	2884 <__aeabi_dadd+0x21c>
    280a:	4f7e      	ldr	r7, [pc, #504]	; (2a04 <__aeabi_dadd+0x39c>)
    280c:	42bc      	cmp	r4, r7
    280e:	d100      	bne.n	2812 <__aeabi_dadd+0x1aa>
    2810:	e753      	b.n	26ba <__aeabi_dadd+0x52>
    2812:	2780      	movs	r7, #128	; 0x80
    2814:	043f      	lsls	r7, r7, #16
    2816:	4338      	orrs	r0, r7
    2818:	465b      	mov	r3, fp
    281a:	2b38      	cmp	r3, #56	; 0x38
    281c:	dc00      	bgt.n	2820 <__aeabi_dadd+0x1b8>
    281e:	e0f7      	b.n	2a10 <__aeabi_dadd+0x3a8>
    2820:	4302      	orrs	r2, r0
    2822:	1e50      	subs	r0, r2, #1
    2824:	4182      	sbcs	r2, r0
    2826:	2000      	movs	r0, #0
    2828:	b2d2      	uxtb	r2, r2
    282a:	1953      	adds	r3, r2, r5
    282c:	1842      	adds	r2, r0, r1
    282e:	42ab      	cmp	r3, r5
    2830:	4189      	sbcs	r1, r1
    2832:	001d      	movs	r5, r3
    2834:	4249      	negs	r1, r1
    2836:	1889      	adds	r1, r1, r2
    2838:	020b      	lsls	r3, r1, #8
    283a:	d5cd      	bpl.n	27d8 <__aeabi_dadd+0x170>
    283c:	4b71      	ldr	r3, [pc, #452]	; (2a04 <__aeabi_dadd+0x39c>)
    283e:	3401      	adds	r4, #1
    2840:	429c      	cmp	r4, r3
    2842:	d100      	bne.n	2846 <__aeabi_dadd+0x1de>
    2844:	e13d      	b.n	2ac2 <__aeabi_dadd+0x45a>
    2846:	2001      	movs	r0, #1
    2848:	4a6f      	ldr	r2, [pc, #444]	; (2a08 <__aeabi_dadd+0x3a0>)
    284a:	086b      	lsrs	r3, r5, #1
    284c:	400a      	ands	r2, r1
    284e:	4028      	ands	r0, r5
    2850:	4318      	orrs	r0, r3
    2852:	07d5      	lsls	r5, r2, #31
    2854:	4305      	orrs	r5, r0
    2856:	0851      	lsrs	r1, r2, #1
    2858:	e72f      	b.n	26ba <__aeabi_dadd+0x52>
    285a:	002b      	movs	r3, r5
    285c:	430b      	orrs	r3, r1
    285e:	d100      	bne.n	2862 <__aeabi_dadd+0x1fa>
    2860:	e1cb      	b.n	2bfa <__aeabi_dadd+0x592>
    2862:	2380      	movs	r3, #128	; 0x80
    2864:	031b      	lsls	r3, r3, #12
    2866:	430b      	orrs	r3, r1
    2868:	031a      	lsls	r2, r3, #12
    286a:	0b12      	lsrs	r2, r2, #12
    286c:	e744      	b.n	26f8 <__aeabi_dadd+0x90>
    286e:	3e01      	subs	r6, #1
    2870:	2e00      	cmp	r6, #0
    2872:	d16d      	bne.n	2950 <__aeabi_dadd+0x2e8>
    2874:	1aae      	subs	r6, r5, r2
    2876:	42b5      	cmp	r5, r6
    2878:	419b      	sbcs	r3, r3
    287a:	1a09      	subs	r1, r1, r0
    287c:	425b      	negs	r3, r3
    287e:	1ac9      	subs	r1, r1, r3
    2880:	0035      	movs	r5, r6
    2882:	e775      	b.n	2770 <__aeabi_dadd+0x108>
    2884:	0007      	movs	r7, r0
    2886:	4317      	orrs	r7, r2
    2888:	d100      	bne.n	288c <__aeabi_dadd+0x224>
    288a:	e716      	b.n	26ba <__aeabi_dadd+0x52>
    288c:	2301      	movs	r3, #1
    288e:	425b      	negs	r3, r3
    2890:	469c      	mov	ip, r3
    2892:	44e3      	add	fp, ip
    2894:	465b      	mov	r3, fp
    2896:	2b00      	cmp	r3, #0
    2898:	d000      	beq.n	289c <__aeabi_dadd+0x234>
    289a:	e0e0      	b.n	2a5e <__aeabi_dadd+0x3f6>
    289c:	18aa      	adds	r2, r5, r2
    289e:	42aa      	cmp	r2, r5
    28a0:	419b      	sbcs	r3, r3
    28a2:	1809      	adds	r1, r1, r0
    28a4:	425b      	negs	r3, r3
    28a6:	1859      	adds	r1, r3, r1
    28a8:	0015      	movs	r5, r2
    28aa:	e7c5      	b.n	2838 <__aeabi_dadd+0x1d0>
    28ac:	2e00      	cmp	r6, #0
    28ae:	d175      	bne.n	299c <__aeabi_dadd+0x334>
    28b0:	1c66      	adds	r6, r4, #1
    28b2:	0576      	lsls	r6, r6, #21
    28b4:	0d76      	lsrs	r6, r6, #21
    28b6:	2e01      	cmp	r6, #1
    28b8:	dc00      	bgt.n	28bc <__aeabi_dadd+0x254>
    28ba:	e0f3      	b.n	2aa4 <__aeabi_dadd+0x43c>
    28bc:	1aae      	subs	r6, r5, r2
    28be:	46b0      	mov	r8, r6
    28c0:	4545      	cmp	r5, r8
    28c2:	41bf      	sbcs	r7, r7
    28c4:	1a0e      	subs	r6, r1, r0
    28c6:	427f      	negs	r7, r7
    28c8:	1bf6      	subs	r6, r6, r7
    28ca:	0237      	lsls	r7, r6, #8
    28cc:	d400      	bmi.n	28d0 <__aeabi_dadd+0x268>
    28ce:	e08f      	b.n	29f0 <__aeabi_dadd+0x388>
    28d0:	1b55      	subs	r5, r2, r5
    28d2:	42aa      	cmp	r2, r5
    28d4:	41b6      	sbcs	r6, r6
    28d6:	1a41      	subs	r1, r0, r1
    28d8:	4276      	negs	r6, r6
    28da:	1b8e      	subs	r6, r1, r6
    28dc:	469a      	mov	sl, r3
    28de:	e74b      	b.n	2778 <__aeabi_dadd+0x110>
    28e0:	4656      	mov	r6, sl
    28e2:	2200      	movs	r2, #0
    28e4:	2500      	movs	r5, #0
    28e6:	e707      	b.n	26f8 <__aeabi_dadd+0x90>
    28e8:	0028      	movs	r0, r5
    28ea:	f001 fb3b 	bl	3f64 <__clzsi2>
    28ee:	3020      	adds	r0, #32
    28f0:	0003      	movs	r3, r0
    28f2:	3b08      	subs	r3, #8
    28f4:	2b1f      	cmp	r3, #31
    28f6:	dc00      	bgt.n	28fa <__aeabi_dadd+0x292>
    28f8:	e749      	b.n	278e <__aeabi_dadd+0x126>
    28fa:	002a      	movs	r2, r5
    28fc:	3828      	subs	r0, #40	; 0x28
    28fe:	4082      	lsls	r2, r0
    2900:	2500      	movs	r5, #0
    2902:	429c      	cmp	r4, r3
    2904:	dc00      	bgt.n	2908 <__aeabi_dadd+0x2a0>
    2906:	e74d      	b.n	27a4 <__aeabi_dadd+0x13c>
    2908:	493f      	ldr	r1, [pc, #252]	; (2a08 <__aeabi_dadd+0x3a0>)
    290a:	1ae4      	subs	r4, r4, r3
    290c:	4011      	ands	r1, r2
    290e:	e6d4      	b.n	26ba <__aeabi_dadd+0x52>
    2910:	4302      	orrs	r2, r0
    2912:	1e50      	subs	r0, r2, #1
    2914:	4182      	sbcs	r2, r0
    2916:	b2d3      	uxtb	r3, r2
    2918:	2200      	movs	r2, #0
    291a:	e722      	b.n	2762 <__aeabi_dadd+0xfa>
    291c:	2b00      	cmp	r3, #0
    291e:	d000      	beq.n	2922 <__aeabi_dadd+0x2ba>
    2920:	e0f3      	b.n	2b0a <__aeabi_dadd+0x4a2>
    2922:	1c63      	adds	r3, r4, #1
    2924:	469c      	mov	ip, r3
    2926:	055b      	lsls	r3, r3, #21
    2928:	0d5b      	lsrs	r3, r3, #21
    292a:	2b01      	cmp	r3, #1
    292c:	dc00      	bgt.n	2930 <__aeabi_dadd+0x2c8>
    292e:	e09f      	b.n	2a70 <__aeabi_dadd+0x408>
    2930:	4b34      	ldr	r3, [pc, #208]	; (2a04 <__aeabi_dadd+0x39c>)
    2932:	459c      	cmp	ip, r3
    2934:	d100      	bne.n	2938 <__aeabi_dadd+0x2d0>
    2936:	e0c3      	b.n	2ac0 <__aeabi_dadd+0x458>
    2938:	18aa      	adds	r2, r5, r2
    293a:	1809      	adds	r1, r1, r0
    293c:	42aa      	cmp	r2, r5
    293e:	4180      	sbcs	r0, r0
    2940:	4240      	negs	r0, r0
    2942:	1841      	adds	r1, r0, r1
    2944:	07cd      	lsls	r5, r1, #31
    2946:	0852      	lsrs	r2, r2, #1
    2948:	4315      	orrs	r5, r2
    294a:	0849      	lsrs	r1, r1, #1
    294c:	4664      	mov	r4, ip
    294e:	e6b4      	b.n	26ba <__aeabi_dadd+0x52>
    2950:	4b2c      	ldr	r3, [pc, #176]	; (2a04 <__aeabi_dadd+0x39c>)
    2952:	429c      	cmp	r4, r3
    2954:	d000      	beq.n	2958 <__aeabi_dadd+0x2f0>
    2956:	e6ec      	b.n	2732 <__aeabi_dadd+0xca>
    2958:	e6af      	b.n	26ba <__aeabi_dadd+0x52>
    295a:	0011      	movs	r1, r2
    295c:	3c1f      	subs	r4, #31
    295e:	40e1      	lsrs	r1, r4
    2960:	000c      	movs	r4, r1
    2962:	2b20      	cmp	r3, #32
    2964:	d100      	bne.n	2968 <__aeabi_dadd+0x300>
    2966:	e07f      	b.n	2a68 <__aeabi_dadd+0x400>
    2968:	2140      	movs	r1, #64	; 0x40
    296a:	1acb      	subs	r3, r1, r3
    296c:	409a      	lsls	r2, r3
    296e:	4315      	orrs	r5, r2
    2970:	1e6a      	subs	r2, r5, #1
    2972:	4195      	sbcs	r5, r2
    2974:	2100      	movs	r1, #0
    2976:	4325      	orrs	r5, r4
    2978:	2400      	movs	r4, #0
    297a:	e72d      	b.n	27d8 <__aeabi_dadd+0x170>
    297c:	0033      	movs	r3, r6
    297e:	0007      	movs	r7, r0
    2980:	3b20      	subs	r3, #32
    2982:	40df      	lsrs	r7, r3
    2984:	003b      	movs	r3, r7
    2986:	2e20      	cmp	r6, #32
    2988:	d070      	beq.n	2a6c <__aeabi_dadd+0x404>
    298a:	2740      	movs	r7, #64	; 0x40
    298c:	1bbe      	subs	r6, r7, r6
    298e:	40b0      	lsls	r0, r6
    2990:	4302      	orrs	r2, r0
    2992:	1e50      	subs	r0, r2, #1
    2994:	4182      	sbcs	r2, r0
    2996:	4313      	orrs	r3, r2
    2998:	2200      	movs	r2, #0
    299a:	e6e2      	b.n	2762 <__aeabi_dadd+0xfa>
    299c:	2c00      	cmp	r4, #0
    299e:	d04f      	beq.n	2a40 <__aeabi_dadd+0x3d8>
    29a0:	4c18      	ldr	r4, [pc, #96]	; (2a04 <__aeabi_dadd+0x39c>)
    29a2:	45a4      	cmp	ip, r4
    29a4:	d100      	bne.n	29a8 <__aeabi_dadd+0x340>
    29a6:	e0ab      	b.n	2b00 <__aeabi_dadd+0x498>
    29a8:	2480      	movs	r4, #128	; 0x80
    29aa:	0424      	lsls	r4, r4, #16
    29ac:	4276      	negs	r6, r6
    29ae:	4321      	orrs	r1, r4
    29b0:	2e38      	cmp	r6, #56	; 0x38
    29b2:	dd00      	ble.n	29b6 <__aeabi_dadd+0x34e>
    29b4:	e0df      	b.n	2b76 <__aeabi_dadd+0x50e>
    29b6:	2e1f      	cmp	r6, #31
    29b8:	dd00      	ble.n	29bc <__aeabi_dadd+0x354>
    29ba:	e143      	b.n	2c44 <__aeabi_dadd+0x5dc>
    29bc:	2720      	movs	r7, #32
    29be:	1bbc      	subs	r4, r7, r6
    29c0:	46a1      	mov	r9, r4
    29c2:	000c      	movs	r4, r1
    29c4:	464f      	mov	r7, r9
    29c6:	40bc      	lsls	r4, r7
    29c8:	46a0      	mov	r8, r4
    29ca:	002c      	movs	r4, r5
    29cc:	4647      	mov	r7, r8
    29ce:	40f4      	lsrs	r4, r6
    29d0:	433c      	orrs	r4, r7
    29d2:	464f      	mov	r7, r9
    29d4:	40bd      	lsls	r5, r7
    29d6:	1e6f      	subs	r7, r5, #1
    29d8:	41bd      	sbcs	r5, r7
    29da:	40f1      	lsrs	r1, r6
    29dc:	432c      	orrs	r4, r5
    29de:	1b15      	subs	r5, r2, r4
    29e0:	42aa      	cmp	r2, r5
    29e2:	4192      	sbcs	r2, r2
    29e4:	1a41      	subs	r1, r0, r1
    29e6:	4252      	negs	r2, r2
    29e8:	1a89      	subs	r1, r1, r2
    29ea:	4664      	mov	r4, ip
    29ec:	469a      	mov	sl, r3
    29ee:	e6bf      	b.n	2770 <__aeabi_dadd+0x108>
    29f0:	4641      	mov	r1, r8
    29f2:	4645      	mov	r5, r8
    29f4:	4331      	orrs	r1, r6
    29f6:	d000      	beq.n	29fa <__aeabi_dadd+0x392>
    29f8:	e6be      	b.n	2778 <__aeabi_dadd+0x110>
    29fa:	2600      	movs	r6, #0
    29fc:	2400      	movs	r4, #0
    29fe:	2500      	movs	r5, #0
    2a00:	e6f2      	b.n	27e8 <__aeabi_dadd+0x180>
    2a02:	46c0      	nop			; (mov r8, r8)
    2a04:	000007ff 	.word	0x000007ff
    2a08:	ff7fffff 	.word	0xff7fffff
    2a0c:	800fffff 	.word	0x800fffff
    2a10:	2b1f      	cmp	r3, #31
    2a12:	dc59      	bgt.n	2ac8 <__aeabi_dadd+0x460>
    2a14:	2720      	movs	r7, #32
    2a16:	1aff      	subs	r7, r7, r3
    2a18:	46bc      	mov	ip, r7
    2a1a:	0007      	movs	r7, r0
    2a1c:	4663      	mov	r3, ip
    2a1e:	409f      	lsls	r7, r3
    2a20:	465b      	mov	r3, fp
    2a22:	46b9      	mov	r9, r7
    2a24:	0017      	movs	r7, r2
    2a26:	40df      	lsrs	r7, r3
    2a28:	46b8      	mov	r8, r7
    2a2a:	464f      	mov	r7, r9
    2a2c:	4643      	mov	r3, r8
    2a2e:	431f      	orrs	r7, r3
    2a30:	4663      	mov	r3, ip
    2a32:	409a      	lsls	r2, r3
    2a34:	1e53      	subs	r3, r2, #1
    2a36:	419a      	sbcs	r2, r3
    2a38:	465b      	mov	r3, fp
    2a3a:	433a      	orrs	r2, r7
    2a3c:	40d8      	lsrs	r0, r3
    2a3e:	e6f4      	b.n	282a <__aeabi_dadd+0x1c2>
    2a40:	000c      	movs	r4, r1
    2a42:	432c      	orrs	r4, r5
    2a44:	d05c      	beq.n	2b00 <__aeabi_dadd+0x498>
    2a46:	43f6      	mvns	r6, r6
    2a48:	2e00      	cmp	r6, #0
    2a4a:	d155      	bne.n	2af8 <__aeabi_dadd+0x490>
    2a4c:	1b55      	subs	r5, r2, r5
    2a4e:	42aa      	cmp	r2, r5
    2a50:	41a4      	sbcs	r4, r4
    2a52:	1a41      	subs	r1, r0, r1
    2a54:	4264      	negs	r4, r4
    2a56:	1b09      	subs	r1, r1, r4
    2a58:	469a      	mov	sl, r3
    2a5a:	4664      	mov	r4, ip
    2a5c:	e688      	b.n	2770 <__aeabi_dadd+0x108>
    2a5e:	4f96      	ldr	r7, [pc, #600]	; (2cb8 <__aeabi_dadd+0x650>)
    2a60:	42bc      	cmp	r4, r7
    2a62:	d000      	beq.n	2a66 <__aeabi_dadd+0x3fe>
    2a64:	e6d8      	b.n	2818 <__aeabi_dadd+0x1b0>
    2a66:	e628      	b.n	26ba <__aeabi_dadd+0x52>
    2a68:	2200      	movs	r2, #0
    2a6a:	e780      	b.n	296e <__aeabi_dadd+0x306>
    2a6c:	2000      	movs	r0, #0
    2a6e:	e78f      	b.n	2990 <__aeabi_dadd+0x328>
    2a70:	000b      	movs	r3, r1
    2a72:	432b      	orrs	r3, r5
    2a74:	2c00      	cmp	r4, #0
    2a76:	d000      	beq.n	2a7a <__aeabi_dadd+0x412>
    2a78:	e0c2      	b.n	2c00 <__aeabi_dadd+0x598>
    2a7a:	2b00      	cmp	r3, #0
    2a7c:	d100      	bne.n	2a80 <__aeabi_dadd+0x418>
    2a7e:	e101      	b.n	2c84 <__aeabi_dadd+0x61c>
    2a80:	0003      	movs	r3, r0
    2a82:	4313      	orrs	r3, r2
    2a84:	d100      	bne.n	2a88 <__aeabi_dadd+0x420>
    2a86:	e618      	b.n	26ba <__aeabi_dadd+0x52>
    2a88:	18ab      	adds	r3, r5, r2
    2a8a:	42ab      	cmp	r3, r5
    2a8c:	41b6      	sbcs	r6, r6
    2a8e:	1809      	adds	r1, r1, r0
    2a90:	4276      	negs	r6, r6
    2a92:	1871      	adds	r1, r6, r1
    2a94:	020a      	lsls	r2, r1, #8
    2a96:	d400      	bmi.n	2a9a <__aeabi_dadd+0x432>
    2a98:	e109      	b.n	2cae <__aeabi_dadd+0x646>
    2a9a:	4a88      	ldr	r2, [pc, #544]	; (2cbc <__aeabi_dadd+0x654>)
    2a9c:	001d      	movs	r5, r3
    2a9e:	4011      	ands	r1, r2
    2aa0:	4664      	mov	r4, ip
    2aa2:	e60a      	b.n	26ba <__aeabi_dadd+0x52>
    2aa4:	2c00      	cmp	r4, #0
    2aa6:	d15b      	bne.n	2b60 <__aeabi_dadd+0x4f8>
    2aa8:	000e      	movs	r6, r1
    2aaa:	432e      	orrs	r6, r5
    2aac:	d000      	beq.n	2ab0 <__aeabi_dadd+0x448>
    2aae:	e08a      	b.n	2bc6 <__aeabi_dadd+0x55e>
    2ab0:	0001      	movs	r1, r0
    2ab2:	4311      	orrs	r1, r2
    2ab4:	d100      	bne.n	2ab8 <__aeabi_dadd+0x450>
    2ab6:	e0c2      	b.n	2c3e <__aeabi_dadd+0x5d6>
    2ab8:	0001      	movs	r1, r0
    2aba:	0015      	movs	r5, r2
    2abc:	469a      	mov	sl, r3
    2abe:	e5fc      	b.n	26ba <__aeabi_dadd+0x52>
    2ac0:	4664      	mov	r4, ip
    2ac2:	2100      	movs	r1, #0
    2ac4:	2500      	movs	r5, #0
    2ac6:	e68f      	b.n	27e8 <__aeabi_dadd+0x180>
    2ac8:	2320      	movs	r3, #32
    2aca:	425b      	negs	r3, r3
    2acc:	469c      	mov	ip, r3
    2ace:	44dc      	add	ip, fp
    2ad0:	4663      	mov	r3, ip
    2ad2:	0007      	movs	r7, r0
    2ad4:	40df      	lsrs	r7, r3
    2ad6:	465b      	mov	r3, fp
    2ad8:	46bc      	mov	ip, r7
    2ada:	2b20      	cmp	r3, #32
    2adc:	d100      	bne.n	2ae0 <__aeabi_dadd+0x478>
    2ade:	e0ac      	b.n	2c3a <__aeabi_dadd+0x5d2>
    2ae0:	2340      	movs	r3, #64	; 0x40
    2ae2:	465f      	mov	r7, fp
    2ae4:	1bdb      	subs	r3, r3, r7
    2ae6:	4098      	lsls	r0, r3
    2ae8:	4302      	orrs	r2, r0
    2aea:	1e50      	subs	r0, r2, #1
    2aec:	4182      	sbcs	r2, r0
    2aee:	4663      	mov	r3, ip
    2af0:	4313      	orrs	r3, r2
    2af2:	001a      	movs	r2, r3
    2af4:	2000      	movs	r0, #0
    2af6:	e698      	b.n	282a <__aeabi_dadd+0x1c2>
    2af8:	4c6f      	ldr	r4, [pc, #444]	; (2cb8 <__aeabi_dadd+0x650>)
    2afa:	45a4      	cmp	ip, r4
    2afc:	d000      	beq.n	2b00 <__aeabi_dadd+0x498>
    2afe:	e757      	b.n	29b0 <__aeabi_dadd+0x348>
    2b00:	0001      	movs	r1, r0
    2b02:	0015      	movs	r5, r2
    2b04:	4664      	mov	r4, ip
    2b06:	469a      	mov	sl, r3
    2b08:	e5d7      	b.n	26ba <__aeabi_dadd+0x52>
    2b0a:	2c00      	cmp	r4, #0
    2b0c:	d139      	bne.n	2b82 <__aeabi_dadd+0x51a>
    2b0e:	000c      	movs	r4, r1
    2b10:	432c      	orrs	r4, r5
    2b12:	d06e      	beq.n	2bf2 <__aeabi_dadd+0x58a>
    2b14:	43db      	mvns	r3, r3
    2b16:	2b00      	cmp	r3, #0
    2b18:	d01a      	beq.n	2b50 <__aeabi_dadd+0x4e8>
    2b1a:	4c67      	ldr	r4, [pc, #412]	; (2cb8 <__aeabi_dadd+0x650>)
    2b1c:	45a4      	cmp	ip, r4
    2b1e:	d068      	beq.n	2bf2 <__aeabi_dadd+0x58a>
    2b20:	2b38      	cmp	r3, #56	; 0x38
    2b22:	dd00      	ble.n	2b26 <__aeabi_dadd+0x4be>
    2b24:	e0a4      	b.n	2c70 <__aeabi_dadd+0x608>
    2b26:	2b1f      	cmp	r3, #31
    2b28:	dd00      	ble.n	2b2c <__aeabi_dadd+0x4c4>
    2b2a:	e0ae      	b.n	2c8a <__aeabi_dadd+0x622>
    2b2c:	2420      	movs	r4, #32
    2b2e:	000f      	movs	r7, r1
    2b30:	1ae4      	subs	r4, r4, r3
    2b32:	40a7      	lsls	r7, r4
    2b34:	46b9      	mov	r9, r7
    2b36:	002f      	movs	r7, r5
    2b38:	40df      	lsrs	r7, r3
    2b3a:	46b8      	mov	r8, r7
    2b3c:	46a3      	mov	fp, r4
    2b3e:	464f      	mov	r7, r9
    2b40:	4644      	mov	r4, r8
    2b42:	4327      	orrs	r7, r4
    2b44:	465c      	mov	r4, fp
    2b46:	40a5      	lsls	r5, r4
    2b48:	1e6c      	subs	r4, r5, #1
    2b4a:	41a5      	sbcs	r5, r4
    2b4c:	40d9      	lsrs	r1, r3
    2b4e:	433d      	orrs	r5, r7
    2b50:	18ad      	adds	r5, r5, r2
    2b52:	4295      	cmp	r5, r2
    2b54:	419b      	sbcs	r3, r3
    2b56:	1809      	adds	r1, r1, r0
    2b58:	425b      	negs	r3, r3
    2b5a:	1859      	adds	r1, r3, r1
    2b5c:	4664      	mov	r4, ip
    2b5e:	e66b      	b.n	2838 <__aeabi_dadd+0x1d0>
    2b60:	000c      	movs	r4, r1
    2b62:	432c      	orrs	r4, r5
    2b64:	d115      	bne.n	2b92 <__aeabi_dadd+0x52a>
    2b66:	0001      	movs	r1, r0
    2b68:	4311      	orrs	r1, r2
    2b6a:	d07b      	beq.n	2c64 <__aeabi_dadd+0x5fc>
    2b6c:	0001      	movs	r1, r0
    2b6e:	0015      	movs	r5, r2
    2b70:	469a      	mov	sl, r3
    2b72:	4c51      	ldr	r4, [pc, #324]	; (2cb8 <__aeabi_dadd+0x650>)
    2b74:	e5a1      	b.n	26ba <__aeabi_dadd+0x52>
    2b76:	430d      	orrs	r5, r1
    2b78:	1e69      	subs	r1, r5, #1
    2b7a:	418d      	sbcs	r5, r1
    2b7c:	2100      	movs	r1, #0
    2b7e:	b2ec      	uxtb	r4, r5
    2b80:	e72d      	b.n	29de <__aeabi_dadd+0x376>
    2b82:	4c4d      	ldr	r4, [pc, #308]	; (2cb8 <__aeabi_dadd+0x650>)
    2b84:	45a4      	cmp	ip, r4
    2b86:	d034      	beq.n	2bf2 <__aeabi_dadd+0x58a>
    2b88:	2480      	movs	r4, #128	; 0x80
    2b8a:	0424      	lsls	r4, r4, #16
    2b8c:	425b      	negs	r3, r3
    2b8e:	4321      	orrs	r1, r4
    2b90:	e7c6      	b.n	2b20 <__aeabi_dadd+0x4b8>
    2b92:	0004      	movs	r4, r0
    2b94:	4314      	orrs	r4, r2
    2b96:	d04e      	beq.n	2c36 <__aeabi_dadd+0x5ce>
    2b98:	08ed      	lsrs	r5, r5, #3
    2b9a:	074c      	lsls	r4, r1, #29
    2b9c:	432c      	orrs	r4, r5
    2b9e:	2580      	movs	r5, #128	; 0x80
    2ba0:	08c9      	lsrs	r1, r1, #3
    2ba2:	032d      	lsls	r5, r5, #12
    2ba4:	4229      	tst	r1, r5
    2ba6:	d008      	beq.n	2bba <__aeabi_dadd+0x552>
    2ba8:	08c6      	lsrs	r6, r0, #3
    2baa:	422e      	tst	r6, r5
    2bac:	d105      	bne.n	2bba <__aeabi_dadd+0x552>
    2bae:	08d2      	lsrs	r2, r2, #3
    2bb0:	0741      	lsls	r1, r0, #29
    2bb2:	4311      	orrs	r1, r2
    2bb4:	000c      	movs	r4, r1
    2bb6:	469a      	mov	sl, r3
    2bb8:	0031      	movs	r1, r6
    2bba:	0f62      	lsrs	r2, r4, #29
    2bbc:	00c9      	lsls	r1, r1, #3
    2bbe:	00e5      	lsls	r5, r4, #3
    2bc0:	4311      	orrs	r1, r2
    2bc2:	4c3d      	ldr	r4, [pc, #244]	; (2cb8 <__aeabi_dadd+0x650>)
    2bc4:	e579      	b.n	26ba <__aeabi_dadd+0x52>
    2bc6:	0006      	movs	r6, r0
    2bc8:	4316      	orrs	r6, r2
    2bca:	d100      	bne.n	2bce <__aeabi_dadd+0x566>
    2bcc:	e575      	b.n	26ba <__aeabi_dadd+0x52>
    2bce:	1aae      	subs	r6, r5, r2
    2bd0:	46b0      	mov	r8, r6
    2bd2:	4545      	cmp	r5, r8
    2bd4:	41bf      	sbcs	r7, r7
    2bd6:	1a0e      	subs	r6, r1, r0
    2bd8:	427f      	negs	r7, r7
    2bda:	1bf6      	subs	r6, r6, r7
    2bdc:	0237      	lsls	r7, r6, #8
    2bde:	d400      	bmi.n	2be2 <__aeabi_dadd+0x57a>
    2be0:	e5f4      	b.n	27cc <__aeabi_dadd+0x164>
    2be2:	1b55      	subs	r5, r2, r5
    2be4:	42aa      	cmp	r2, r5
    2be6:	41b6      	sbcs	r6, r6
    2be8:	1a41      	subs	r1, r0, r1
    2bea:	4276      	negs	r6, r6
    2bec:	1b89      	subs	r1, r1, r6
    2bee:	469a      	mov	sl, r3
    2bf0:	e563      	b.n	26ba <__aeabi_dadd+0x52>
    2bf2:	0001      	movs	r1, r0
    2bf4:	0015      	movs	r5, r2
    2bf6:	4664      	mov	r4, ip
    2bf8:	e55f      	b.n	26ba <__aeabi_dadd+0x52>
    2bfa:	2200      	movs	r2, #0
    2bfc:	2500      	movs	r5, #0
    2bfe:	e57b      	b.n	26f8 <__aeabi_dadd+0x90>
    2c00:	2b00      	cmp	r3, #0
    2c02:	d03b      	beq.n	2c7c <__aeabi_dadd+0x614>
    2c04:	0003      	movs	r3, r0
    2c06:	4313      	orrs	r3, r2
    2c08:	d015      	beq.n	2c36 <__aeabi_dadd+0x5ce>
    2c0a:	08ed      	lsrs	r5, r5, #3
    2c0c:	074b      	lsls	r3, r1, #29
    2c0e:	432b      	orrs	r3, r5
    2c10:	2580      	movs	r5, #128	; 0x80
    2c12:	08c9      	lsrs	r1, r1, #3
    2c14:	032d      	lsls	r5, r5, #12
    2c16:	4229      	tst	r1, r5
    2c18:	d007      	beq.n	2c2a <__aeabi_dadd+0x5c2>
    2c1a:	08c4      	lsrs	r4, r0, #3
    2c1c:	422c      	tst	r4, r5
    2c1e:	d104      	bne.n	2c2a <__aeabi_dadd+0x5c2>
    2c20:	0741      	lsls	r1, r0, #29
    2c22:	000b      	movs	r3, r1
    2c24:	0021      	movs	r1, r4
    2c26:	08d2      	lsrs	r2, r2, #3
    2c28:	4313      	orrs	r3, r2
    2c2a:	00c9      	lsls	r1, r1, #3
    2c2c:	0f5a      	lsrs	r2, r3, #29
    2c2e:	4311      	orrs	r1, r2
    2c30:	00dd      	lsls	r5, r3, #3
    2c32:	4c21      	ldr	r4, [pc, #132]	; (2cb8 <__aeabi_dadd+0x650>)
    2c34:	e541      	b.n	26ba <__aeabi_dadd+0x52>
    2c36:	4c20      	ldr	r4, [pc, #128]	; (2cb8 <__aeabi_dadd+0x650>)
    2c38:	e53f      	b.n	26ba <__aeabi_dadd+0x52>
    2c3a:	2000      	movs	r0, #0
    2c3c:	e754      	b.n	2ae8 <__aeabi_dadd+0x480>
    2c3e:	2600      	movs	r6, #0
    2c40:	2500      	movs	r5, #0
    2c42:	e5d1      	b.n	27e8 <__aeabi_dadd+0x180>
    2c44:	0034      	movs	r4, r6
    2c46:	000f      	movs	r7, r1
    2c48:	3c20      	subs	r4, #32
    2c4a:	40e7      	lsrs	r7, r4
    2c4c:	003c      	movs	r4, r7
    2c4e:	2e20      	cmp	r6, #32
    2c50:	d02b      	beq.n	2caa <__aeabi_dadd+0x642>
    2c52:	2740      	movs	r7, #64	; 0x40
    2c54:	1bbe      	subs	r6, r7, r6
    2c56:	40b1      	lsls	r1, r6
    2c58:	430d      	orrs	r5, r1
    2c5a:	1e69      	subs	r1, r5, #1
    2c5c:	418d      	sbcs	r5, r1
    2c5e:	2100      	movs	r1, #0
    2c60:	432c      	orrs	r4, r5
    2c62:	e6bc      	b.n	29de <__aeabi_dadd+0x376>
    2c64:	2180      	movs	r1, #128	; 0x80
    2c66:	2600      	movs	r6, #0
    2c68:	0309      	lsls	r1, r1, #12
    2c6a:	4c13      	ldr	r4, [pc, #76]	; (2cb8 <__aeabi_dadd+0x650>)
    2c6c:	2500      	movs	r5, #0
    2c6e:	e5bb      	b.n	27e8 <__aeabi_dadd+0x180>
    2c70:	430d      	orrs	r5, r1
    2c72:	1e69      	subs	r1, r5, #1
    2c74:	418d      	sbcs	r5, r1
    2c76:	2100      	movs	r1, #0
    2c78:	b2ed      	uxtb	r5, r5
    2c7a:	e769      	b.n	2b50 <__aeabi_dadd+0x4e8>
    2c7c:	0001      	movs	r1, r0
    2c7e:	0015      	movs	r5, r2
    2c80:	4c0d      	ldr	r4, [pc, #52]	; (2cb8 <__aeabi_dadd+0x650>)
    2c82:	e51a      	b.n	26ba <__aeabi_dadd+0x52>
    2c84:	0001      	movs	r1, r0
    2c86:	0015      	movs	r5, r2
    2c88:	e517      	b.n	26ba <__aeabi_dadd+0x52>
    2c8a:	001c      	movs	r4, r3
    2c8c:	000f      	movs	r7, r1
    2c8e:	3c20      	subs	r4, #32
    2c90:	40e7      	lsrs	r7, r4
    2c92:	003c      	movs	r4, r7
    2c94:	2b20      	cmp	r3, #32
    2c96:	d00c      	beq.n	2cb2 <__aeabi_dadd+0x64a>
    2c98:	2740      	movs	r7, #64	; 0x40
    2c9a:	1afb      	subs	r3, r7, r3
    2c9c:	4099      	lsls	r1, r3
    2c9e:	430d      	orrs	r5, r1
    2ca0:	1e69      	subs	r1, r5, #1
    2ca2:	418d      	sbcs	r5, r1
    2ca4:	2100      	movs	r1, #0
    2ca6:	4325      	orrs	r5, r4
    2ca8:	e752      	b.n	2b50 <__aeabi_dadd+0x4e8>
    2caa:	2100      	movs	r1, #0
    2cac:	e7d4      	b.n	2c58 <__aeabi_dadd+0x5f0>
    2cae:	001d      	movs	r5, r3
    2cb0:	e592      	b.n	27d8 <__aeabi_dadd+0x170>
    2cb2:	2100      	movs	r1, #0
    2cb4:	e7f3      	b.n	2c9e <__aeabi_dadd+0x636>
    2cb6:	46c0      	nop			; (mov r8, r8)
    2cb8:	000007ff 	.word	0x000007ff
    2cbc:	ff7fffff 	.word	0xff7fffff

00002cc0 <__aeabi_ddiv>:
    2cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cc2:	4656      	mov	r6, sl
    2cc4:	464d      	mov	r5, r9
    2cc6:	4644      	mov	r4, r8
    2cc8:	465f      	mov	r7, fp
    2cca:	b4f0      	push	{r4, r5, r6, r7}
    2ccc:	001d      	movs	r5, r3
    2cce:	030e      	lsls	r6, r1, #12
    2cd0:	004c      	lsls	r4, r1, #1
    2cd2:	0fcb      	lsrs	r3, r1, #31
    2cd4:	b087      	sub	sp, #28
    2cd6:	0007      	movs	r7, r0
    2cd8:	4692      	mov	sl, r2
    2cda:	4681      	mov	r9, r0
    2cdc:	0b36      	lsrs	r6, r6, #12
    2cde:	0d64      	lsrs	r4, r4, #21
    2ce0:	4698      	mov	r8, r3
    2ce2:	d06a      	beq.n	2dba <__aeabi_ddiv+0xfa>
    2ce4:	4b6d      	ldr	r3, [pc, #436]	; (2e9c <__aeabi_ddiv+0x1dc>)
    2ce6:	429c      	cmp	r4, r3
    2ce8:	d035      	beq.n	2d56 <__aeabi_ddiv+0x96>
    2cea:	2280      	movs	r2, #128	; 0x80
    2cec:	0f43      	lsrs	r3, r0, #29
    2cee:	0412      	lsls	r2, r2, #16
    2cf0:	4313      	orrs	r3, r2
    2cf2:	00f6      	lsls	r6, r6, #3
    2cf4:	431e      	orrs	r6, r3
    2cf6:	00c3      	lsls	r3, r0, #3
    2cf8:	4699      	mov	r9, r3
    2cfa:	4b69      	ldr	r3, [pc, #420]	; (2ea0 <__aeabi_ddiv+0x1e0>)
    2cfc:	2700      	movs	r7, #0
    2cfe:	469c      	mov	ip, r3
    2d00:	2300      	movs	r3, #0
    2d02:	4464      	add	r4, ip
    2d04:	9302      	str	r3, [sp, #8]
    2d06:	032b      	lsls	r3, r5, #12
    2d08:	0068      	lsls	r0, r5, #1
    2d0a:	0b1b      	lsrs	r3, r3, #12
    2d0c:	0fed      	lsrs	r5, r5, #31
    2d0e:	4651      	mov	r1, sl
    2d10:	469b      	mov	fp, r3
    2d12:	0d40      	lsrs	r0, r0, #21
    2d14:	9500      	str	r5, [sp, #0]
    2d16:	d100      	bne.n	2d1a <__aeabi_ddiv+0x5a>
    2d18:	e078      	b.n	2e0c <__aeabi_ddiv+0x14c>
    2d1a:	4b60      	ldr	r3, [pc, #384]	; (2e9c <__aeabi_ddiv+0x1dc>)
    2d1c:	4298      	cmp	r0, r3
    2d1e:	d06c      	beq.n	2dfa <__aeabi_ddiv+0x13a>
    2d20:	465b      	mov	r3, fp
    2d22:	00da      	lsls	r2, r3, #3
    2d24:	0f4b      	lsrs	r3, r1, #29
    2d26:	2180      	movs	r1, #128	; 0x80
    2d28:	0409      	lsls	r1, r1, #16
    2d2a:	430b      	orrs	r3, r1
    2d2c:	4313      	orrs	r3, r2
    2d2e:	469b      	mov	fp, r3
    2d30:	4653      	mov	r3, sl
    2d32:	00d9      	lsls	r1, r3, #3
    2d34:	4b5a      	ldr	r3, [pc, #360]	; (2ea0 <__aeabi_ddiv+0x1e0>)
    2d36:	469c      	mov	ip, r3
    2d38:	2300      	movs	r3, #0
    2d3a:	4460      	add	r0, ip
    2d3c:	4642      	mov	r2, r8
    2d3e:	1a20      	subs	r0, r4, r0
    2d40:	406a      	eors	r2, r5
    2d42:	4692      	mov	sl, r2
    2d44:	9001      	str	r0, [sp, #4]
    2d46:	431f      	orrs	r7, r3
    2d48:	2f0f      	cmp	r7, #15
    2d4a:	d900      	bls.n	2d4e <__aeabi_ddiv+0x8e>
    2d4c:	e0b0      	b.n	2eb0 <__aeabi_ddiv+0x1f0>
    2d4e:	4855      	ldr	r0, [pc, #340]	; (2ea4 <__aeabi_ddiv+0x1e4>)
    2d50:	00bf      	lsls	r7, r7, #2
    2d52:	59c0      	ldr	r0, [r0, r7]
    2d54:	4687      	mov	pc, r0
    2d56:	4337      	orrs	r7, r6
    2d58:	d000      	beq.n	2d5c <__aeabi_ddiv+0x9c>
    2d5a:	e088      	b.n	2e6e <__aeabi_ddiv+0x1ae>
    2d5c:	2300      	movs	r3, #0
    2d5e:	4699      	mov	r9, r3
    2d60:	3302      	adds	r3, #2
    2d62:	2708      	movs	r7, #8
    2d64:	2600      	movs	r6, #0
    2d66:	9302      	str	r3, [sp, #8]
    2d68:	e7cd      	b.n	2d06 <__aeabi_ddiv+0x46>
    2d6a:	4643      	mov	r3, r8
    2d6c:	46b3      	mov	fp, r6
    2d6e:	4649      	mov	r1, r9
    2d70:	9300      	str	r3, [sp, #0]
    2d72:	9b02      	ldr	r3, [sp, #8]
    2d74:	9a00      	ldr	r2, [sp, #0]
    2d76:	4692      	mov	sl, r2
    2d78:	2b02      	cmp	r3, #2
    2d7a:	d000      	beq.n	2d7e <__aeabi_ddiv+0xbe>
    2d7c:	e1bf      	b.n	30fe <__aeabi_ddiv+0x43e>
    2d7e:	2100      	movs	r1, #0
    2d80:	4653      	mov	r3, sl
    2d82:	2201      	movs	r2, #1
    2d84:	2600      	movs	r6, #0
    2d86:	4689      	mov	r9, r1
    2d88:	401a      	ands	r2, r3
    2d8a:	4b44      	ldr	r3, [pc, #272]	; (2e9c <__aeabi_ddiv+0x1dc>)
    2d8c:	2100      	movs	r1, #0
    2d8e:	0336      	lsls	r6, r6, #12
    2d90:	0d0c      	lsrs	r4, r1, #20
    2d92:	0524      	lsls	r4, r4, #20
    2d94:	0b36      	lsrs	r6, r6, #12
    2d96:	4326      	orrs	r6, r4
    2d98:	4c43      	ldr	r4, [pc, #268]	; (2ea8 <__aeabi_ddiv+0x1e8>)
    2d9a:	051b      	lsls	r3, r3, #20
    2d9c:	4026      	ands	r6, r4
    2d9e:	431e      	orrs	r6, r3
    2da0:	0076      	lsls	r6, r6, #1
    2da2:	07d2      	lsls	r2, r2, #31
    2da4:	0876      	lsrs	r6, r6, #1
    2da6:	4316      	orrs	r6, r2
    2da8:	4648      	mov	r0, r9
    2daa:	0031      	movs	r1, r6
    2dac:	b007      	add	sp, #28
    2dae:	bc3c      	pop	{r2, r3, r4, r5}
    2db0:	4690      	mov	r8, r2
    2db2:	4699      	mov	r9, r3
    2db4:	46a2      	mov	sl, r4
    2db6:	46ab      	mov	fp, r5
    2db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2dba:	0033      	movs	r3, r6
    2dbc:	4303      	orrs	r3, r0
    2dbe:	d04f      	beq.n	2e60 <__aeabi_ddiv+0x1a0>
    2dc0:	2e00      	cmp	r6, #0
    2dc2:	d100      	bne.n	2dc6 <__aeabi_ddiv+0x106>
    2dc4:	e1bc      	b.n	3140 <__aeabi_ddiv+0x480>
    2dc6:	0030      	movs	r0, r6
    2dc8:	f001 f8cc 	bl	3f64 <__clzsi2>
    2dcc:	0003      	movs	r3, r0
    2dce:	3b0b      	subs	r3, #11
    2dd0:	2b1c      	cmp	r3, #28
    2dd2:	dd00      	ble.n	2dd6 <__aeabi_ddiv+0x116>
    2dd4:	e1ad      	b.n	3132 <__aeabi_ddiv+0x472>
    2dd6:	221d      	movs	r2, #29
    2dd8:	0001      	movs	r1, r0
    2dda:	1ad3      	subs	r3, r2, r3
    2ddc:	3908      	subs	r1, #8
    2dde:	003a      	movs	r2, r7
    2de0:	408f      	lsls	r7, r1
    2de2:	408e      	lsls	r6, r1
    2de4:	40da      	lsrs	r2, r3
    2de6:	46b9      	mov	r9, r7
    2de8:	4316      	orrs	r6, r2
    2dea:	4b30      	ldr	r3, [pc, #192]	; (2eac <__aeabi_ddiv+0x1ec>)
    2dec:	2700      	movs	r7, #0
    2dee:	469c      	mov	ip, r3
    2df0:	2300      	movs	r3, #0
    2df2:	4460      	add	r0, ip
    2df4:	4244      	negs	r4, r0
    2df6:	9302      	str	r3, [sp, #8]
    2df8:	e785      	b.n	2d06 <__aeabi_ddiv+0x46>
    2dfa:	4653      	mov	r3, sl
    2dfc:	465a      	mov	r2, fp
    2dfe:	4313      	orrs	r3, r2
    2e00:	d12c      	bne.n	2e5c <__aeabi_ddiv+0x19c>
    2e02:	2300      	movs	r3, #0
    2e04:	2100      	movs	r1, #0
    2e06:	469b      	mov	fp, r3
    2e08:	3302      	adds	r3, #2
    2e0a:	e797      	b.n	2d3c <__aeabi_ddiv+0x7c>
    2e0c:	430b      	orrs	r3, r1
    2e0e:	d020      	beq.n	2e52 <__aeabi_ddiv+0x192>
    2e10:	465b      	mov	r3, fp
    2e12:	2b00      	cmp	r3, #0
    2e14:	d100      	bne.n	2e18 <__aeabi_ddiv+0x158>
    2e16:	e19e      	b.n	3156 <__aeabi_ddiv+0x496>
    2e18:	4658      	mov	r0, fp
    2e1a:	f001 f8a3 	bl	3f64 <__clzsi2>
    2e1e:	0003      	movs	r3, r0
    2e20:	3b0b      	subs	r3, #11
    2e22:	2b1c      	cmp	r3, #28
    2e24:	dd00      	ble.n	2e28 <__aeabi_ddiv+0x168>
    2e26:	e18f      	b.n	3148 <__aeabi_ddiv+0x488>
    2e28:	0002      	movs	r2, r0
    2e2a:	4659      	mov	r1, fp
    2e2c:	3a08      	subs	r2, #8
    2e2e:	4091      	lsls	r1, r2
    2e30:	468b      	mov	fp, r1
    2e32:	211d      	movs	r1, #29
    2e34:	1acb      	subs	r3, r1, r3
    2e36:	4651      	mov	r1, sl
    2e38:	40d9      	lsrs	r1, r3
    2e3a:	000b      	movs	r3, r1
    2e3c:	4659      	mov	r1, fp
    2e3e:	430b      	orrs	r3, r1
    2e40:	4651      	mov	r1, sl
    2e42:	469b      	mov	fp, r3
    2e44:	4091      	lsls	r1, r2
    2e46:	4b19      	ldr	r3, [pc, #100]	; (2eac <__aeabi_ddiv+0x1ec>)
    2e48:	469c      	mov	ip, r3
    2e4a:	4460      	add	r0, ip
    2e4c:	4240      	negs	r0, r0
    2e4e:	2300      	movs	r3, #0
    2e50:	e774      	b.n	2d3c <__aeabi_ddiv+0x7c>
    2e52:	2300      	movs	r3, #0
    2e54:	2100      	movs	r1, #0
    2e56:	469b      	mov	fp, r3
    2e58:	3301      	adds	r3, #1
    2e5a:	e76f      	b.n	2d3c <__aeabi_ddiv+0x7c>
    2e5c:	2303      	movs	r3, #3
    2e5e:	e76d      	b.n	2d3c <__aeabi_ddiv+0x7c>
    2e60:	2300      	movs	r3, #0
    2e62:	4699      	mov	r9, r3
    2e64:	3301      	adds	r3, #1
    2e66:	2704      	movs	r7, #4
    2e68:	2600      	movs	r6, #0
    2e6a:	9302      	str	r3, [sp, #8]
    2e6c:	e74b      	b.n	2d06 <__aeabi_ddiv+0x46>
    2e6e:	2303      	movs	r3, #3
    2e70:	270c      	movs	r7, #12
    2e72:	9302      	str	r3, [sp, #8]
    2e74:	e747      	b.n	2d06 <__aeabi_ddiv+0x46>
    2e76:	2201      	movs	r2, #1
    2e78:	1ad5      	subs	r5, r2, r3
    2e7a:	2d38      	cmp	r5, #56	; 0x38
    2e7c:	dc00      	bgt.n	2e80 <__aeabi_ddiv+0x1c0>
    2e7e:	e1b0      	b.n	31e2 <__aeabi_ddiv+0x522>
    2e80:	4653      	mov	r3, sl
    2e82:	401a      	ands	r2, r3
    2e84:	2100      	movs	r1, #0
    2e86:	2300      	movs	r3, #0
    2e88:	2600      	movs	r6, #0
    2e8a:	4689      	mov	r9, r1
    2e8c:	e77e      	b.n	2d8c <__aeabi_ddiv+0xcc>
    2e8e:	2300      	movs	r3, #0
    2e90:	2680      	movs	r6, #128	; 0x80
    2e92:	4699      	mov	r9, r3
    2e94:	2200      	movs	r2, #0
    2e96:	0336      	lsls	r6, r6, #12
    2e98:	4b00      	ldr	r3, [pc, #0]	; (2e9c <__aeabi_ddiv+0x1dc>)
    2e9a:	e777      	b.n	2d8c <__aeabi_ddiv+0xcc>
    2e9c:	000007ff 	.word	0x000007ff
    2ea0:	fffffc01 	.word	0xfffffc01
    2ea4:	000050c0 	.word	0x000050c0
    2ea8:	800fffff 	.word	0x800fffff
    2eac:	000003f3 	.word	0x000003f3
    2eb0:	455e      	cmp	r6, fp
    2eb2:	d900      	bls.n	2eb6 <__aeabi_ddiv+0x1f6>
    2eb4:	e172      	b.n	319c <__aeabi_ddiv+0x4dc>
    2eb6:	d100      	bne.n	2eba <__aeabi_ddiv+0x1fa>
    2eb8:	e16d      	b.n	3196 <__aeabi_ddiv+0x4d6>
    2eba:	9b01      	ldr	r3, [sp, #4]
    2ebc:	464d      	mov	r5, r9
    2ebe:	3b01      	subs	r3, #1
    2ec0:	9301      	str	r3, [sp, #4]
    2ec2:	2300      	movs	r3, #0
    2ec4:	0034      	movs	r4, r6
    2ec6:	9302      	str	r3, [sp, #8]
    2ec8:	465b      	mov	r3, fp
    2eca:	021e      	lsls	r6, r3, #8
    2ecc:	0e0b      	lsrs	r3, r1, #24
    2ece:	431e      	orrs	r6, r3
    2ed0:	020b      	lsls	r3, r1, #8
    2ed2:	9303      	str	r3, [sp, #12]
    2ed4:	0c33      	lsrs	r3, r6, #16
    2ed6:	4699      	mov	r9, r3
    2ed8:	0433      	lsls	r3, r6, #16
    2eda:	0c1b      	lsrs	r3, r3, #16
    2edc:	4649      	mov	r1, r9
    2ede:	0020      	movs	r0, r4
    2ee0:	9300      	str	r3, [sp, #0]
    2ee2:	f7ff fb09 	bl	24f8 <__aeabi_uidiv>
    2ee6:	9b00      	ldr	r3, [sp, #0]
    2ee8:	0037      	movs	r7, r6
    2eea:	4343      	muls	r3, r0
    2eec:	0006      	movs	r6, r0
    2eee:	4649      	mov	r1, r9
    2ef0:	0020      	movs	r0, r4
    2ef2:	4698      	mov	r8, r3
    2ef4:	f7ff fb86 	bl	2604 <__aeabi_uidivmod>
    2ef8:	0c2c      	lsrs	r4, r5, #16
    2efa:	0409      	lsls	r1, r1, #16
    2efc:	430c      	orrs	r4, r1
    2efe:	45a0      	cmp	r8, r4
    2f00:	d909      	bls.n	2f16 <__aeabi_ddiv+0x256>
    2f02:	19e4      	adds	r4, r4, r7
    2f04:	1e73      	subs	r3, r6, #1
    2f06:	42a7      	cmp	r7, r4
    2f08:	d900      	bls.n	2f0c <__aeabi_ddiv+0x24c>
    2f0a:	e15c      	b.n	31c6 <__aeabi_ddiv+0x506>
    2f0c:	45a0      	cmp	r8, r4
    2f0e:	d800      	bhi.n	2f12 <__aeabi_ddiv+0x252>
    2f10:	e159      	b.n	31c6 <__aeabi_ddiv+0x506>
    2f12:	3e02      	subs	r6, #2
    2f14:	19e4      	adds	r4, r4, r7
    2f16:	4643      	mov	r3, r8
    2f18:	1ae4      	subs	r4, r4, r3
    2f1a:	4649      	mov	r1, r9
    2f1c:	0020      	movs	r0, r4
    2f1e:	f7ff faeb 	bl	24f8 <__aeabi_uidiv>
    2f22:	0003      	movs	r3, r0
    2f24:	9a00      	ldr	r2, [sp, #0]
    2f26:	4680      	mov	r8, r0
    2f28:	4353      	muls	r3, r2
    2f2a:	4649      	mov	r1, r9
    2f2c:	0020      	movs	r0, r4
    2f2e:	469b      	mov	fp, r3
    2f30:	f7ff fb68 	bl	2604 <__aeabi_uidivmod>
    2f34:	042a      	lsls	r2, r5, #16
    2f36:	0409      	lsls	r1, r1, #16
    2f38:	0c12      	lsrs	r2, r2, #16
    2f3a:	430a      	orrs	r2, r1
    2f3c:	4593      	cmp	fp, r2
    2f3e:	d90d      	bls.n	2f5c <__aeabi_ddiv+0x29c>
    2f40:	4643      	mov	r3, r8
    2f42:	19d2      	adds	r2, r2, r7
    2f44:	3b01      	subs	r3, #1
    2f46:	4297      	cmp	r7, r2
    2f48:	d900      	bls.n	2f4c <__aeabi_ddiv+0x28c>
    2f4a:	e13a      	b.n	31c2 <__aeabi_ddiv+0x502>
    2f4c:	4593      	cmp	fp, r2
    2f4e:	d800      	bhi.n	2f52 <__aeabi_ddiv+0x292>
    2f50:	e137      	b.n	31c2 <__aeabi_ddiv+0x502>
    2f52:	2302      	movs	r3, #2
    2f54:	425b      	negs	r3, r3
    2f56:	469c      	mov	ip, r3
    2f58:	19d2      	adds	r2, r2, r7
    2f5a:	44e0      	add	r8, ip
    2f5c:	465b      	mov	r3, fp
    2f5e:	1ad2      	subs	r2, r2, r3
    2f60:	4643      	mov	r3, r8
    2f62:	0436      	lsls	r6, r6, #16
    2f64:	4333      	orrs	r3, r6
    2f66:	469b      	mov	fp, r3
    2f68:	9903      	ldr	r1, [sp, #12]
    2f6a:	0c18      	lsrs	r0, r3, #16
    2f6c:	0c0b      	lsrs	r3, r1, #16
    2f6e:	001d      	movs	r5, r3
    2f70:	9305      	str	r3, [sp, #20]
    2f72:	0409      	lsls	r1, r1, #16
    2f74:	465b      	mov	r3, fp
    2f76:	0c09      	lsrs	r1, r1, #16
    2f78:	000c      	movs	r4, r1
    2f7a:	041b      	lsls	r3, r3, #16
    2f7c:	0c1b      	lsrs	r3, r3, #16
    2f7e:	4344      	muls	r4, r0
    2f80:	9104      	str	r1, [sp, #16]
    2f82:	4359      	muls	r1, r3
    2f84:	436b      	muls	r3, r5
    2f86:	4368      	muls	r0, r5
    2f88:	191b      	adds	r3, r3, r4
    2f8a:	0c0d      	lsrs	r5, r1, #16
    2f8c:	18eb      	adds	r3, r5, r3
    2f8e:	429c      	cmp	r4, r3
    2f90:	d903      	bls.n	2f9a <__aeabi_ddiv+0x2da>
    2f92:	2480      	movs	r4, #128	; 0x80
    2f94:	0264      	lsls	r4, r4, #9
    2f96:	46a4      	mov	ip, r4
    2f98:	4460      	add	r0, ip
    2f9a:	0c1c      	lsrs	r4, r3, #16
    2f9c:	0409      	lsls	r1, r1, #16
    2f9e:	041b      	lsls	r3, r3, #16
    2fa0:	0c09      	lsrs	r1, r1, #16
    2fa2:	1820      	adds	r0, r4, r0
    2fa4:	185d      	adds	r5, r3, r1
    2fa6:	4282      	cmp	r2, r0
    2fa8:	d200      	bcs.n	2fac <__aeabi_ddiv+0x2ec>
    2faa:	e0de      	b.n	316a <__aeabi_ddiv+0x4aa>
    2fac:	d100      	bne.n	2fb0 <__aeabi_ddiv+0x2f0>
    2fae:	e0d7      	b.n	3160 <__aeabi_ddiv+0x4a0>
    2fb0:	1a16      	subs	r6, r2, r0
    2fb2:	9b02      	ldr	r3, [sp, #8]
    2fb4:	469c      	mov	ip, r3
    2fb6:	1b5d      	subs	r5, r3, r5
    2fb8:	45ac      	cmp	ip, r5
    2fba:	419b      	sbcs	r3, r3
    2fbc:	425b      	negs	r3, r3
    2fbe:	1af6      	subs	r6, r6, r3
    2fc0:	42b7      	cmp	r7, r6
    2fc2:	d100      	bne.n	2fc6 <__aeabi_ddiv+0x306>
    2fc4:	e106      	b.n	31d4 <__aeabi_ddiv+0x514>
    2fc6:	4649      	mov	r1, r9
    2fc8:	0030      	movs	r0, r6
    2fca:	f7ff fa95 	bl	24f8 <__aeabi_uidiv>
    2fce:	9b00      	ldr	r3, [sp, #0]
    2fd0:	0004      	movs	r4, r0
    2fd2:	4343      	muls	r3, r0
    2fd4:	4649      	mov	r1, r9
    2fd6:	0030      	movs	r0, r6
    2fd8:	4698      	mov	r8, r3
    2fda:	f7ff fb13 	bl	2604 <__aeabi_uidivmod>
    2fde:	0c2e      	lsrs	r6, r5, #16
    2fe0:	0409      	lsls	r1, r1, #16
    2fe2:	430e      	orrs	r6, r1
    2fe4:	45b0      	cmp	r8, r6
    2fe6:	d909      	bls.n	2ffc <__aeabi_ddiv+0x33c>
    2fe8:	19f6      	adds	r6, r6, r7
    2fea:	1e63      	subs	r3, r4, #1
    2fec:	42b7      	cmp	r7, r6
    2fee:	d900      	bls.n	2ff2 <__aeabi_ddiv+0x332>
    2ff0:	e0f3      	b.n	31da <__aeabi_ddiv+0x51a>
    2ff2:	45b0      	cmp	r8, r6
    2ff4:	d800      	bhi.n	2ff8 <__aeabi_ddiv+0x338>
    2ff6:	e0f0      	b.n	31da <__aeabi_ddiv+0x51a>
    2ff8:	3c02      	subs	r4, #2
    2ffa:	19f6      	adds	r6, r6, r7
    2ffc:	4643      	mov	r3, r8
    2ffe:	1af3      	subs	r3, r6, r3
    3000:	4649      	mov	r1, r9
    3002:	0018      	movs	r0, r3
    3004:	9302      	str	r3, [sp, #8]
    3006:	f7ff fa77 	bl	24f8 <__aeabi_uidiv>
    300a:	9b00      	ldr	r3, [sp, #0]
    300c:	0006      	movs	r6, r0
    300e:	4343      	muls	r3, r0
    3010:	4649      	mov	r1, r9
    3012:	9802      	ldr	r0, [sp, #8]
    3014:	4698      	mov	r8, r3
    3016:	f7ff faf5 	bl	2604 <__aeabi_uidivmod>
    301a:	042d      	lsls	r5, r5, #16
    301c:	0409      	lsls	r1, r1, #16
    301e:	0c2d      	lsrs	r5, r5, #16
    3020:	430d      	orrs	r5, r1
    3022:	45a8      	cmp	r8, r5
    3024:	d909      	bls.n	303a <__aeabi_ddiv+0x37a>
    3026:	19ed      	adds	r5, r5, r7
    3028:	1e73      	subs	r3, r6, #1
    302a:	42af      	cmp	r7, r5
    302c:	d900      	bls.n	3030 <__aeabi_ddiv+0x370>
    302e:	e0d6      	b.n	31de <__aeabi_ddiv+0x51e>
    3030:	45a8      	cmp	r8, r5
    3032:	d800      	bhi.n	3036 <__aeabi_ddiv+0x376>
    3034:	e0d3      	b.n	31de <__aeabi_ddiv+0x51e>
    3036:	3e02      	subs	r6, #2
    3038:	19ed      	adds	r5, r5, r7
    303a:	0424      	lsls	r4, r4, #16
    303c:	0021      	movs	r1, r4
    303e:	4643      	mov	r3, r8
    3040:	4331      	orrs	r1, r6
    3042:	9e04      	ldr	r6, [sp, #16]
    3044:	9a05      	ldr	r2, [sp, #20]
    3046:	0030      	movs	r0, r6
    3048:	1aed      	subs	r5, r5, r3
    304a:	040b      	lsls	r3, r1, #16
    304c:	0c0c      	lsrs	r4, r1, #16
    304e:	0c1b      	lsrs	r3, r3, #16
    3050:	4358      	muls	r0, r3
    3052:	4366      	muls	r6, r4
    3054:	4353      	muls	r3, r2
    3056:	4354      	muls	r4, r2
    3058:	199a      	adds	r2, r3, r6
    305a:	0c03      	lsrs	r3, r0, #16
    305c:	189b      	adds	r3, r3, r2
    305e:	429e      	cmp	r6, r3
    3060:	d903      	bls.n	306a <__aeabi_ddiv+0x3aa>
    3062:	2280      	movs	r2, #128	; 0x80
    3064:	0252      	lsls	r2, r2, #9
    3066:	4694      	mov	ip, r2
    3068:	4464      	add	r4, ip
    306a:	0c1a      	lsrs	r2, r3, #16
    306c:	0400      	lsls	r0, r0, #16
    306e:	041b      	lsls	r3, r3, #16
    3070:	0c00      	lsrs	r0, r0, #16
    3072:	1914      	adds	r4, r2, r4
    3074:	181b      	adds	r3, r3, r0
    3076:	42a5      	cmp	r5, r4
    3078:	d350      	bcc.n	311c <__aeabi_ddiv+0x45c>
    307a:	d04d      	beq.n	3118 <__aeabi_ddiv+0x458>
    307c:	2301      	movs	r3, #1
    307e:	4319      	orrs	r1, r3
    3080:	4a96      	ldr	r2, [pc, #600]	; (32dc <__aeabi_ddiv+0x61c>)
    3082:	9b01      	ldr	r3, [sp, #4]
    3084:	4694      	mov	ip, r2
    3086:	4463      	add	r3, ip
    3088:	2b00      	cmp	r3, #0
    308a:	dc00      	bgt.n	308e <__aeabi_ddiv+0x3ce>
    308c:	e6f3      	b.n	2e76 <__aeabi_ddiv+0x1b6>
    308e:	074a      	lsls	r2, r1, #29
    3090:	d009      	beq.n	30a6 <__aeabi_ddiv+0x3e6>
    3092:	220f      	movs	r2, #15
    3094:	400a      	ands	r2, r1
    3096:	2a04      	cmp	r2, #4
    3098:	d005      	beq.n	30a6 <__aeabi_ddiv+0x3e6>
    309a:	1d0a      	adds	r2, r1, #4
    309c:	428a      	cmp	r2, r1
    309e:	4189      	sbcs	r1, r1
    30a0:	4249      	negs	r1, r1
    30a2:	448b      	add	fp, r1
    30a4:	0011      	movs	r1, r2
    30a6:	465a      	mov	r2, fp
    30a8:	01d2      	lsls	r2, r2, #7
    30aa:	d508      	bpl.n	30be <__aeabi_ddiv+0x3fe>
    30ac:	465a      	mov	r2, fp
    30ae:	4b8c      	ldr	r3, [pc, #560]	; (32e0 <__aeabi_ddiv+0x620>)
    30b0:	401a      	ands	r2, r3
    30b2:	4693      	mov	fp, r2
    30b4:	2280      	movs	r2, #128	; 0x80
    30b6:	00d2      	lsls	r2, r2, #3
    30b8:	4694      	mov	ip, r2
    30ba:	9b01      	ldr	r3, [sp, #4]
    30bc:	4463      	add	r3, ip
    30be:	4a89      	ldr	r2, [pc, #548]	; (32e4 <__aeabi_ddiv+0x624>)
    30c0:	4293      	cmp	r3, r2
    30c2:	dd00      	ble.n	30c6 <__aeabi_ddiv+0x406>
    30c4:	e65b      	b.n	2d7e <__aeabi_ddiv+0xbe>
    30c6:	465a      	mov	r2, fp
    30c8:	08c9      	lsrs	r1, r1, #3
    30ca:	0750      	lsls	r0, r2, #29
    30cc:	4308      	orrs	r0, r1
    30ce:	0256      	lsls	r6, r2, #9
    30d0:	4651      	mov	r1, sl
    30d2:	2201      	movs	r2, #1
    30d4:	055b      	lsls	r3, r3, #21
    30d6:	4681      	mov	r9, r0
    30d8:	0b36      	lsrs	r6, r6, #12
    30da:	0d5b      	lsrs	r3, r3, #21
    30dc:	400a      	ands	r2, r1
    30de:	e655      	b.n	2d8c <__aeabi_ddiv+0xcc>
    30e0:	2380      	movs	r3, #128	; 0x80
    30e2:	031b      	lsls	r3, r3, #12
    30e4:	421e      	tst	r6, r3
    30e6:	d011      	beq.n	310c <__aeabi_ddiv+0x44c>
    30e8:	465a      	mov	r2, fp
    30ea:	421a      	tst	r2, r3
    30ec:	d10e      	bne.n	310c <__aeabi_ddiv+0x44c>
    30ee:	465e      	mov	r6, fp
    30f0:	431e      	orrs	r6, r3
    30f2:	0336      	lsls	r6, r6, #12
    30f4:	0b36      	lsrs	r6, r6, #12
    30f6:	002a      	movs	r2, r5
    30f8:	4689      	mov	r9, r1
    30fa:	4b7b      	ldr	r3, [pc, #492]	; (32e8 <__aeabi_ddiv+0x628>)
    30fc:	e646      	b.n	2d8c <__aeabi_ddiv+0xcc>
    30fe:	2b03      	cmp	r3, #3
    3100:	d100      	bne.n	3104 <__aeabi_ddiv+0x444>
    3102:	e0e1      	b.n	32c8 <__aeabi_ddiv+0x608>
    3104:	2b01      	cmp	r3, #1
    3106:	d1bb      	bne.n	3080 <__aeabi_ddiv+0x3c0>
    3108:	401a      	ands	r2, r3
    310a:	e6bb      	b.n	2e84 <__aeabi_ddiv+0x1c4>
    310c:	431e      	orrs	r6, r3
    310e:	0336      	lsls	r6, r6, #12
    3110:	0b36      	lsrs	r6, r6, #12
    3112:	4642      	mov	r2, r8
    3114:	4b74      	ldr	r3, [pc, #464]	; (32e8 <__aeabi_ddiv+0x628>)
    3116:	e639      	b.n	2d8c <__aeabi_ddiv+0xcc>
    3118:	2b00      	cmp	r3, #0
    311a:	d0b1      	beq.n	3080 <__aeabi_ddiv+0x3c0>
    311c:	197d      	adds	r5, r7, r5
    311e:	1e4a      	subs	r2, r1, #1
    3120:	42af      	cmp	r7, r5
    3122:	d952      	bls.n	31ca <__aeabi_ddiv+0x50a>
    3124:	0011      	movs	r1, r2
    3126:	42a5      	cmp	r5, r4
    3128:	d1a8      	bne.n	307c <__aeabi_ddiv+0x3bc>
    312a:	9a03      	ldr	r2, [sp, #12]
    312c:	429a      	cmp	r2, r3
    312e:	d1a5      	bne.n	307c <__aeabi_ddiv+0x3bc>
    3130:	e7a6      	b.n	3080 <__aeabi_ddiv+0x3c0>
    3132:	0003      	movs	r3, r0
    3134:	003e      	movs	r6, r7
    3136:	3b28      	subs	r3, #40	; 0x28
    3138:	409e      	lsls	r6, r3
    313a:	2300      	movs	r3, #0
    313c:	4699      	mov	r9, r3
    313e:	e654      	b.n	2dea <__aeabi_ddiv+0x12a>
    3140:	f000 ff10 	bl	3f64 <__clzsi2>
    3144:	3020      	adds	r0, #32
    3146:	e641      	b.n	2dcc <__aeabi_ddiv+0x10c>
    3148:	0003      	movs	r3, r0
    314a:	4652      	mov	r2, sl
    314c:	3b28      	subs	r3, #40	; 0x28
    314e:	409a      	lsls	r2, r3
    3150:	2100      	movs	r1, #0
    3152:	4693      	mov	fp, r2
    3154:	e677      	b.n	2e46 <__aeabi_ddiv+0x186>
    3156:	4650      	mov	r0, sl
    3158:	f000 ff04 	bl	3f64 <__clzsi2>
    315c:	3020      	adds	r0, #32
    315e:	e65e      	b.n	2e1e <__aeabi_ddiv+0x15e>
    3160:	9b02      	ldr	r3, [sp, #8]
    3162:	2600      	movs	r6, #0
    3164:	42ab      	cmp	r3, r5
    3166:	d300      	bcc.n	316a <__aeabi_ddiv+0x4aa>
    3168:	e723      	b.n	2fb2 <__aeabi_ddiv+0x2f2>
    316a:	9e03      	ldr	r6, [sp, #12]
    316c:	9902      	ldr	r1, [sp, #8]
    316e:	46b4      	mov	ip, r6
    3170:	4461      	add	r1, ip
    3172:	4688      	mov	r8, r1
    3174:	45b0      	cmp	r8, r6
    3176:	41b6      	sbcs	r6, r6
    3178:	465b      	mov	r3, fp
    317a:	4276      	negs	r6, r6
    317c:	19f6      	adds	r6, r6, r7
    317e:	18b2      	adds	r2, r6, r2
    3180:	3b01      	subs	r3, #1
    3182:	9102      	str	r1, [sp, #8]
    3184:	4297      	cmp	r7, r2
    3186:	d213      	bcs.n	31b0 <__aeabi_ddiv+0x4f0>
    3188:	4290      	cmp	r0, r2
    318a:	d84f      	bhi.n	322c <__aeabi_ddiv+0x56c>
    318c:	d100      	bne.n	3190 <__aeabi_ddiv+0x4d0>
    318e:	e08e      	b.n	32ae <__aeabi_ddiv+0x5ee>
    3190:	1a16      	subs	r6, r2, r0
    3192:	469b      	mov	fp, r3
    3194:	e70d      	b.n	2fb2 <__aeabi_ddiv+0x2f2>
    3196:	4589      	cmp	r9, r1
    3198:	d200      	bcs.n	319c <__aeabi_ddiv+0x4dc>
    319a:	e68e      	b.n	2eba <__aeabi_ddiv+0x1fa>
    319c:	0874      	lsrs	r4, r6, #1
    319e:	464b      	mov	r3, r9
    31a0:	07f6      	lsls	r6, r6, #31
    31a2:	0035      	movs	r5, r6
    31a4:	085b      	lsrs	r3, r3, #1
    31a6:	431d      	orrs	r5, r3
    31a8:	464b      	mov	r3, r9
    31aa:	07db      	lsls	r3, r3, #31
    31ac:	9302      	str	r3, [sp, #8]
    31ae:	e68b      	b.n	2ec8 <__aeabi_ddiv+0x208>
    31b0:	4297      	cmp	r7, r2
    31b2:	d1ed      	bne.n	3190 <__aeabi_ddiv+0x4d0>
    31b4:	9903      	ldr	r1, [sp, #12]
    31b6:	9c02      	ldr	r4, [sp, #8]
    31b8:	42a1      	cmp	r1, r4
    31ba:	d9e5      	bls.n	3188 <__aeabi_ddiv+0x4c8>
    31bc:	1a3e      	subs	r6, r7, r0
    31be:	469b      	mov	fp, r3
    31c0:	e6f7      	b.n	2fb2 <__aeabi_ddiv+0x2f2>
    31c2:	4698      	mov	r8, r3
    31c4:	e6ca      	b.n	2f5c <__aeabi_ddiv+0x29c>
    31c6:	001e      	movs	r6, r3
    31c8:	e6a5      	b.n	2f16 <__aeabi_ddiv+0x256>
    31ca:	42ac      	cmp	r4, r5
    31cc:	d83e      	bhi.n	324c <__aeabi_ddiv+0x58c>
    31ce:	d074      	beq.n	32ba <__aeabi_ddiv+0x5fa>
    31d0:	0011      	movs	r1, r2
    31d2:	e753      	b.n	307c <__aeabi_ddiv+0x3bc>
    31d4:	2101      	movs	r1, #1
    31d6:	4249      	negs	r1, r1
    31d8:	e752      	b.n	3080 <__aeabi_ddiv+0x3c0>
    31da:	001c      	movs	r4, r3
    31dc:	e70e      	b.n	2ffc <__aeabi_ddiv+0x33c>
    31de:	001e      	movs	r6, r3
    31e0:	e72b      	b.n	303a <__aeabi_ddiv+0x37a>
    31e2:	2d1f      	cmp	r5, #31
    31e4:	dc3c      	bgt.n	3260 <__aeabi_ddiv+0x5a0>
    31e6:	2320      	movs	r3, #32
    31e8:	000a      	movs	r2, r1
    31ea:	4658      	mov	r0, fp
    31ec:	1b5b      	subs	r3, r3, r5
    31ee:	4098      	lsls	r0, r3
    31f0:	40ea      	lsrs	r2, r5
    31f2:	4099      	lsls	r1, r3
    31f4:	4302      	orrs	r2, r0
    31f6:	1e48      	subs	r0, r1, #1
    31f8:	4181      	sbcs	r1, r0
    31fa:	465e      	mov	r6, fp
    31fc:	4311      	orrs	r1, r2
    31fe:	40ee      	lsrs	r6, r5
    3200:	074b      	lsls	r3, r1, #29
    3202:	d009      	beq.n	3218 <__aeabi_ddiv+0x558>
    3204:	230f      	movs	r3, #15
    3206:	400b      	ands	r3, r1
    3208:	2b04      	cmp	r3, #4
    320a:	d005      	beq.n	3218 <__aeabi_ddiv+0x558>
    320c:	000b      	movs	r3, r1
    320e:	1d19      	adds	r1, r3, #4
    3210:	4299      	cmp	r1, r3
    3212:	419b      	sbcs	r3, r3
    3214:	425b      	negs	r3, r3
    3216:	18f6      	adds	r6, r6, r3
    3218:	0233      	lsls	r3, r6, #8
    321a:	d53c      	bpl.n	3296 <__aeabi_ddiv+0x5d6>
    321c:	4653      	mov	r3, sl
    321e:	2201      	movs	r2, #1
    3220:	2100      	movs	r1, #0
    3222:	401a      	ands	r2, r3
    3224:	2600      	movs	r6, #0
    3226:	2301      	movs	r3, #1
    3228:	4689      	mov	r9, r1
    322a:	e5af      	b.n	2d8c <__aeabi_ddiv+0xcc>
    322c:	2302      	movs	r3, #2
    322e:	425b      	negs	r3, r3
    3230:	469c      	mov	ip, r3
    3232:	9c03      	ldr	r4, [sp, #12]
    3234:	44e3      	add	fp, ip
    3236:	46a4      	mov	ip, r4
    3238:	9b02      	ldr	r3, [sp, #8]
    323a:	4463      	add	r3, ip
    323c:	4698      	mov	r8, r3
    323e:	45a0      	cmp	r8, r4
    3240:	41b6      	sbcs	r6, r6
    3242:	4276      	negs	r6, r6
    3244:	19f6      	adds	r6, r6, r7
    3246:	9302      	str	r3, [sp, #8]
    3248:	18b2      	adds	r2, r6, r2
    324a:	e6b1      	b.n	2fb0 <__aeabi_ddiv+0x2f0>
    324c:	9803      	ldr	r0, [sp, #12]
    324e:	1e8a      	subs	r2, r1, #2
    3250:	0041      	lsls	r1, r0, #1
    3252:	4281      	cmp	r1, r0
    3254:	41b6      	sbcs	r6, r6
    3256:	4276      	negs	r6, r6
    3258:	19f6      	adds	r6, r6, r7
    325a:	19ad      	adds	r5, r5, r6
    325c:	9103      	str	r1, [sp, #12]
    325e:	e761      	b.n	3124 <__aeabi_ddiv+0x464>
    3260:	221f      	movs	r2, #31
    3262:	4252      	negs	r2, r2
    3264:	1ad3      	subs	r3, r2, r3
    3266:	465a      	mov	r2, fp
    3268:	40da      	lsrs	r2, r3
    326a:	0013      	movs	r3, r2
    326c:	2d20      	cmp	r5, #32
    326e:	d029      	beq.n	32c4 <__aeabi_ddiv+0x604>
    3270:	2240      	movs	r2, #64	; 0x40
    3272:	4658      	mov	r0, fp
    3274:	1b55      	subs	r5, r2, r5
    3276:	40a8      	lsls	r0, r5
    3278:	4301      	orrs	r1, r0
    327a:	1e48      	subs	r0, r1, #1
    327c:	4181      	sbcs	r1, r0
    327e:	2007      	movs	r0, #7
    3280:	430b      	orrs	r3, r1
    3282:	4018      	ands	r0, r3
    3284:	2600      	movs	r6, #0
    3286:	2800      	cmp	r0, #0
    3288:	d009      	beq.n	329e <__aeabi_ddiv+0x5de>
    328a:	220f      	movs	r2, #15
    328c:	2600      	movs	r6, #0
    328e:	401a      	ands	r2, r3
    3290:	0019      	movs	r1, r3
    3292:	2a04      	cmp	r2, #4
    3294:	d1bb      	bne.n	320e <__aeabi_ddiv+0x54e>
    3296:	000b      	movs	r3, r1
    3298:	0770      	lsls	r0, r6, #29
    329a:	0276      	lsls	r6, r6, #9
    329c:	0b36      	lsrs	r6, r6, #12
    329e:	08db      	lsrs	r3, r3, #3
    32a0:	4303      	orrs	r3, r0
    32a2:	4699      	mov	r9, r3
    32a4:	2201      	movs	r2, #1
    32a6:	4653      	mov	r3, sl
    32a8:	401a      	ands	r2, r3
    32aa:	2300      	movs	r3, #0
    32ac:	e56e      	b.n	2d8c <__aeabi_ddiv+0xcc>
    32ae:	9902      	ldr	r1, [sp, #8]
    32b0:	428d      	cmp	r5, r1
    32b2:	d8bb      	bhi.n	322c <__aeabi_ddiv+0x56c>
    32b4:	469b      	mov	fp, r3
    32b6:	2600      	movs	r6, #0
    32b8:	e67b      	b.n	2fb2 <__aeabi_ddiv+0x2f2>
    32ba:	9803      	ldr	r0, [sp, #12]
    32bc:	4298      	cmp	r0, r3
    32be:	d3c5      	bcc.n	324c <__aeabi_ddiv+0x58c>
    32c0:	0011      	movs	r1, r2
    32c2:	e732      	b.n	312a <__aeabi_ddiv+0x46a>
    32c4:	2000      	movs	r0, #0
    32c6:	e7d7      	b.n	3278 <__aeabi_ddiv+0x5b8>
    32c8:	2680      	movs	r6, #128	; 0x80
    32ca:	465b      	mov	r3, fp
    32cc:	0336      	lsls	r6, r6, #12
    32ce:	431e      	orrs	r6, r3
    32d0:	0336      	lsls	r6, r6, #12
    32d2:	0b36      	lsrs	r6, r6, #12
    32d4:	9a00      	ldr	r2, [sp, #0]
    32d6:	4689      	mov	r9, r1
    32d8:	4b03      	ldr	r3, [pc, #12]	; (32e8 <__aeabi_ddiv+0x628>)
    32da:	e557      	b.n	2d8c <__aeabi_ddiv+0xcc>
    32dc:	000003ff 	.word	0x000003ff
    32e0:	feffffff 	.word	0xfeffffff
    32e4:	000007fe 	.word	0x000007fe
    32e8:	000007ff 	.word	0x000007ff

000032ec <__aeabi_dmul>:
    32ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ee:	465f      	mov	r7, fp
    32f0:	4656      	mov	r6, sl
    32f2:	464d      	mov	r5, r9
    32f4:	4644      	mov	r4, r8
    32f6:	b4f0      	push	{r4, r5, r6, r7}
    32f8:	030d      	lsls	r5, r1, #12
    32fa:	4699      	mov	r9, r3
    32fc:	004e      	lsls	r6, r1, #1
    32fe:	0b2b      	lsrs	r3, r5, #12
    3300:	b087      	sub	sp, #28
    3302:	0007      	movs	r7, r0
    3304:	4692      	mov	sl, r2
    3306:	4680      	mov	r8, r0
    3308:	469b      	mov	fp, r3
    330a:	0d76      	lsrs	r6, r6, #21
    330c:	0fcc      	lsrs	r4, r1, #31
    330e:	2e00      	cmp	r6, #0
    3310:	d069      	beq.n	33e6 <__aeabi_dmul+0xfa>
    3312:	4b6d      	ldr	r3, [pc, #436]	; (34c8 <__aeabi_dmul+0x1dc>)
    3314:	429e      	cmp	r6, r3
    3316:	d035      	beq.n	3384 <__aeabi_dmul+0x98>
    3318:	465b      	mov	r3, fp
    331a:	2280      	movs	r2, #128	; 0x80
    331c:	00dd      	lsls	r5, r3, #3
    331e:	0412      	lsls	r2, r2, #16
    3320:	0f43      	lsrs	r3, r0, #29
    3322:	4313      	orrs	r3, r2
    3324:	432b      	orrs	r3, r5
    3326:	469b      	mov	fp, r3
    3328:	00c3      	lsls	r3, r0, #3
    332a:	4698      	mov	r8, r3
    332c:	4b67      	ldr	r3, [pc, #412]	; (34cc <__aeabi_dmul+0x1e0>)
    332e:	2700      	movs	r7, #0
    3330:	469c      	mov	ip, r3
    3332:	2300      	movs	r3, #0
    3334:	4466      	add	r6, ip
    3336:	9301      	str	r3, [sp, #4]
    3338:	464a      	mov	r2, r9
    333a:	0315      	lsls	r5, r2, #12
    333c:	0050      	lsls	r0, r2, #1
    333e:	0fd2      	lsrs	r2, r2, #31
    3340:	4653      	mov	r3, sl
    3342:	0b2d      	lsrs	r5, r5, #12
    3344:	0d40      	lsrs	r0, r0, #21
    3346:	4691      	mov	r9, r2
    3348:	d100      	bne.n	334c <__aeabi_dmul+0x60>
    334a:	e076      	b.n	343a <__aeabi_dmul+0x14e>
    334c:	4a5e      	ldr	r2, [pc, #376]	; (34c8 <__aeabi_dmul+0x1dc>)
    334e:	4290      	cmp	r0, r2
    3350:	d06c      	beq.n	342c <__aeabi_dmul+0x140>
    3352:	2280      	movs	r2, #128	; 0x80
    3354:	0f5b      	lsrs	r3, r3, #29
    3356:	0412      	lsls	r2, r2, #16
    3358:	4313      	orrs	r3, r2
    335a:	4a5c      	ldr	r2, [pc, #368]	; (34cc <__aeabi_dmul+0x1e0>)
    335c:	00ed      	lsls	r5, r5, #3
    335e:	4694      	mov	ip, r2
    3360:	431d      	orrs	r5, r3
    3362:	4653      	mov	r3, sl
    3364:	2200      	movs	r2, #0
    3366:	00db      	lsls	r3, r3, #3
    3368:	4460      	add	r0, ip
    336a:	4649      	mov	r1, r9
    336c:	1836      	adds	r6, r6, r0
    336e:	1c70      	adds	r0, r6, #1
    3370:	4061      	eors	r1, r4
    3372:	9002      	str	r0, [sp, #8]
    3374:	4317      	orrs	r7, r2
    3376:	2f0f      	cmp	r7, #15
    3378:	d900      	bls.n	337c <__aeabi_dmul+0x90>
    337a:	e0af      	b.n	34dc <__aeabi_dmul+0x1f0>
    337c:	4854      	ldr	r0, [pc, #336]	; (34d0 <__aeabi_dmul+0x1e4>)
    337e:	00bf      	lsls	r7, r7, #2
    3380:	59c7      	ldr	r7, [r0, r7]
    3382:	46bf      	mov	pc, r7
    3384:	465b      	mov	r3, fp
    3386:	431f      	orrs	r7, r3
    3388:	d000      	beq.n	338c <__aeabi_dmul+0xa0>
    338a:	e088      	b.n	349e <__aeabi_dmul+0x1b2>
    338c:	2300      	movs	r3, #0
    338e:	469b      	mov	fp, r3
    3390:	4698      	mov	r8, r3
    3392:	3302      	adds	r3, #2
    3394:	2708      	movs	r7, #8
    3396:	9301      	str	r3, [sp, #4]
    3398:	e7ce      	b.n	3338 <__aeabi_dmul+0x4c>
    339a:	4649      	mov	r1, r9
    339c:	2a02      	cmp	r2, #2
    339e:	d06a      	beq.n	3476 <__aeabi_dmul+0x18a>
    33a0:	2a03      	cmp	r2, #3
    33a2:	d100      	bne.n	33a6 <__aeabi_dmul+0xba>
    33a4:	e209      	b.n	37ba <__aeabi_dmul+0x4ce>
    33a6:	2a01      	cmp	r2, #1
    33a8:	d000      	beq.n	33ac <__aeabi_dmul+0xc0>
    33aa:	e1bb      	b.n	3724 <__aeabi_dmul+0x438>
    33ac:	4011      	ands	r1, r2
    33ae:	2200      	movs	r2, #0
    33b0:	2300      	movs	r3, #0
    33b2:	2500      	movs	r5, #0
    33b4:	4690      	mov	r8, r2
    33b6:	b2cc      	uxtb	r4, r1
    33b8:	2100      	movs	r1, #0
    33ba:	032d      	lsls	r5, r5, #12
    33bc:	0d0a      	lsrs	r2, r1, #20
    33be:	0512      	lsls	r2, r2, #20
    33c0:	0b2d      	lsrs	r5, r5, #12
    33c2:	4315      	orrs	r5, r2
    33c4:	4a43      	ldr	r2, [pc, #268]	; (34d4 <__aeabi_dmul+0x1e8>)
    33c6:	051b      	lsls	r3, r3, #20
    33c8:	4015      	ands	r5, r2
    33ca:	431d      	orrs	r5, r3
    33cc:	006d      	lsls	r5, r5, #1
    33ce:	07e4      	lsls	r4, r4, #31
    33d0:	086d      	lsrs	r5, r5, #1
    33d2:	4325      	orrs	r5, r4
    33d4:	4640      	mov	r0, r8
    33d6:	0029      	movs	r1, r5
    33d8:	b007      	add	sp, #28
    33da:	bc3c      	pop	{r2, r3, r4, r5}
    33dc:	4690      	mov	r8, r2
    33de:	4699      	mov	r9, r3
    33e0:	46a2      	mov	sl, r4
    33e2:	46ab      	mov	fp, r5
    33e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33e6:	4303      	orrs	r3, r0
    33e8:	d052      	beq.n	3490 <__aeabi_dmul+0x1a4>
    33ea:	465b      	mov	r3, fp
    33ec:	2b00      	cmp	r3, #0
    33ee:	d100      	bne.n	33f2 <__aeabi_dmul+0x106>
    33f0:	e18a      	b.n	3708 <__aeabi_dmul+0x41c>
    33f2:	4658      	mov	r0, fp
    33f4:	f000 fdb6 	bl	3f64 <__clzsi2>
    33f8:	0003      	movs	r3, r0
    33fa:	3b0b      	subs	r3, #11
    33fc:	2b1c      	cmp	r3, #28
    33fe:	dd00      	ble.n	3402 <__aeabi_dmul+0x116>
    3400:	e17b      	b.n	36fa <__aeabi_dmul+0x40e>
    3402:	221d      	movs	r2, #29
    3404:	1ad3      	subs	r3, r2, r3
    3406:	003a      	movs	r2, r7
    3408:	0001      	movs	r1, r0
    340a:	465d      	mov	r5, fp
    340c:	40da      	lsrs	r2, r3
    340e:	3908      	subs	r1, #8
    3410:	408d      	lsls	r5, r1
    3412:	0013      	movs	r3, r2
    3414:	408f      	lsls	r7, r1
    3416:	432b      	orrs	r3, r5
    3418:	469b      	mov	fp, r3
    341a:	46b8      	mov	r8, r7
    341c:	4b2e      	ldr	r3, [pc, #184]	; (34d8 <__aeabi_dmul+0x1ec>)
    341e:	2700      	movs	r7, #0
    3420:	469c      	mov	ip, r3
    3422:	2300      	movs	r3, #0
    3424:	4460      	add	r0, ip
    3426:	4246      	negs	r6, r0
    3428:	9301      	str	r3, [sp, #4]
    342a:	e785      	b.n	3338 <__aeabi_dmul+0x4c>
    342c:	4652      	mov	r2, sl
    342e:	432a      	orrs	r2, r5
    3430:	d12c      	bne.n	348c <__aeabi_dmul+0x1a0>
    3432:	2500      	movs	r5, #0
    3434:	2300      	movs	r3, #0
    3436:	2202      	movs	r2, #2
    3438:	e797      	b.n	336a <__aeabi_dmul+0x7e>
    343a:	4652      	mov	r2, sl
    343c:	432a      	orrs	r2, r5
    343e:	d021      	beq.n	3484 <__aeabi_dmul+0x198>
    3440:	2d00      	cmp	r5, #0
    3442:	d100      	bne.n	3446 <__aeabi_dmul+0x15a>
    3444:	e154      	b.n	36f0 <__aeabi_dmul+0x404>
    3446:	0028      	movs	r0, r5
    3448:	f000 fd8c 	bl	3f64 <__clzsi2>
    344c:	0003      	movs	r3, r0
    344e:	3b0b      	subs	r3, #11
    3450:	2b1c      	cmp	r3, #28
    3452:	dd00      	ble.n	3456 <__aeabi_dmul+0x16a>
    3454:	e146      	b.n	36e4 <__aeabi_dmul+0x3f8>
    3456:	211d      	movs	r1, #29
    3458:	1acb      	subs	r3, r1, r3
    345a:	4651      	mov	r1, sl
    345c:	0002      	movs	r2, r0
    345e:	40d9      	lsrs	r1, r3
    3460:	4653      	mov	r3, sl
    3462:	3a08      	subs	r2, #8
    3464:	4095      	lsls	r5, r2
    3466:	4093      	lsls	r3, r2
    3468:	430d      	orrs	r5, r1
    346a:	4a1b      	ldr	r2, [pc, #108]	; (34d8 <__aeabi_dmul+0x1ec>)
    346c:	4694      	mov	ip, r2
    346e:	4460      	add	r0, ip
    3470:	4240      	negs	r0, r0
    3472:	2200      	movs	r2, #0
    3474:	e779      	b.n	336a <__aeabi_dmul+0x7e>
    3476:	2401      	movs	r4, #1
    3478:	2200      	movs	r2, #0
    347a:	400c      	ands	r4, r1
    347c:	4b12      	ldr	r3, [pc, #72]	; (34c8 <__aeabi_dmul+0x1dc>)
    347e:	2500      	movs	r5, #0
    3480:	4690      	mov	r8, r2
    3482:	e799      	b.n	33b8 <__aeabi_dmul+0xcc>
    3484:	2500      	movs	r5, #0
    3486:	2300      	movs	r3, #0
    3488:	2201      	movs	r2, #1
    348a:	e76e      	b.n	336a <__aeabi_dmul+0x7e>
    348c:	2203      	movs	r2, #3
    348e:	e76c      	b.n	336a <__aeabi_dmul+0x7e>
    3490:	2300      	movs	r3, #0
    3492:	469b      	mov	fp, r3
    3494:	4698      	mov	r8, r3
    3496:	3301      	adds	r3, #1
    3498:	2704      	movs	r7, #4
    349a:	9301      	str	r3, [sp, #4]
    349c:	e74c      	b.n	3338 <__aeabi_dmul+0x4c>
    349e:	2303      	movs	r3, #3
    34a0:	270c      	movs	r7, #12
    34a2:	9301      	str	r3, [sp, #4]
    34a4:	e748      	b.n	3338 <__aeabi_dmul+0x4c>
    34a6:	2300      	movs	r3, #0
    34a8:	2580      	movs	r5, #128	; 0x80
    34aa:	4698      	mov	r8, r3
    34ac:	2400      	movs	r4, #0
    34ae:	032d      	lsls	r5, r5, #12
    34b0:	4b05      	ldr	r3, [pc, #20]	; (34c8 <__aeabi_dmul+0x1dc>)
    34b2:	e781      	b.n	33b8 <__aeabi_dmul+0xcc>
    34b4:	465d      	mov	r5, fp
    34b6:	4643      	mov	r3, r8
    34b8:	9a01      	ldr	r2, [sp, #4]
    34ba:	e76f      	b.n	339c <__aeabi_dmul+0xb0>
    34bc:	465d      	mov	r5, fp
    34be:	4643      	mov	r3, r8
    34c0:	0021      	movs	r1, r4
    34c2:	9a01      	ldr	r2, [sp, #4]
    34c4:	e76a      	b.n	339c <__aeabi_dmul+0xb0>
    34c6:	46c0      	nop			; (mov r8, r8)
    34c8:	000007ff 	.word	0x000007ff
    34cc:	fffffc01 	.word	0xfffffc01
    34d0:	00005100 	.word	0x00005100
    34d4:	800fffff 	.word	0x800fffff
    34d8:	000003f3 	.word	0x000003f3
    34dc:	4642      	mov	r2, r8
    34de:	0c12      	lsrs	r2, r2, #16
    34e0:	4691      	mov	r9, r2
    34e2:	0c1a      	lsrs	r2, r3, #16
    34e4:	4694      	mov	ip, r2
    34e6:	4642      	mov	r2, r8
    34e8:	0417      	lsls	r7, r2, #16
    34ea:	464a      	mov	r2, r9
    34ec:	041b      	lsls	r3, r3, #16
    34ee:	0c1b      	lsrs	r3, r3, #16
    34f0:	435a      	muls	r2, r3
    34f2:	4660      	mov	r0, ip
    34f4:	4690      	mov	r8, r2
    34f6:	464a      	mov	r2, r9
    34f8:	4342      	muls	r2, r0
    34fa:	0010      	movs	r0, r2
    34fc:	9203      	str	r2, [sp, #12]
    34fe:	4662      	mov	r2, ip
    3500:	001c      	movs	r4, r3
    3502:	0c3f      	lsrs	r7, r7, #16
    3504:	437a      	muls	r2, r7
    3506:	437c      	muls	r4, r7
    3508:	4442      	add	r2, r8
    350a:	9201      	str	r2, [sp, #4]
    350c:	0c22      	lsrs	r2, r4, #16
    350e:	4692      	mov	sl, r2
    3510:	9a01      	ldr	r2, [sp, #4]
    3512:	4452      	add	r2, sl
    3514:	4590      	cmp	r8, r2
    3516:	d906      	bls.n	3526 <__aeabi_dmul+0x23a>
    3518:	4682      	mov	sl, r0
    351a:	2080      	movs	r0, #128	; 0x80
    351c:	0240      	lsls	r0, r0, #9
    351e:	4680      	mov	r8, r0
    3520:	44c2      	add	sl, r8
    3522:	4650      	mov	r0, sl
    3524:	9003      	str	r0, [sp, #12]
    3526:	0c10      	lsrs	r0, r2, #16
    3528:	9004      	str	r0, [sp, #16]
    352a:	4648      	mov	r0, r9
    352c:	0424      	lsls	r4, r4, #16
    352e:	0c24      	lsrs	r4, r4, #16
    3530:	0412      	lsls	r2, r2, #16
    3532:	1912      	adds	r2, r2, r4
    3534:	9205      	str	r2, [sp, #20]
    3536:	0c2a      	lsrs	r2, r5, #16
    3538:	042d      	lsls	r5, r5, #16
    353a:	0c2d      	lsrs	r5, r5, #16
    353c:	4368      	muls	r0, r5
    353e:	002c      	movs	r4, r5
    3540:	4682      	mov	sl, r0
    3542:	4648      	mov	r0, r9
    3544:	437c      	muls	r4, r7
    3546:	4350      	muls	r0, r2
    3548:	4681      	mov	r9, r0
    354a:	0c20      	lsrs	r0, r4, #16
    354c:	4680      	mov	r8, r0
    354e:	4357      	muls	r7, r2
    3550:	4457      	add	r7, sl
    3552:	4447      	add	r7, r8
    3554:	45ba      	cmp	sl, r7
    3556:	d903      	bls.n	3560 <__aeabi_dmul+0x274>
    3558:	2080      	movs	r0, #128	; 0x80
    355a:	0240      	lsls	r0, r0, #9
    355c:	4680      	mov	r8, r0
    355e:	44c1      	add	r9, r8
    3560:	0c38      	lsrs	r0, r7, #16
    3562:	043f      	lsls	r7, r7, #16
    3564:	46b8      	mov	r8, r7
    3566:	4448      	add	r0, r9
    3568:	0424      	lsls	r4, r4, #16
    356a:	0c24      	lsrs	r4, r4, #16
    356c:	9001      	str	r0, [sp, #4]
    356e:	9804      	ldr	r0, [sp, #16]
    3570:	44a0      	add	r8, r4
    3572:	4440      	add	r0, r8
    3574:	9004      	str	r0, [sp, #16]
    3576:	4658      	mov	r0, fp
    3578:	0c00      	lsrs	r0, r0, #16
    357a:	4681      	mov	r9, r0
    357c:	4658      	mov	r0, fp
    357e:	0404      	lsls	r4, r0, #16
    3580:	0c20      	lsrs	r0, r4, #16
    3582:	4682      	mov	sl, r0
    3584:	0007      	movs	r7, r0
    3586:	4648      	mov	r0, r9
    3588:	435f      	muls	r7, r3
    358a:	464c      	mov	r4, r9
    358c:	4343      	muls	r3, r0
    358e:	4660      	mov	r0, ip
    3590:	4360      	muls	r0, r4
    3592:	4664      	mov	r4, ip
    3594:	4683      	mov	fp, r0
    3596:	4650      	mov	r0, sl
    3598:	4344      	muls	r4, r0
    359a:	0c38      	lsrs	r0, r7, #16
    359c:	4684      	mov	ip, r0
    359e:	18e4      	adds	r4, r4, r3
    35a0:	4464      	add	r4, ip
    35a2:	42a3      	cmp	r3, r4
    35a4:	d903      	bls.n	35ae <__aeabi_dmul+0x2c2>
    35a6:	2380      	movs	r3, #128	; 0x80
    35a8:	025b      	lsls	r3, r3, #9
    35aa:	469c      	mov	ip, r3
    35ac:	44e3      	add	fp, ip
    35ae:	4648      	mov	r0, r9
    35b0:	043f      	lsls	r7, r7, #16
    35b2:	0c23      	lsrs	r3, r4, #16
    35b4:	0c3f      	lsrs	r7, r7, #16
    35b6:	0424      	lsls	r4, r4, #16
    35b8:	19e4      	adds	r4, r4, r7
    35ba:	4657      	mov	r7, sl
    35bc:	4368      	muls	r0, r5
    35be:	436f      	muls	r7, r5
    35c0:	4684      	mov	ip, r0
    35c2:	464d      	mov	r5, r9
    35c4:	4650      	mov	r0, sl
    35c6:	4355      	muls	r5, r2
    35c8:	4342      	muls	r2, r0
    35ca:	0c38      	lsrs	r0, r7, #16
    35cc:	4681      	mov	r9, r0
    35ce:	4462      	add	r2, ip
    35d0:	444a      	add	r2, r9
    35d2:	445b      	add	r3, fp
    35d4:	4594      	cmp	ip, r2
    35d6:	d903      	bls.n	35e0 <__aeabi_dmul+0x2f4>
    35d8:	2080      	movs	r0, #128	; 0x80
    35da:	0240      	lsls	r0, r0, #9
    35dc:	4684      	mov	ip, r0
    35de:	4465      	add	r5, ip
    35e0:	9803      	ldr	r0, [sp, #12]
    35e2:	043f      	lsls	r7, r7, #16
    35e4:	4683      	mov	fp, r0
    35e6:	9804      	ldr	r0, [sp, #16]
    35e8:	0c3f      	lsrs	r7, r7, #16
    35ea:	4684      	mov	ip, r0
    35ec:	44e3      	add	fp, ip
    35ee:	45c3      	cmp	fp, r8
    35f0:	4180      	sbcs	r0, r0
    35f2:	4240      	negs	r0, r0
    35f4:	4682      	mov	sl, r0
    35f6:	0410      	lsls	r0, r2, #16
    35f8:	4684      	mov	ip, r0
    35fa:	9801      	ldr	r0, [sp, #4]
    35fc:	4467      	add	r7, ip
    35fe:	4684      	mov	ip, r0
    3600:	4467      	add	r7, ip
    3602:	44a3      	add	fp, r4
    3604:	46bc      	mov	ip, r7
    3606:	45a3      	cmp	fp, r4
    3608:	41a4      	sbcs	r4, r4
    360a:	4699      	mov	r9, r3
    360c:	44d4      	add	ip, sl
    360e:	4264      	negs	r4, r4
    3610:	4287      	cmp	r7, r0
    3612:	41bf      	sbcs	r7, r7
    3614:	45d4      	cmp	ip, sl
    3616:	4180      	sbcs	r0, r0
    3618:	44e1      	add	r9, ip
    361a:	46a0      	mov	r8, r4
    361c:	4599      	cmp	r9, r3
    361e:	419b      	sbcs	r3, r3
    3620:	427f      	negs	r7, r7
    3622:	4240      	negs	r0, r0
    3624:	44c8      	add	r8, r9
    3626:	4307      	orrs	r7, r0
    3628:	0c12      	lsrs	r2, r2, #16
    362a:	18ba      	adds	r2, r7, r2
    362c:	45a0      	cmp	r8, r4
    362e:	41a4      	sbcs	r4, r4
    3630:	425f      	negs	r7, r3
    3632:	003b      	movs	r3, r7
    3634:	4264      	negs	r4, r4
    3636:	4323      	orrs	r3, r4
    3638:	18d7      	adds	r7, r2, r3
    363a:	4643      	mov	r3, r8
    363c:	197d      	adds	r5, r7, r5
    363e:	0ddb      	lsrs	r3, r3, #23
    3640:	026d      	lsls	r5, r5, #9
    3642:	431d      	orrs	r5, r3
    3644:	465b      	mov	r3, fp
    3646:	025a      	lsls	r2, r3, #9
    3648:	9b05      	ldr	r3, [sp, #20]
    364a:	431a      	orrs	r2, r3
    364c:	1e53      	subs	r3, r2, #1
    364e:	419a      	sbcs	r2, r3
    3650:	465b      	mov	r3, fp
    3652:	0ddb      	lsrs	r3, r3, #23
    3654:	431a      	orrs	r2, r3
    3656:	4643      	mov	r3, r8
    3658:	025b      	lsls	r3, r3, #9
    365a:	4313      	orrs	r3, r2
    365c:	01ea      	lsls	r2, r5, #7
    365e:	d507      	bpl.n	3670 <__aeabi_dmul+0x384>
    3660:	2201      	movs	r2, #1
    3662:	085c      	lsrs	r4, r3, #1
    3664:	4013      	ands	r3, r2
    3666:	4323      	orrs	r3, r4
    3668:	07ea      	lsls	r2, r5, #31
    366a:	9e02      	ldr	r6, [sp, #8]
    366c:	4313      	orrs	r3, r2
    366e:	086d      	lsrs	r5, r5, #1
    3670:	4a57      	ldr	r2, [pc, #348]	; (37d0 <__aeabi_dmul+0x4e4>)
    3672:	18b2      	adds	r2, r6, r2
    3674:	2a00      	cmp	r2, #0
    3676:	dd4b      	ble.n	3710 <__aeabi_dmul+0x424>
    3678:	0758      	lsls	r0, r3, #29
    367a:	d009      	beq.n	3690 <__aeabi_dmul+0x3a4>
    367c:	200f      	movs	r0, #15
    367e:	4018      	ands	r0, r3
    3680:	2804      	cmp	r0, #4
    3682:	d005      	beq.n	3690 <__aeabi_dmul+0x3a4>
    3684:	1d18      	adds	r0, r3, #4
    3686:	4298      	cmp	r0, r3
    3688:	419b      	sbcs	r3, r3
    368a:	425b      	negs	r3, r3
    368c:	18ed      	adds	r5, r5, r3
    368e:	0003      	movs	r3, r0
    3690:	01e8      	lsls	r0, r5, #7
    3692:	d504      	bpl.n	369e <__aeabi_dmul+0x3b2>
    3694:	4a4f      	ldr	r2, [pc, #316]	; (37d4 <__aeabi_dmul+0x4e8>)
    3696:	4015      	ands	r5, r2
    3698:	2280      	movs	r2, #128	; 0x80
    369a:	00d2      	lsls	r2, r2, #3
    369c:	18b2      	adds	r2, r6, r2
    369e:	484e      	ldr	r0, [pc, #312]	; (37d8 <__aeabi_dmul+0x4ec>)
    36a0:	4282      	cmp	r2, r0
    36a2:	dd00      	ble.n	36a6 <__aeabi_dmul+0x3ba>
    36a4:	e6e7      	b.n	3476 <__aeabi_dmul+0x18a>
    36a6:	2401      	movs	r4, #1
    36a8:	08db      	lsrs	r3, r3, #3
    36aa:	0768      	lsls	r0, r5, #29
    36ac:	4318      	orrs	r0, r3
    36ae:	026d      	lsls	r5, r5, #9
    36b0:	0553      	lsls	r3, r2, #21
    36b2:	4680      	mov	r8, r0
    36b4:	0b2d      	lsrs	r5, r5, #12
    36b6:	0d5b      	lsrs	r3, r3, #21
    36b8:	400c      	ands	r4, r1
    36ba:	e67d      	b.n	33b8 <__aeabi_dmul+0xcc>
    36bc:	2280      	movs	r2, #128	; 0x80
    36be:	4659      	mov	r1, fp
    36c0:	0312      	lsls	r2, r2, #12
    36c2:	4211      	tst	r1, r2
    36c4:	d008      	beq.n	36d8 <__aeabi_dmul+0x3ec>
    36c6:	4215      	tst	r5, r2
    36c8:	d106      	bne.n	36d8 <__aeabi_dmul+0x3ec>
    36ca:	4315      	orrs	r5, r2
    36cc:	032d      	lsls	r5, r5, #12
    36ce:	4698      	mov	r8, r3
    36d0:	0b2d      	lsrs	r5, r5, #12
    36d2:	464c      	mov	r4, r9
    36d4:	4b41      	ldr	r3, [pc, #260]	; (37dc <__aeabi_dmul+0x4f0>)
    36d6:	e66f      	b.n	33b8 <__aeabi_dmul+0xcc>
    36d8:	465d      	mov	r5, fp
    36da:	4315      	orrs	r5, r2
    36dc:	032d      	lsls	r5, r5, #12
    36de:	0b2d      	lsrs	r5, r5, #12
    36e0:	4b3e      	ldr	r3, [pc, #248]	; (37dc <__aeabi_dmul+0x4f0>)
    36e2:	e669      	b.n	33b8 <__aeabi_dmul+0xcc>
    36e4:	0003      	movs	r3, r0
    36e6:	4655      	mov	r5, sl
    36e8:	3b28      	subs	r3, #40	; 0x28
    36ea:	409d      	lsls	r5, r3
    36ec:	2300      	movs	r3, #0
    36ee:	e6bc      	b.n	346a <__aeabi_dmul+0x17e>
    36f0:	4650      	mov	r0, sl
    36f2:	f000 fc37 	bl	3f64 <__clzsi2>
    36f6:	3020      	adds	r0, #32
    36f8:	e6a8      	b.n	344c <__aeabi_dmul+0x160>
    36fa:	0003      	movs	r3, r0
    36fc:	3b28      	subs	r3, #40	; 0x28
    36fe:	409f      	lsls	r7, r3
    3700:	2300      	movs	r3, #0
    3702:	46bb      	mov	fp, r7
    3704:	4698      	mov	r8, r3
    3706:	e689      	b.n	341c <__aeabi_dmul+0x130>
    3708:	f000 fc2c 	bl	3f64 <__clzsi2>
    370c:	3020      	adds	r0, #32
    370e:	e673      	b.n	33f8 <__aeabi_dmul+0x10c>
    3710:	2401      	movs	r4, #1
    3712:	1aa6      	subs	r6, r4, r2
    3714:	2e38      	cmp	r6, #56	; 0x38
    3716:	dd07      	ble.n	3728 <__aeabi_dmul+0x43c>
    3718:	2200      	movs	r2, #0
    371a:	400c      	ands	r4, r1
    371c:	2300      	movs	r3, #0
    371e:	2500      	movs	r5, #0
    3720:	4690      	mov	r8, r2
    3722:	e649      	b.n	33b8 <__aeabi_dmul+0xcc>
    3724:	9e02      	ldr	r6, [sp, #8]
    3726:	e7a3      	b.n	3670 <__aeabi_dmul+0x384>
    3728:	2e1f      	cmp	r6, #31
    372a:	dc20      	bgt.n	376e <__aeabi_dmul+0x482>
    372c:	2220      	movs	r2, #32
    372e:	002c      	movs	r4, r5
    3730:	0018      	movs	r0, r3
    3732:	1b92      	subs	r2, r2, r6
    3734:	40f0      	lsrs	r0, r6
    3736:	4094      	lsls	r4, r2
    3738:	4093      	lsls	r3, r2
    373a:	4304      	orrs	r4, r0
    373c:	1e58      	subs	r0, r3, #1
    373e:	4183      	sbcs	r3, r0
    3740:	431c      	orrs	r4, r3
    3742:	40f5      	lsrs	r5, r6
    3744:	0763      	lsls	r3, r4, #29
    3746:	d009      	beq.n	375c <__aeabi_dmul+0x470>
    3748:	230f      	movs	r3, #15
    374a:	4023      	ands	r3, r4
    374c:	2b04      	cmp	r3, #4
    374e:	d005      	beq.n	375c <__aeabi_dmul+0x470>
    3750:	0023      	movs	r3, r4
    3752:	1d1c      	adds	r4, r3, #4
    3754:	429c      	cmp	r4, r3
    3756:	4192      	sbcs	r2, r2
    3758:	4252      	negs	r2, r2
    375a:	18ad      	adds	r5, r5, r2
    375c:	022b      	lsls	r3, r5, #8
    375e:	d51f      	bpl.n	37a0 <__aeabi_dmul+0x4b4>
    3760:	2401      	movs	r4, #1
    3762:	2200      	movs	r2, #0
    3764:	400c      	ands	r4, r1
    3766:	2301      	movs	r3, #1
    3768:	2500      	movs	r5, #0
    376a:	4690      	mov	r8, r2
    376c:	e624      	b.n	33b8 <__aeabi_dmul+0xcc>
    376e:	201f      	movs	r0, #31
    3770:	002c      	movs	r4, r5
    3772:	4240      	negs	r0, r0
    3774:	1a82      	subs	r2, r0, r2
    3776:	40d4      	lsrs	r4, r2
    3778:	2e20      	cmp	r6, #32
    377a:	d01c      	beq.n	37b6 <__aeabi_dmul+0x4ca>
    377c:	2240      	movs	r2, #64	; 0x40
    377e:	1b96      	subs	r6, r2, r6
    3780:	40b5      	lsls	r5, r6
    3782:	432b      	orrs	r3, r5
    3784:	1e58      	subs	r0, r3, #1
    3786:	4183      	sbcs	r3, r0
    3788:	2007      	movs	r0, #7
    378a:	4323      	orrs	r3, r4
    378c:	4018      	ands	r0, r3
    378e:	2500      	movs	r5, #0
    3790:	2800      	cmp	r0, #0
    3792:	d009      	beq.n	37a8 <__aeabi_dmul+0x4bc>
    3794:	220f      	movs	r2, #15
    3796:	2500      	movs	r5, #0
    3798:	401a      	ands	r2, r3
    379a:	001c      	movs	r4, r3
    379c:	2a04      	cmp	r2, #4
    379e:	d1d8      	bne.n	3752 <__aeabi_dmul+0x466>
    37a0:	0023      	movs	r3, r4
    37a2:	0768      	lsls	r0, r5, #29
    37a4:	026d      	lsls	r5, r5, #9
    37a6:	0b2d      	lsrs	r5, r5, #12
    37a8:	2401      	movs	r4, #1
    37aa:	08db      	lsrs	r3, r3, #3
    37ac:	4303      	orrs	r3, r0
    37ae:	4698      	mov	r8, r3
    37b0:	400c      	ands	r4, r1
    37b2:	2300      	movs	r3, #0
    37b4:	e600      	b.n	33b8 <__aeabi_dmul+0xcc>
    37b6:	2500      	movs	r5, #0
    37b8:	e7e3      	b.n	3782 <__aeabi_dmul+0x496>
    37ba:	2280      	movs	r2, #128	; 0x80
    37bc:	2401      	movs	r4, #1
    37be:	0312      	lsls	r2, r2, #12
    37c0:	4315      	orrs	r5, r2
    37c2:	032d      	lsls	r5, r5, #12
    37c4:	4698      	mov	r8, r3
    37c6:	0b2d      	lsrs	r5, r5, #12
    37c8:	400c      	ands	r4, r1
    37ca:	4b04      	ldr	r3, [pc, #16]	; (37dc <__aeabi_dmul+0x4f0>)
    37cc:	e5f4      	b.n	33b8 <__aeabi_dmul+0xcc>
    37ce:	46c0      	nop			; (mov r8, r8)
    37d0:	000003ff 	.word	0x000003ff
    37d4:	feffffff 	.word	0xfeffffff
    37d8:	000007fe 	.word	0x000007fe
    37dc:	000007ff 	.word	0x000007ff

000037e0 <__aeabi_dsub>:
    37e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    37e2:	4657      	mov	r7, sl
    37e4:	464e      	mov	r6, r9
    37e6:	4645      	mov	r5, r8
    37e8:	b4e0      	push	{r5, r6, r7}
    37ea:	000e      	movs	r6, r1
    37ec:	0011      	movs	r1, r2
    37ee:	0ff2      	lsrs	r2, r6, #31
    37f0:	4692      	mov	sl, r2
    37f2:	00c5      	lsls	r5, r0, #3
    37f4:	0f42      	lsrs	r2, r0, #29
    37f6:	0318      	lsls	r0, r3, #12
    37f8:	0337      	lsls	r7, r6, #12
    37fa:	0074      	lsls	r4, r6, #1
    37fc:	0a40      	lsrs	r0, r0, #9
    37fe:	0f4e      	lsrs	r6, r1, #29
    3800:	0a7f      	lsrs	r7, r7, #9
    3802:	4330      	orrs	r0, r6
    3804:	4ecf      	ldr	r6, [pc, #828]	; (3b44 <__aeabi_dsub+0x364>)
    3806:	4317      	orrs	r7, r2
    3808:	005a      	lsls	r2, r3, #1
    380a:	0d64      	lsrs	r4, r4, #21
    380c:	0d52      	lsrs	r2, r2, #21
    380e:	0fdb      	lsrs	r3, r3, #31
    3810:	00c9      	lsls	r1, r1, #3
    3812:	42b2      	cmp	r2, r6
    3814:	d100      	bne.n	3818 <__aeabi_dsub+0x38>
    3816:	e0e5      	b.n	39e4 <__aeabi_dsub+0x204>
    3818:	2601      	movs	r6, #1
    381a:	4073      	eors	r3, r6
    381c:	1aa6      	subs	r6, r4, r2
    381e:	46b4      	mov	ip, r6
    3820:	4553      	cmp	r3, sl
    3822:	d100      	bne.n	3826 <__aeabi_dsub+0x46>
    3824:	e0af      	b.n	3986 <__aeabi_dsub+0x1a6>
    3826:	2e00      	cmp	r6, #0
    3828:	dc00      	bgt.n	382c <__aeabi_dsub+0x4c>
    382a:	e10d      	b.n	3a48 <__aeabi_dsub+0x268>
    382c:	2a00      	cmp	r2, #0
    382e:	d13a      	bne.n	38a6 <__aeabi_dsub+0xc6>
    3830:	0003      	movs	r3, r0
    3832:	430b      	orrs	r3, r1
    3834:	d000      	beq.n	3838 <__aeabi_dsub+0x58>
    3836:	e0e4      	b.n	3a02 <__aeabi_dsub+0x222>
    3838:	076b      	lsls	r3, r5, #29
    383a:	d009      	beq.n	3850 <__aeabi_dsub+0x70>
    383c:	230f      	movs	r3, #15
    383e:	402b      	ands	r3, r5
    3840:	2b04      	cmp	r3, #4
    3842:	d005      	beq.n	3850 <__aeabi_dsub+0x70>
    3844:	1d2b      	adds	r3, r5, #4
    3846:	42ab      	cmp	r3, r5
    3848:	41ad      	sbcs	r5, r5
    384a:	426d      	negs	r5, r5
    384c:	197f      	adds	r7, r7, r5
    384e:	001d      	movs	r5, r3
    3850:	023b      	lsls	r3, r7, #8
    3852:	d400      	bmi.n	3856 <__aeabi_dsub+0x76>
    3854:	e088      	b.n	3968 <__aeabi_dsub+0x188>
    3856:	4bbb      	ldr	r3, [pc, #748]	; (3b44 <__aeabi_dsub+0x364>)
    3858:	3401      	adds	r4, #1
    385a:	429c      	cmp	r4, r3
    385c:	d100      	bne.n	3860 <__aeabi_dsub+0x80>
    385e:	e110      	b.n	3a82 <__aeabi_dsub+0x2a2>
    3860:	003a      	movs	r2, r7
    3862:	4bb9      	ldr	r3, [pc, #740]	; (3b48 <__aeabi_dsub+0x368>)
    3864:	4651      	mov	r1, sl
    3866:	401a      	ands	r2, r3
    3868:	2301      	movs	r3, #1
    386a:	0750      	lsls	r0, r2, #29
    386c:	08ed      	lsrs	r5, r5, #3
    386e:	0252      	lsls	r2, r2, #9
    3870:	0564      	lsls	r4, r4, #21
    3872:	4305      	orrs	r5, r0
    3874:	0b12      	lsrs	r2, r2, #12
    3876:	0d64      	lsrs	r4, r4, #21
    3878:	400b      	ands	r3, r1
    387a:	2100      	movs	r1, #0
    387c:	0028      	movs	r0, r5
    387e:	0312      	lsls	r2, r2, #12
    3880:	0d0d      	lsrs	r5, r1, #20
    3882:	0b12      	lsrs	r2, r2, #12
    3884:	0564      	lsls	r4, r4, #21
    3886:	052d      	lsls	r5, r5, #20
    3888:	4315      	orrs	r5, r2
    388a:	0862      	lsrs	r2, r4, #1
    388c:	4caf      	ldr	r4, [pc, #700]	; (3b4c <__aeabi_dsub+0x36c>)
    388e:	07db      	lsls	r3, r3, #31
    3890:	402c      	ands	r4, r5
    3892:	4314      	orrs	r4, r2
    3894:	0064      	lsls	r4, r4, #1
    3896:	0864      	lsrs	r4, r4, #1
    3898:	431c      	orrs	r4, r3
    389a:	0021      	movs	r1, r4
    389c:	bc1c      	pop	{r2, r3, r4}
    389e:	4690      	mov	r8, r2
    38a0:	4699      	mov	r9, r3
    38a2:	46a2      	mov	sl, r4
    38a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38a6:	4ba7      	ldr	r3, [pc, #668]	; (3b44 <__aeabi_dsub+0x364>)
    38a8:	429c      	cmp	r4, r3
    38aa:	d0c5      	beq.n	3838 <__aeabi_dsub+0x58>
    38ac:	2380      	movs	r3, #128	; 0x80
    38ae:	041b      	lsls	r3, r3, #16
    38b0:	4318      	orrs	r0, r3
    38b2:	4663      	mov	r3, ip
    38b4:	2b38      	cmp	r3, #56	; 0x38
    38b6:	dd00      	ble.n	38ba <__aeabi_dsub+0xda>
    38b8:	e0fd      	b.n	3ab6 <__aeabi_dsub+0x2d6>
    38ba:	2b1f      	cmp	r3, #31
    38bc:	dd00      	ble.n	38c0 <__aeabi_dsub+0xe0>
    38be:	e130      	b.n	3b22 <__aeabi_dsub+0x342>
    38c0:	4662      	mov	r2, ip
    38c2:	2320      	movs	r3, #32
    38c4:	1a9b      	subs	r3, r3, r2
    38c6:	0002      	movs	r2, r0
    38c8:	409a      	lsls	r2, r3
    38ca:	4666      	mov	r6, ip
    38cc:	4690      	mov	r8, r2
    38ce:	000a      	movs	r2, r1
    38d0:	4099      	lsls	r1, r3
    38d2:	40f2      	lsrs	r2, r6
    38d4:	4646      	mov	r6, r8
    38d6:	1e4b      	subs	r3, r1, #1
    38d8:	4199      	sbcs	r1, r3
    38da:	4332      	orrs	r2, r6
    38dc:	4311      	orrs	r1, r2
    38de:	4663      	mov	r3, ip
    38e0:	0002      	movs	r2, r0
    38e2:	40da      	lsrs	r2, r3
    38e4:	1a69      	subs	r1, r5, r1
    38e6:	428d      	cmp	r5, r1
    38e8:	419b      	sbcs	r3, r3
    38ea:	000d      	movs	r5, r1
    38ec:	1aba      	subs	r2, r7, r2
    38ee:	425b      	negs	r3, r3
    38f0:	1ad7      	subs	r7, r2, r3
    38f2:	023b      	lsls	r3, r7, #8
    38f4:	d535      	bpl.n	3962 <__aeabi_dsub+0x182>
    38f6:	027a      	lsls	r2, r7, #9
    38f8:	0a53      	lsrs	r3, r2, #9
    38fa:	4698      	mov	r8, r3
    38fc:	4643      	mov	r3, r8
    38fe:	2b00      	cmp	r3, #0
    3900:	d100      	bne.n	3904 <__aeabi_dsub+0x124>
    3902:	e0c4      	b.n	3a8e <__aeabi_dsub+0x2ae>
    3904:	4640      	mov	r0, r8
    3906:	f000 fb2d 	bl	3f64 <__clzsi2>
    390a:	0003      	movs	r3, r0
    390c:	3b08      	subs	r3, #8
    390e:	2b1f      	cmp	r3, #31
    3910:	dd00      	ble.n	3914 <__aeabi_dsub+0x134>
    3912:	e0c5      	b.n	3aa0 <__aeabi_dsub+0x2c0>
    3914:	2220      	movs	r2, #32
    3916:	0029      	movs	r1, r5
    3918:	1ad2      	subs	r2, r2, r3
    391a:	4647      	mov	r7, r8
    391c:	40d1      	lsrs	r1, r2
    391e:	409f      	lsls	r7, r3
    3920:	000a      	movs	r2, r1
    3922:	409d      	lsls	r5, r3
    3924:	433a      	orrs	r2, r7
    3926:	429c      	cmp	r4, r3
    3928:	dd00      	ble.n	392c <__aeabi_dsub+0x14c>
    392a:	e0c0      	b.n	3aae <__aeabi_dsub+0x2ce>
    392c:	1b1c      	subs	r4, r3, r4
    392e:	1c63      	adds	r3, r4, #1
    3930:	2b1f      	cmp	r3, #31
    3932:	dd00      	ble.n	3936 <__aeabi_dsub+0x156>
    3934:	e0e4      	b.n	3b00 <__aeabi_dsub+0x320>
    3936:	2120      	movs	r1, #32
    3938:	0014      	movs	r4, r2
    393a:	0028      	movs	r0, r5
    393c:	1ac9      	subs	r1, r1, r3
    393e:	40d8      	lsrs	r0, r3
    3940:	408c      	lsls	r4, r1
    3942:	408d      	lsls	r5, r1
    3944:	4304      	orrs	r4, r0
    3946:	40da      	lsrs	r2, r3
    3948:	1e68      	subs	r0, r5, #1
    394a:	4185      	sbcs	r5, r0
    394c:	0017      	movs	r7, r2
    394e:	4325      	orrs	r5, r4
    3950:	2400      	movs	r4, #0
    3952:	e771      	b.n	3838 <__aeabi_dsub+0x58>
    3954:	4642      	mov	r2, r8
    3956:	4663      	mov	r3, ip
    3958:	431a      	orrs	r2, r3
    395a:	d100      	bne.n	395e <__aeabi_dsub+0x17e>
    395c:	e24c      	b.n	3df8 <__aeabi_dsub+0x618>
    395e:	4667      	mov	r7, ip
    3960:	4645      	mov	r5, r8
    3962:	076b      	lsls	r3, r5, #29
    3964:	d000      	beq.n	3968 <__aeabi_dsub+0x188>
    3966:	e769      	b.n	383c <__aeabi_dsub+0x5c>
    3968:	2301      	movs	r3, #1
    396a:	4651      	mov	r1, sl
    396c:	0778      	lsls	r0, r7, #29
    396e:	08ed      	lsrs	r5, r5, #3
    3970:	08fa      	lsrs	r2, r7, #3
    3972:	400b      	ands	r3, r1
    3974:	4305      	orrs	r5, r0
    3976:	4973      	ldr	r1, [pc, #460]	; (3b44 <__aeabi_dsub+0x364>)
    3978:	428c      	cmp	r4, r1
    397a:	d038      	beq.n	39ee <__aeabi_dsub+0x20e>
    397c:	0312      	lsls	r2, r2, #12
    397e:	0564      	lsls	r4, r4, #21
    3980:	0b12      	lsrs	r2, r2, #12
    3982:	0d64      	lsrs	r4, r4, #21
    3984:	e779      	b.n	387a <__aeabi_dsub+0x9a>
    3986:	2e00      	cmp	r6, #0
    3988:	dc00      	bgt.n	398c <__aeabi_dsub+0x1ac>
    398a:	e09a      	b.n	3ac2 <__aeabi_dsub+0x2e2>
    398c:	2a00      	cmp	r2, #0
    398e:	d047      	beq.n	3a20 <__aeabi_dsub+0x240>
    3990:	4a6c      	ldr	r2, [pc, #432]	; (3b44 <__aeabi_dsub+0x364>)
    3992:	4294      	cmp	r4, r2
    3994:	d100      	bne.n	3998 <__aeabi_dsub+0x1b8>
    3996:	e74f      	b.n	3838 <__aeabi_dsub+0x58>
    3998:	2280      	movs	r2, #128	; 0x80
    399a:	0412      	lsls	r2, r2, #16
    399c:	4310      	orrs	r0, r2
    399e:	4662      	mov	r2, ip
    39a0:	2a38      	cmp	r2, #56	; 0x38
    39a2:	dc00      	bgt.n	39a6 <__aeabi_dsub+0x1c6>
    39a4:	e108      	b.n	3bb8 <__aeabi_dsub+0x3d8>
    39a6:	4301      	orrs	r1, r0
    39a8:	1e48      	subs	r0, r1, #1
    39aa:	4181      	sbcs	r1, r0
    39ac:	2200      	movs	r2, #0
    39ae:	b2c9      	uxtb	r1, r1
    39b0:	1949      	adds	r1, r1, r5
    39b2:	19d2      	adds	r2, r2, r7
    39b4:	42a9      	cmp	r1, r5
    39b6:	41bf      	sbcs	r7, r7
    39b8:	000d      	movs	r5, r1
    39ba:	427f      	negs	r7, r7
    39bc:	18bf      	adds	r7, r7, r2
    39be:	023a      	lsls	r2, r7, #8
    39c0:	d400      	bmi.n	39c4 <__aeabi_dsub+0x1e4>
    39c2:	e142      	b.n	3c4a <__aeabi_dsub+0x46a>
    39c4:	4a5f      	ldr	r2, [pc, #380]	; (3b44 <__aeabi_dsub+0x364>)
    39c6:	3401      	adds	r4, #1
    39c8:	4294      	cmp	r4, r2
    39ca:	d100      	bne.n	39ce <__aeabi_dsub+0x1ee>
    39cc:	e14e      	b.n	3c6c <__aeabi_dsub+0x48c>
    39ce:	2001      	movs	r0, #1
    39d0:	4a5d      	ldr	r2, [pc, #372]	; (3b48 <__aeabi_dsub+0x368>)
    39d2:	0869      	lsrs	r1, r5, #1
    39d4:	403a      	ands	r2, r7
    39d6:	4028      	ands	r0, r5
    39d8:	4308      	orrs	r0, r1
    39da:	07d5      	lsls	r5, r2, #31
    39dc:	4305      	orrs	r5, r0
    39de:	0857      	lsrs	r7, r2, #1
    39e0:	469a      	mov	sl, r3
    39e2:	e729      	b.n	3838 <__aeabi_dsub+0x58>
    39e4:	0006      	movs	r6, r0
    39e6:	430e      	orrs	r6, r1
    39e8:	d000      	beq.n	39ec <__aeabi_dsub+0x20c>
    39ea:	e717      	b.n	381c <__aeabi_dsub+0x3c>
    39ec:	e714      	b.n	3818 <__aeabi_dsub+0x38>
    39ee:	0029      	movs	r1, r5
    39f0:	4311      	orrs	r1, r2
    39f2:	d100      	bne.n	39f6 <__aeabi_dsub+0x216>
    39f4:	e1f9      	b.n	3dea <__aeabi_dsub+0x60a>
    39f6:	2180      	movs	r1, #128	; 0x80
    39f8:	0309      	lsls	r1, r1, #12
    39fa:	430a      	orrs	r2, r1
    39fc:	0312      	lsls	r2, r2, #12
    39fe:	0b12      	lsrs	r2, r2, #12
    3a00:	e73b      	b.n	387a <__aeabi_dsub+0x9a>
    3a02:	2301      	movs	r3, #1
    3a04:	425b      	negs	r3, r3
    3a06:	4698      	mov	r8, r3
    3a08:	44c4      	add	ip, r8
    3a0a:	4663      	mov	r3, ip
    3a0c:	2b00      	cmp	r3, #0
    3a0e:	d172      	bne.n	3af6 <__aeabi_dsub+0x316>
    3a10:	1a69      	subs	r1, r5, r1
    3a12:	428d      	cmp	r5, r1
    3a14:	419b      	sbcs	r3, r3
    3a16:	1a3f      	subs	r7, r7, r0
    3a18:	425b      	negs	r3, r3
    3a1a:	1aff      	subs	r7, r7, r3
    3a1c:	000d      	movs	r5, r1
    3a1e:	e768      	b.n	38f2 <__aeabi_dsub+0x112>
    3a20:	0002      	movs	r2, r0
    3a22:	430a      	orrs	r2, r1
    3a24:	d100      	bne.n	3a28 <__aeabi_dsub+0x248>
    3a26:	e707      	b.n	3838 <__aeabi_dsub+0x58>
    3a28:	2201      	movs	r2, #1
    3a2a:	4252      	negs	r2, r2
    3a2c:	4690      	mov	r8, r2
    3a2e:	44c4      	add	ip, r8
    3a30:	4662      	mov	r2, ip
    3a32:	2a00      	cmp	r2, #0
    3a34:	d000      	beq.n	3a38 <__aeabi_dsub+0x258>
    3a36:	e0e6      	b.n	3c06 <__aeabi_dsub+0x426>
    3a38:	1869      	adds	r1, r5, r1
    3a3a:	42a9      	cmp	r1, r5
    3a3c:	41b6      	sbcs	r6, r6
    3a3e:	183f      	adds	r7, r7, r0
    3a40:	4276      	negs	r6, r6
    3a42:	19f7      	adds	r7, r6, r7
    3a44:	000d      	movs	r5, r1
    3a46:	e7ba      	b.n	39be <__aeabi_dsub+0x1de>
    3a48:	2e00      	cmp	r6, #0
    3a4a:	d000      	beq.n	3a4e <__aeabi_dsub+0x26e>
    3a4c:	e080      	b.n	3b50 <__aeabi_dsub+0x370>
    3a4e:	1c62      	adds	r2, r4, #1
    3a50:	0552      	lsls	r2, r2, #21
    3a52:	0d52      	lsrs	r2, r2, #21
    3a54:	2a01      	cmp	r2, #1
    3a56:	dc00      	bgt.n	3a5a <__aeabi_dsub+0x27a>
    3a58:	e0f9      	b.n	3c4e <__aeabi_dsub+0x46e>
    3a5a:	1a6a      	subs	r2, r5, r1
    3a5c:	4691      	mov	r9, r2
    3a5e:	454d      	cmp	r5, r9
    3a60:	41b6      	sbcs	r6, r6
    3a62:	1a3a      	subs	r2, r7, r0
    3a64:	4276      	negs	r6, r6
    3a66:	1b92      	subs	r2, r2, r6
    3a68:	4690      	mov	r8, r2
    3a6a:	0212      	lsls	r2, r2, #8
    3a6c:	d400      	bmi.n	3a70 <__aeabi_dsub+0x290>
    3a6e:	e099      	b.n	3ba4 <__aeabi_dsub+0x3c4>
    3a70:	1b4d      	subs	r5, r1, r5
    3a72:	42a9      	cmp	r1, r5
    3a74:	4189      	sbcs	r1, r1
    3a76:	1bc7      	subs	r7, r0, r7
    3a78:	4249      	negs	r1, r1
    3a7a:	1a7a      	subs	r2, r7, r1
    3a7c:	4690      	mov	r8, r2
    3a7e:	469a      	mov	sl, r3
    3a80:	e73c      	b.n	38fc <__aeabi_dsub+0x11c>
    3a82:	4652      	mov	r2, sl
    3a84:	2301      	movs	r3, #1
    3a86:	2500      	movs	r5, #0
    3a88:	4013      	ands	r3, r2
    3a8a:	2200      	movs	r2, #0
    3a8c:	e6f5      	b.n	387a <__aeabi_dsub+0x9a>
    3a8e:	0028      	movs	r0, r5
    3a90:	f000 fa68 	bl	3f64 <__clzsi2>
    3a94:	3020      	adds	r0, #32
    3a96:	0003      	movs	r3, r0
    3a98:	3b08      	subs	r3, #8
    3a9a:	2b1f      	cmp	r3, #31
    3a9c:	dc00      	bgt.n	3aa0 <__aeabi_dsub+0x2c0>
    3a9e:	e739      	b.n	3914 <__aeabi_dsub+0x134>
    3aa0:	002a      	movs	r2, r5
    3aa2:	3828      	subs	r0, #40	; 0x28
    3aa4:	4082      	lsls	r2, r0
    3aa6:	2500      	movs	r5, #0
    3aa8:	429c      	cmp	r4, r3
    3aaa:	dc00      	bgt.n	3aae <__aeabi_dsub+0x2ce>
    3aac:	e73e      	b.n	392c <__aeabi_dsub+0x14c>
    3aae:	4f26      	ldr	r7, [pc, #152]	; (3b48 <__aeabi_dsub+0x368>)
    3ab0:	1ae4      	subs	r4, r4, r3
    3ab2:	4017      	ands	r7, r2
    3ab4:	e6c0      	b.n	3838 <__aeabi_dsub+0x58>
    3ab6:	4301      	orrs	r1, r0
    3ab8:	1e48      	subs	r0, r1, #1
    3aba:	4181      	sbcs	r1, r0
    3abc:	2200      	movs	r2, #0
    3abe:	b2c9      	uxtb	r1, r1
    3ac0:	e710      	b.n	38e4 <__aeabi_dsub+0x104>
    3ac2:	2e00      	cmp	r6, #0
    3ac4:	d000      	beq.n	3ac8 <__aeabi_dsub+0x2e8>
    3ac6:	e0f1      	b.n	3cac <__aeabi_dsub+0x4cc>
    3ac8:	1c62      	adds	r2, r4, #1
    3aca:	4694      	mov	ip, r2
    3acc:	0552      	lsls	r2, r2, #21
    3ace:	0d52      	lsrs	r2, r2, #21
    3ad0:	2a01      	cmp	r2, #1
    3ad2:	dc00      	bgt.n	3ad6 <__aeabi_dsub+0x2f6>
    3ad4:	e0a0      	b.n	3c18 <__aeabi_dsub+0x438>
    3ad6:	4a1b      	ldr	r2, [pc, #108]	; (3b44 <__aeabi_dsub+0x364>)
    3ad8:	4594      	cmp	ip, r2
    3ada:	d100      	bne.n	3ade <__aeabi_dsub+0x2fe>
    3adc:	e0c5      	b.n	3c6a <__aeabi_dsub+0x48a>
    3ade:	1869      	adds	r1, r5, r1
    3ae0:	42a9      	cmp	r1, r5
    3ae2:	4192      	sbcs	r2, r2
    3ae4:	183f      	adds	r7, r7, r0
    3ae6:	4252      	negs	r2, r2
    3ae8:	19d2      	adds	r2, r2, r7
    3aea:	0849      	lsrs	r1, r1, #1
    3aec:	07d5      	lsls	r5, r2, #31
    3aee:	430d      	orrs	r5, r1
    3af0:	0857      	lsrs	r7, r2, #1
    3af2:	4664      	mov	r4, ip
    3af4:	e6a0      	b.n	3838 <__aeabi_dsub+0x58>
    3af6:	4b13      	ldr	r3, [pc, #76]	; (3b44 <__aeabi_dsub+0x364>)
    3af8:	429c      	cmp	r4, r3
    3afa:	d000      	beq.n	3afe <__aeabi_dsub+0x31e>
    3afc:	e6d9      	b.n	38b2 <__aeabi_dsub+0xd2>
    3afe:	e69b      	b.n	3838 <__aeabi_dsub+0x58>
    3b00:	0011      	movs	r1, r2
    3b02:	3c1f      	subs	r4, #31
    3b04:	40e1      	lsrs	r1, r4
    3b06:	000c      	movs	r4, r1
    3b08:	2b20      	cmp	r3, #32
    3b0a:	d100      	bne.n	3b0e <__aeabi_dsub+0x32e>
    3b0c:	e080      	b.n	3c10 <__aeabi_dsub+0x430>
    3b0e:	2140      	movs	r1, #64	; 0x40
    3b10:	1acb      	subs	r3, r1, r3
    3b12:	409a      	lsls	r2, r3
    3b14:	4315      	orrs	r5, r2
    3b16:	1e6a      	subs	r2, r5, #1
    3b18:	4195      	sbcs	r5, r2
    3b1a:	2700      	movs	r7, #0
    3b1c:	4325      	orrs	r5, r4
    3b1e:	2400      	movs	r4, #0
    3b20:	e71f      	b.n	3962 <__aeabi_dsub+0x182>
    3b22:	4663      	mov	r3, ip
    3b24:	0002      	movs	r2, r0
    3b26:	3b20      	subs	r3, #32
    3b28:	40da      	lsrs	r2, r3
    3b2a:	4663      	mov	r3, ip
    3b2c:	2b20      	cmp	r3, #32
    3b2e:	d071      	beq.n	3c14 <__aeabi_dsub+0x434>
    3b30:	2340      	movs	r3, #64	; 0x40
    3b32:	4666      	mov	r6, ip
    3b34:	1b9b      	subs	r3, r3, r6
    3b36:	4098      	lsls	r0, r3
    3b38:	4301      	orrs	r1, r0
    3b3a:	1e48      	subs	r0, r1, #1
    3b3c:	4181      	sbcs	r1, r0
    3b3e:	4311      	orrs	r1, r2
    3b40:	2200      	movs	r2, #0
    3b42:	e6cf      	b.n	38e4 <__aeabi_dsub+0x104>
    3b44:	000007ff 	.word	0x000007ff
    3b48:	ff7fffff 	.word	0xff7fffff
    3b4c:	800fffff 	.word	0x800fffff
    3b50:	2c00      	cmp	r4, #0
    3b52:	d048      	beq.n	3be6 <__aeabi_dsub+0x406>
    3b54:	4cca      	ldr	r4, [pc, #808]	; (3e80 <__aeabi_dsub+0x6a0>)
    3b56:	42a2      	cmp	r2, r4
    3b58:	d100      	bne.n	3b5c <__aeabi_dsub+0x37c>
    3b5a:	e0a2      	b.n	3ca2 <__aeabi_dsub+0x4c2>
    3b5c:	4274      	negs	r4, r6
    3b5e:	46a1      	mov	r9, r4
    3b60:	2480      	movs	r4, #128	; 0x80
    3b62:	0424      	lsls	r4, r4, #16
    3b64:	4327      	orrs	r7, r4
    3b66:	464c      	mov	r4, r9
    3b68:	2c38      	cmp	r4, #56	; 0x38
    3b6a:	dd00      	ble.n	3b6e <__aeabi_dsub+0x38e>
    3b6c:	e0db      	b.n	3d26 <__aeabi_dsub+0x546>
    3b6e:	2c1f      	cmp	r4, #31
    3b70:	dd00      	ble.n	3b74 <__aeabi_dsub+0x394>
    3b72:	e144      	b.n	3dfe <__aeabi_dsub+0x61e>
    3b74:	464e      	mov	r6, r9
    3b76:	2420      	movs	r4, #32
    3b78:	1ba4      	subs	r4, r4, r6
    3b7a:	003e      	movs	r6, r7
    3b7c:	40a6      	lsls	r6, r4
    3b7e:	46a2      	mov	sl, r4
    3b80:	46b0      	mov	r8, r6
    3b82:	464c      	mov	r4, r9
    3b84:	002e      	movs	r6, r5
    3b86:	40e6      	lsrs	r6, r4
    3b88:	46b4      	mov	ip, r6
    3b8a:	4646      	mov	r6, r8
    3b8c:	4664      	mov	r4, ip
    3b8e:	4326      	orrs	r6, r4
    3b90:	4654      	mov	r4, sl
    3b92:	40a5      	lsls	r5, r4
    3b94:	1e6c      	subs	r4, r5, #1
    3b96:	41a5      	sbcs	r5, r4
    3b98:	0034      	movs	r4, r6
    3b9a:	432c      	orrs	r4, r5
    3b9c:	464d      	mov	r5, r9
    3b9e:	40ef      	lsrs	r7, r5
    3ba0:	1b0d      	subs	r5, r1, r4
    3ba2:	e028      	b.n	3bf6 <__aeabi_dsub+0x416>
    3ba4:	464a      	mov	r2, r9
    3ba6:	4643      	mov	r3, r8
    3ba8:	464d      	mov	r5, r9
    3baa:	431a      	orrs	r2, r3
    3bac:	d000      	beq.n	3bb0 <__aeabi_dsub+0x3d0>
    3bae:	e6a5      	b.n	38fc <__aeabi_dsub+0x11c>
    3bb0:	2300      	movs	r3, #0
    3bb2:	2400      	movs	r4, #0
    3bb4:	2500      	movs	r5, #0
    3bb6:	e6de      	b.n	3976 <__aeabi_dsub+0x196>
    3bb8:	2a1f      	cmp	r2, #31
    3bba:	dc5a      	bgt.n	3c72 <__aeabi_dsub+0x492>
    3bbc:	4666      	mov	r6, ip
    3bbe:	2220      	movs	r2, #32
    3bc0:	1b92      	subs	r2, r2, r6
    3bc2:	0006      	movs	r6, r0
    3bc4:	4096      	lsls	r6, r2
    3bc6:	4691      	mov	r9, r2
    3bc8:	46b0      	mov	r8, r6
    3bca:	4662      	mov	r2, ip
    3bcc:	000e      	movs	r6, r1
    3bce:	40d6      	lsrs	r6, r2
    3bd0:	4642      	mov	r2, r8
    3bd2:	4316      	orrs	r6, r2
    3bd4:	464a      	mov	r2, r9
    3bd6:	4091      	lsls	r1, r2
    3bd8:	1e4a      	subs	r2, r1, #1
    3bda:	4191      	sbcs	r1, r2
    3bdc:	0002      	movs	r2, r0
    3bde:	4660      	mov	r0, ip
    3be0:	4331      	orrs	r1, r6
    3be2:	40c2      	lsrs	r2, r0
    3be4:	e6e4      	b.n	39b0 <__aeabi_dsub+0x1d0>
    3be6:	003c      	movs	r4, r7
    3be8:	432c      	orrs	r4, r5
    3bea:	d05a      	beq.n	3ca2 <__aeabi_dsub+0x4c2>
    3bec:	43f4      	mvns	r4, r6
    3bee:	46a1      	mov	r9, r4
    3bf0:	2c00      	cmp	r4, #0
    3bf2:	d152      	bne.n	3c9a <__aeabi_dsub+0x4ba>
    3bf4:	1b4d      	subs	r5, r1, r5
    3bf6:	42a9      	cmp	r1, r5
    3bf8:	4189      	sbcs	r1, r1
    3bfa:	1bc7      	subs	r7, r0, r7
    3bfc:	4249      	negs	r1, r1
    3bfe:	1a7f      	subs	r7, r7, r1
    3c00:	0014      	movs	r4, r2
    3c02:	469a      	mov	sl, r3
    3c04:	e675      	b.n	38f2 <__aeabi_dsub+0x112>
    3c06:	4a9e      	ldr	r2, [pc, #632]	; (3e80 <__aeabi_dsub+0x6a0>)
    3c08:	4294      	cmp	r4, r2
    3c0a:	d000      	beq.n	3c0e <__aeabi_dsub+0x42e>
    3c0c:	e6c7      	b.n	399e <__aeabi_dsub+0x1be>
    3c0e:	e613      	b.n	3838 <__aeabi_dsub+0x58>
    3c10:	2200      	movs	r2, #0
    3c12:	e77f      	b.n	3b14 <__aeabi_dsub+0x334>
    3c14:	2000      	movs	r0, #0
    3c16:	e78f      	b.n	3b38 <__aeabi_dsub+0x358>
    3c18:	2c00      	cmp	r4, #0
    3c1a:	d000      	beq.n	3c1e <__aeabi_dsub+0x43e>
    3c1c:	e0c8      	b.n	3db0 <__aeabi_dsub+0x5d0>
    3c1e:	003b      	movs	r3, r7
    3c20:	432b      	orrs	r3, r5
    3c22:	d100      	bne.n	3c26 <__aeabi_dsub+0x446>
    3c24:	e10f      	b.n	3e46 <__aeabi_dsub+0x666>
    3c26:	0003      	movs	r3, r0
    3c28:	430b      	orrs	r3, r1
    3c2a:	d100      	bne.n	3c2e <__aeabi_dsub+0x44e>
    3c2c:	e604      	b.n	3838 <__aeabi_dsub+0x58>
    3c2e:	1869      	adds	r1, r5, r1
    3c30:	42a9      	cmp	r1, r5
    3c32:	419b      	sbcs	r3, r3
    3c34:	183f      	adds	r7, r7, r0
    3c36:	425b      	negs	r3, r3
    3c38:	19df      	adds	r7, r3, r7
    3c3a:	023b      	lsls	r3, r7, #8
    3c3c:	d400      	bmi.n	3c40 <__aeabi_dsub+0x460>
    3c3e:	e11a      	b.n	3e76 <__aeabi_dsub+0x696>
    3c40:	4b90      	ldr	r3, [pc, #576]	; (3e84 <__aeabi_dsub+0x6a4>)
    3c42:	000d      	movs	r5, r1
    3c44:	401f      	ands	r7, r3
    3c46:	4664      	mov	r4, ip
    3c48:	e5f6      	b.n	3838 <__aeabi_dsub+0x58>
    3c4a:	469a      	mov	sl, r3
    3c4c:	e689      	b.n	3962 <__aeabi_dsub+0x182>
    3c4e:	003a      	movs	r2, r7
    3c50:	432a      	orrs	r2, r5
    3c52:	2c00      	cmp	r4, #0
    3c54:	d15c      	bne.n	3d10 <__aeabi_dsub+0x530>
    3c56:	2a00      	cmp	r2, #0
    3c58:	d175      	bne.n	3d46 <__aeabi_dsub+0x566>
    3c5a:	0002      	movs	r2, r0
    3c5c:	430a      	orrs	r2, r1
    3c5e:	d100      	bne.n	3c62 <__aeabi_dsub+0x482>
    3c60:	e0ca      	b.n	3df8 <__aeabi_dsub+0x618>
    3c62:	0007      	movs	r7, r0
    3c64:	000d      	movs	r5, r1
    3c66:	469a      	mov	sl, r3
    3c68:	e5e6      	b.n	3838 <__aeabi_dsub+0x58>
    3c6a:	4664      	mov	r4, ip
    3c6c:	2200      	movs	r2, #0
    3c6e:	2500      	movs	r5, #0
    3c70:	e681      	b.n	3976 <__aeabi_dsub+0x196>
    3c72:	4662      	mov	r2, ip
    3c74:	0006      	movs	r6, r0
    3c76:	3a20      	subs	r2, #32
    3c78:	40d6      	lsrs	r6, r2
    3c7a:	4662      	mov	r2, ip
    3c7c:	46b0      	mov	r8, r6
    3c7e:	2a20      	cmp	r2, #32
    3c80:	d100      	bne.n	3c84 <__aeabi_dsub+0x4a4>
    3c82:	e0b7      	b.n	3df4 <__aeabi_dsub+0x614>
    3c84:	2240      	movs	r2, #64	; 0x40
    3c86:	4666      	mov	r6, ip
    3c88:	1b92      	subs	r2, r2, r6
    3c8a:	4090      	lsls	r0, r2
    3c8c:	4301      	orrs	r1, r0
    3c8e:	4642      	mov	r2, r8
    3c90:	1e48      	subs	r0, r1, #1
    3c92:	4181      	sbcs	r1, r0
    3c94:	4311      	orrs	r1, r2
    3c96:	2200      	movs	r2, #0
    3c98:	e68a      	b.n	39b0 <__aeabi_dsub+0x1d0>
    3c9a:	4c79      	ldr	r4, [pc, #484]	; (3e80 <__aeabi_dsub+0x6a0>)
    3c9c:	42a2      	cmp	r2, r4
    3c9e:	d000      	beq.n	3ca2 <__aeabi_dsub+0x4c2>
    3ca0:	e761      	b.n	3b66 <__aeabi_dsub+0x386>
    3ca2:	0007      	movs	r7, r0
    3ca4:	000d      	movs	r5, r1
    3ca6:	0014      	movs	r4, r2
    3ca8:	469a      	mov	sl, r3
    3caa:	e5c5      	b.n	3838 <__aeabi_dsub+0x58>
    3cac:	2c00      	cmp	r4, #0
    3cae:	d141      	bne.n	3d34 <__aeabi_dsub+0x554>
    3cb0:	003c      	movs	r4, r7
    3cb2:	432c      	orrs	r4, r5
    3cb4:	d078      	beq.n	3da8 <__aeabi_dsub+0x5c8>
    3cb6:	43f4      	mvns	r4, r6
    3cb8:	46a1      	mov	r9, r4
    3cba:	2c00      	cmp	r4, #0
    3cbc:	d020      	beq.n	3d00 <__aeabi_dsub+0x520>
    3cbe:	4c70      	ldr	r4, [pc, #448]	; (3e80 <__aeabi_dsub+0x6a0>)
    3cc0:	42a2      	cmp	r2, r4
    3cc2:	d071      	beq.n	3da8 <__aeabi_dsub+0x5c8>
    3cc4:	464c      	mov	r4, r9
    3cc6:	2c38      	cmp	r4, #56	; 0x38
    3cc8:	dd00      	ble.n	3ccc <__aeabi_dsub+0x4ec>
    3cca:	e0b2      	b.n	3e32 <__aeabi_dsub+0x652>
    3ccc:	2c1f      	cmp	r4, #31
    3cce:	dd00      	ble.n	3cd2 <__aeabi_dsub+0x4f2>
    3cd0:	e0bc      	b.n	3e4c <__aeabi_dsub+0x66c>
    3cd2:	2620      	movs	r6, #32
    3cd4:	1b34      	subs	r4, r6, r4
    3cd6:	46a2      	mov	sl, r4
    3cd8:	003c      	movs	r4, r7
    3cda:	4656      	mov	r6, sl
    3cdc:	40b4      	lsls	r4, r6
    3cde:	464e      	mov	r6, r9
    3ce0:	46a0      	mov	r8, r4
    3ce2:	002c      	movs	r4, r5
    3ce4:	40f4      	lsrs	r4, r6
    3ce6:	46a4      	mov	ip, r4
    3ce8:	4644      	mov	r4, r8
    3cea:	4666      	mov	r6, ip
    3cec:	4334      	orrs	r4, r6
    3cee:	46a4      	mov	ip, r4
    3cf0:	4654      	mov	r4, sl
    3cf2:	40a5      	lsls	r5, r4
    3cf4:	4664      	mov	r4, ip
    3cf6:	1e6e      	subs	r6, r5, #1
    3cf8:	41b5      	sbcs	r5, r6
    3cfa:	4325      	orrs	r5, r4
    3cfc:	464c      	mov	r4, r9
    3cfe:	40e7      	lsrs	r7, r4
    3d00:	186d      	adds	r5, r5, r1
    3d02:	428d      	cmp	r5, r1
    3d04:	4189      	sbcs	r1, r1
    3d06:	183f      	adds	r7, r7, r0
    3d08:	4249      	negs	r1, r1
    3d0a:	19cf      	adds	r7, r1, r7
    3d0c:	0014      	movs	r4, r2
    3d0e:	e656      	b.n	39be <__aeabi_dsub+0x1de>
    3d10:	2a00      	cmp	r2, #0
    3d12:	d12f      	bne.n	3d74 <__aeabi_dsub+0x594>
    3d14:	0002      	movs	r2, r0
    3d16:	430a      	orrs	r2, r1
    3d18:	d100      	bne.n	3d1c <__aeabi_dsub+0x53c>
    3d1a:	e084      	b.n	3e26 <__aeabi_dsub+0x646>
    3d1c:	0007      	movs	r7, r0
    3d1e:	000d      	movs	r5, r1
    3d20:	469a      	mov	sl, r3
    3d22:	4c57      	ldr	r4, [pc, #348]	; (3e80 <__aeabi_dsub+0x6a0>)
    3d24:	e588      	b.n	3838 <__aeabi_dsub+0x58>
    3d26:	433d      	orrs	r5, r7
    3d28:	1e6f      	subs	r7, r5, #1
    3d2a:	41bd      	sbcs	r5, r7
    3d2c:	b2ec      	uxtb	r4, r5
    3d2e:	2700      	movs	r7, #0
    3d30:	1b0d      	subs	r5, r1, r4
    3d32:	e760      	b.n	3bf6 <__aeabi_dsub+0x416>
    3d34:	4c52      	ldr	r4, [pc, #328]	; (3e80 <__aeabi_dsub+0x6a0>)
    3d36:	42a2      	cmp	r2, r4
    3d38:	d036      	beq.n	3da8 <__aeabi_dsub+0x5c8>
    3d3a:	4274      	negs	r4, r6
    3d3c:	2680      	movs	r6, #128	; 0x80
    3d3e:	0436      	lsls	r6, r6, #16
    3d40:	46a1      	mov	r9, r4
    3d42:	4337      	orrs	r7, r6
    3d44:	e7be      	b.n	3cc4 <__aeabi_dsub+0x4e4>
    3d46:	0002      	movs	r2, r0
    3d48:	430a      	orrs	r2, r1
    3d4a:	d100      	bne.n	3d4e <__aeabi_dsub+0x56e>
    3d4c:	e574      	b.n	3838 <__aeabi_dsub+0x58>
    3d4e:	1a6a      	subs	r2, r5, r1
    3d50:	4690      	mov	r8, r2
    3d52:	4545      	cmp	r5, r8
    3d54:	41b6      	sbcs	r6, r6
    3d56:	1a3a      	subs	r2, r7, r0
    3d58:	4276      	negs	r6, r6
    3d5a:	1b92      	subs	r2, r2, r6
    3d5c:	4694      	mov	ip, r2
    3d5e:	0212      	lsls	r2, r2, #8
    3d60:	d400      	bmi.n	3d64 <__aeabi_dsub+0x584>
    3d62:	e5f7      	b.n	3954 <__aeabi_dsub+0x174>
    3d64:	1b4d      	subs	r5, r1, r5
    3d66:	42a9      	cmp	r1, r5
    3d68:	4189      	sbcs	r1, r1
    3d6a:	1bc7      	subs	r7, r0, r7
    3d6c:	4249      	negs	r1, r1
    3d6e:	1a7f      	subs	r7, r7, r1
    3d70:	469a      	mov	sl, r3
    3d72:	e561      	b.n	3838 <__aeabi_dsub+0x58>
    3d74:	0002      	movs	r2, r0
    3d76:	430a      	orrs	r2, r1
    3d78:	d03a      	beq.n	3df0 <__aeabi_dsub+0x610>
    3d7a:	08ed      	lsrs	r5, r5, #3
    3d7c:	077c      	lsls	r4, r7, #29
    3d7e:	432c      	orrs	r4, r5
    3d80:	2580      	movs	r5, #128	; 0x80
    3d82:	08fa      	lsrs	r2, r7, #3
    3d84:	032d      	lsls	r5, r5, #12
    3d86:	422a      	tst	r2, r5
    3d88:	d008      	beq.n	3d9c <__aeabi_dsub+0x5bc>
    3d8a:	08c7      	lsrs	r7, r0, #3
    3d8c:	422f      	tst	r7, r5
    3d8e:	d105      	bne.n	3d9c <__aeabi_dsub+0x5bc>
    3d90:	0745      	lsls	r5, r0, #29
    3d92:	002c      	movs	r4, r5
    3d94:	003a      	movs	r2, r7
    3d96:	469a      	mov	sl, r3
    3d98:	08c9      	lsrs	r1, r1, #3
    3d9a:	430c      	orrs	r4, r1
    3d9c:	0f67      	lsrs	r7, r4, #29
    3d9e:	00d2      	lsls	r2, r2, #3
    3da0:	00e5      	lsls	r5, r4, #3
    3da2:	4317      	orrs	r7, r2
    3da4:	4c36      	ldr	r4, [pc, #216]	; (3e80 <__aeabi_dsub+0x6a0>)
    3da6:	e547      	b.n	3838 <__aeabi_dsub+0x58>
    3da8:	0007      	movs	r7, r0
    3daa:	000d      	movs	r5, r1
    3dac:	0014      	movs	r4, r2
    3dae:	e543      	b.n	3838 <__aeabi_dsub+0x58>
    3db0:	003a      	movs	r2, r7
    3db2:	432a      	orrs	r2, r5
    3db4:	d043      	beq.n	3e3e <__aeabi_dsub+0x65e>
    3db6:	0002      	movs	r2, r0
    3db8:	430a      	orrs	r2, r1
    3dba:	d019      	beq.n	3df0 <__aeabi_dsub+0x610>
    3dbc:	08ed      	lsrs	r5, r5, #3
    3dbe:	077c      	lsls	r4, r7, #29
    3dc0:	432c      	orrs	r4, r5
    3dc2:	2580      	movs	r5, #128	; 0x80
    3dc4:	08fa      	lsrs	r2, r7, #3
    3dc6:	032d      	lsls	r5, r5, #12
    3dc8:	422a      	tst	r2, r5
    3dca:	d007      	beq.n	3ddc <__aeabi_dsub+0x5fc>
    3dcc:	08c6      	lsrs	r6, r0, #3
    3dce:	422e      	tst	r6, r5
    3dd0:	d104      	bne.n	3ddc <__aeabi_dsub+0x5fc>
    3dd2:	0747      	lsls	r7, r0, #29
    3dd4:	003c      	movs	r4, r7
    3dd6:	0032      	movs	r2, r6
    3dd8:	08c9      	lsrs	r1, r1, #3
    3dda:	430c      	orrs	r4, r1
    3ddc:	00d7      	lsls	r7, r2, #3
    3dde:	0f62      	lsrs	r2, r4, #29
    3de0:	00e5      	lsls	r5, r4, #3
    3de2:	4317      	orrs	r7, r2
    3de4:	469a      	mov	sl, r3
    3de6:	4c26      	ldr	r4, [pc, #152]	; (3e80 <__aeabi_dsub+0x6a0>)
    3de8:	e526      	b.n	3838 <__aeabi_dsub+0x58>
    3dea:	2200      	movs	r2, #0
    3dec:	2500      	movs	r5, #0
    3dee:	e544      	b.n	387a <__aeabi_dsub+0x9a>
    3df0:	4c23      	ldr	r4, [pc, #140]	; (3e80 <__aeabi_dsub+0x6a0>)
    3df2:	e521      	b.n	3838 <__aeabi_dsub+0x58>
    3df4:	2000      	movs	r0, #0
    3df6:	e749      	b.n	3c8c <__aeabi_dsub+0x4ac>
    3df8:	2300      	movs	r3, #0
    3dfa:	2500      	movs	r5, #0
    3dfc:	e5bb      	b.n	3976 <__aeabi_dsub+0x196>
    3dfe:	464c      	mov	r4, r9
    3e00:	003e      	movs	r6, r7
    3e02:	3c20      	subs	r4, #32
    3e04:	40e6      	lsrs	r6, r4
    3e06:	464c      	mov	r4, r9
    3e08:	46b4      	mov	ip, r6
    3e0a:	2c20      	cmp	r4, #32
    3e0c:	d031      	beq.n	3e72 <__aeabi_dsub+0x692>
    3e0e:	2440      	movs	r4, #64	; 0x40
    3e10:	464e      	mov	r6, r9
    3e12:	1ba6      	subs	r6, r4, r6
    3e14:	40b7      	lsls	r7, r6
    3e16:	433d      	orrs	r5, r7
    3e18:	1e6c      	subs	r4, r5, #1
    3e1a:	41a5      	sbcs	r5, r4
    3e1c:	4664      	mov	r4, ip
    3e1e:	432c      	orrs	r4, r5
    3e20:	2700      	movs	r7, #0
    3e22:	1b0d      	subs	r5, r1, r4
    3e24:	e6e7      	b.n	3bf6 <__aeabi_dsub+0x416>
    3e26:	2280      	movs	r2, #128	; 0x80
    3e28:	2300      	movs	r3, #0
    3e2a:	0312      	lsls	r2, r2, #12
    3e2c:	4c14      	ldr	r4, [pc, #80]	; (3e80 <__aeabi_dsub+0x6a0>)
    3e2e:	2500      	movs	r5, #0
    3e30:	e5a1      	b.n	3976 <__aeabi_dsub+0x196>
    3e32:	433d      	orrs	r5, r7
    3e34:	1e6f      	subs	r7, r5, #1
    3e36:	41bd      	sbcs	r5, r7
    3e38:	2700      	movs	r7, #0
    3e3a:	b2ed      	uxtb	r5, r5
    3e3c:	e760      	b.n	3d00 <__aeabi_dsub+0x520>
    3e3e:	0007      	movs	r7, r0
    3e40:	000d      	movs	r5, r1
    3e42:	4c0f      	ldr	r4, [pc, #60]	; (3e80 <__aeabi_dsub+0x6a0>)
    3e44:	e4f8      	b.n	3838 <__aeabi_dsub+0x58>
    3e46:	0007      	movs	r7, r0
    3e48:	000d      	movs	r5, r1
    3e4a:	e4f5      	b.n	3838 <__aeabi_dsub+0x58>
    3e4c:	464e      	mov	r6, r9
    3e4e:	003c      	movs	r4, r7
    3e50:	3e20      	subs	r6, #32
    3e52:	40f4      	lsrs	r4, r6
    3e54:	46a0      	mov	r8, r4
    3e56:	464c      	mov	r4, r9
    3e58:	2c20      	cmp	r4, #32
    3e5a:	d00e      	beq.n	3e7a <__aeabi_dsub+0x69a>
    3e5c:	2440      	movs	r4, #64	; 0x40
    3e5e:	464e      	mov	r6, r9
    3e60:	1ba4      	subs	r4, r4, r6
    3e62:	40a7      	lsls	r7, r4
    3e64:	433d      	orrs	r5, r7
    3e66:	1e6f      	subs	r7, r5, #1
    3e68:	41bd      	sbcs	r5, r7
    3e6a:	4644      	mov	r4, r8
    3e6c:	2700      	movs	r7, #0
    3e6e:	4325      	orrs	r5, r4
    3e70:	e746      	b.n	3d00 <__aeabi_dsub+0x520>
    3e72:	2700      	movs	r7, #0
    3e74:	e7cf      	b.n	3e16 <__aeabi_dsub+0x636>
    3e76:	000d      	movs	r5, r1
    3e78:	e573      	b.n	3962 <__aeabi_dsub+0x182>
    3e7a:	2700      	movs	r7, #0
    3e7c:	e7f2      	b.n	3e64 <__aeabi_dsub+0x684>
    3e7e:	46c0      	nop			; (mov r8, r8)
    3e80:	000007ff 	.word	0x000007ff
    3e84:	ff7fffff 	.word	0xff7fffff

00003e88 <__aeabi_d2iz>:
    3e88:	030b      	lsls	r3, r1, #12
    3e8a:	b530      	push	{r4, r5, lr}
    3e8c:	4d13      	ldr	r5, [pc, #76]	; (3edc <__aeabi_d2iz+0x54>)
    3e8e:	0b1a      	lsrs	r2, r3, #12
    3e90:	004b      	lsls	r3, r1, #1
    3e92:	0d5b      	lsrs	r3, r3, #21
    3e94:	0fc9      	lsrs	r1, r1, #31
    3e96:	2400      	movs	r4, #0
    3e98:	42ab      	cmp	r3, r5
    3e9a:	dd11      	ble.n	3ec0 <__aeabi_d2iz+0x38>
    3e9c:	4c10      	ldr	r4, [pc, #64]	; (3ee0 <__aeabi_d2iz+0x58>)
    3e9e:	42a3      	cmp	r3, r4
    3ea0:	dc10      	bgt.n	3ec4 <__aeabi_d2iz+0x3c>
    3ea2:	2480      	movs	r4, #128	; 0x80
    3ea4:	0364      	lsls	r4, r4, #13
    3ea6:	4322      	orrs	r2, r4
    3ea8:	4c0e      	ldr	r4, [pc, #56]	; (3ee4 <__aeabi_d2iz+0x5c>)
    3eaa:	1ae4      	subs	r4, r4, r3
    3eac:	2c1f      	cmp	r4, #31
    3eae:	dd0c      	ble.n	3eca <__aeabi_d2iz+0x42>
    3eb0:	480d      	ldr	r0, [pc, #52]	; (3ee8 <__aeabi_d2iz+0x60>)
    3eb2:	1ac3      	subs	r3, r0, r3
    3eb4:	40da      	lsrs	r2, r3
    3eb6:	0013      	movs	r3, r2
    3eb8:	425c      	negs	r4, r3
    3eba:	2900      	cmp	r1, #0
    3ebc:	d100      	bne.n	3ec0 <__aeabi_d2iz+0x38>
    3ebe:	001c      	movs	r4, r3
    3ec0:	0020      	movs	r0, r4
    3ec2:	bd30      	pop	{r4, r5, pc}
    3ec4:	4b09      	ldr	r3, [pc, #36]	; (3eec <__aeabi_d2iz+0x64>)
    3ec6:	18cc      	adds	r4, r1, r3
    3ec8:	e7fa      	b.n	3ec0 <__aeabi_d2iz+0x38>
    3eca:	40e0      	lsrs	r0, r4
    3ecc:	4c08      	ldr	r4, [pc, #32]	; (3ef0 <__aeabi_d2iz+0x68>)
    3ece:	46a4      	mov	ip, r4
    3ed0:	4463      	add	r3, ip
    3ed2:	409a      	lsls	r2, r3
    3ed4:	0013      	movs	r3, r2
    3ed6:	4303      	orrs	r3, r0
    3ed8:	e7ee      	b.n	3eb8 <__aeabi_d2iz+0x30>
    3eda:	46c0      	nop			; (mov r8, r8)
    3edc:	000003fe 	.word	0x000003fe
    3ee0:	0000041d 	.word	0x0000041d
    3ee4:	00000433 	.word	0x00000433
    3ee8:	00000413 	.word	0x00000413
    3eec:	7fffffff 	.word	0x7fffffff
    3ef0:	fffffbed 	.word	0xfffffbed

00003ef4 <__aeabi_ui2d>:
    3ef4:	b570      	push	{r4, r5, r6, lr}
    3ef6:	1e05      	subs	r5, r0, #0
    3ef8:	d028      	beq.n	3f4c <__aeabi_ui2d+0x58>
    3efa:	f000 f833 	bl	3f64 <__clzsi2>
    3efe:	4b15      	ldr	r3, [pc, #84]	; (3f54 <__aeabi_ui2d+0x60>)
    3f00:	4a15      	ldr	r2, [pc, #84]	; (3f58 <__aeabi_ui2d+0x64>)
    3f02:	1a1b      	subs	r3, r3, r0
    3f04:	1ad2      	subs	r2, r2, r3
    3f06:	2a1f      	cmp	r2, #31
    3f08:	dd16      	ble.n	3f38 <__aeabi_ui2d+0x44>
    3f0a:	002c      	movs	r4, r5
    3f0c:	4a13      	ldr	r2, [pc, #76]	; (3f5c <__aeabi_ui2d+0x68>)
    3f0e:	2500      	movs	r5, #0
    3f10:	1ad2      	subs	r2, r2, r3
    3f12:	4094      	lsls	r4, r2
    3f14:	055a      	lsls	r2, r3, #21
    3f16:	0324      	lsls	r4, r4, #12
    3f18:	0b24      	lsrs	r4, r4, #12
    3f1a:	0d52      	lsrs	r2, r2, #21
    3f1c:	2100      	movs	r1, #0
    3f1e:	0324      	lsls	r4, r4, #12
    3f20:	0d0b      	lsrs	r3, r1, #20
    3f22:	0b24      	lsrs	r4, r4, #12
    3f24:	051b      	lsls	r3, r3, #20
    3f26:	4323      	orrs	r3, r4
    3f28:	4c0d      	ldr	r4, [pc, #52]	; (3f60 <__aeabi_ui2d+0x6c>)
    3f2a:	0512      	lsls	r2, r2, #20
    3f2c:	4023      	ands	r3, r4
    3f2e:	4313      	orrs	r3, r2
    3f30:	005b      	lsls	r3, r3, #1
    3f32:	0028      	movs	r0, r5
    3f34:	0859      	lsrs	r1, r3, #1
    3f36:	bd70      	pop	{r4, r5, r6, pc}
    3f38:	210b      	movs	r1, #11
    3f3a:	002c      	movs	r4, r5
    3f3c:	1a08      	subs	r0, r1, r0
    3f3e:	40c4      	lsrs	r4, r0
    3f40:	4095      	lsls	r5, r2
    3f42:	0324      	lsls	r4, r4, #12
    3f44:	055a      	lsls	r2, r3, #21
    3f46:	0b24      	lsrs	r4, r4, #12
    3f48:	0d52      	lsrs	r2, r2, #21
    3f4a:	e7e7      	b.n	3f1c <__aeabi_ui2d+0x28>
    3f4c:	2200      	movs	r2, #0
    3f4e:	2400      	movs	r4, #0
    3f50:	e7e4      	b.n	3f1c <__aeabi_ui2d+0x28>
    3f52:	46c0      	nop			; (mov r8, r8)
    3f54:	0000041e 	.word	0x0000041e
    3f58:	00000433 	.word	0x00000433
    3f5c:	00000413 	.word	0x00000413
    3f60:	800fffff 	.word	0x800fffff

00003f64 <__clzsi2>:
    3f64:	211c      	movs	r1, #28
    3f66:	2301      	movs	r3, #1
    3f68:	041b      	lsls	r3, r3, #16
    3f6a:	4298      	cmp	r0, r3
    3f6c:	d301      	bcc.n	3f72 <__clzsi2+0xe>
    3f6e:	0c00      	lsrs	r0, r0, #16
    3f70:	3910      	subs	r1, #16
    3f72:	0a1b      	lsrs	r3, r3, #8
    3f74:	4298      	cmp	r0, r3
    3f76:	d301      	bcc.n	3f7c <__clzsi2+0x18>
    3f78:	0a00      	lsrs	r0, r0, #8
    3f7a:	3908      	subs	r1, #8
    3f7c:	091b      	lsrs	r3, r3, #4
    3f7e:	4298      	cmp	r0, r3
    3f80:	d301      	bcc.n	3f86 <__clzsi2+0x22>
    3f82:	0900      	lsrs	r0, r0, #4
    3f84:	3904      	subs	r1, #4
    3f86:	a202      	add	r2, pc, #8	; (adr r2, 3f90 <__clzsi2+0x2c>)
    3f88:	5c10      	ldrb	r0, [r2, r0]
    3f8a:	1840      	adds	r0, r0, r1
    3f8c:	4770      	bx	lr
    3f8e:	46c0      	nop			; (mov r8, r8)
    3f90:	02020304 	.word	0x02020304
    3f94:	01010101 	.word	0x01010101
	...

00003fa0 <__libc_init_array>:
    3fa0:	4b0e      	ldr	r3, [pc, #56]	; (3fdc <__libc_init_array+0x3c>)
    3fa2:	b570      	push	{r4, r5, r6, lr}
    3fa4:	2500      	movs	r5, #0
    3fa6:	001e      	movs	r6, r3
    3fa8:	4c0d      	ldr	r4, [pc, #52]	; (3fe0 <__libc_init_array+0x40>)
    3faa:	1ae4      	subs	r4, r4, r3
    3fac:	10a4      	asrs	r4, r4, #2
    3fae:	42a5      	cmp	r5, r4
    3fb0:	d004      	beq.n	3fbc <__libc_init_array+0x1c>
    3fb2:	00ab      	lsls	r3, r5, #2
    3fb4:	58f3      	ldr	r3, [r6, r3]
    3fb6:	4798      	blx	r3
    3fb8:	3501      	adds	r5, #1
    3fba:	e7f8      	b.n	3fae <__libc_init_array+0xe>
    3fbc:	f001 f90e 	bl	51dc <_init>
    3fc0:	4b08      	ldr	r3, [pc, #32]	; (3fe4 <__libc_init_array+0x44>)
    3fc2:	2500      	movs	r5, #0
    3fc4:	001e      	movs	r6, r3
    3fc6:	4c08      	ldr	r4, [pc, #32]	; (3fe8 <__libc_init_array+0x48>)
    3fc8:	1ae4      	subs	r4, r4, r3
    3fca:	10a4      	asrs	r4, r4, #2
    3fcc:	42a5      	cmp	r5, r4
    3fce:	d004      	beq.n	3fda <__libc_init_array+0x3a>
    3fd0:	00ab      	lsls	r3, r5, #2
    3fd2:	58f3      	ldr	r3, [r6, r3]
    3fd4:	4798      	blx	r3
    3fd6:	3501      	adds	r5, #1
    3fd8:	e7f8      	b.n	3fcc <__libc_init_array+0x2c>
    3fda:	bd70      	pop	{r4, r5, r6, pc}
    3fdc:	000051e8 	.word	0x000051e8
    3fe0:	000051e8 	.word	0x000051e8
    3fe4:	000051e8 	.word	0x000051e8
    3fe8:	000051ec 	.word	0x000051ec

00003fec <memcpy>:
    3fec:	2300      	movs	r3, #0
    3fee:	b510      	push	{r4, lr}
    3ff0:	429a      	cmp	r2, r3
    3ff2:	d003      	beq.n	3ffc <memcpy+0x10>
    3ff4:	5ccc      	ldrb	r4, [r1, r3]
    3ff6:	54c4      	strb	r4, [r0, r3]
    3ff8:	3301      	adds	r3, #1
    3ffa:	e7f9      	b.n	3ff0 <memcpy+0x4>
    3ffc:	bd10      	pop	{r4, pc}

00003ffe <memset>:
    3ffe:	0003      	movs	r3, r0
    4000:	1882      	adds	r2, r0, r2
    4002:	4293      	cmp	r3, r2
    4004:	d002      	beq.n	400c <memset+0xe>
    4006:	7019      	strb	r1, [r3, #0]
    4008:	3301      	adds	r3, #1
    400a:	e7fa      	b.n	4002 <memset+0x4>
    400c:	4770      	bx	lr
	...

00004010 <iprintf>:
    4010:	b40f      	push	{r0, r1, r2, r3}
    4012:	4b0b      	ldr	r3, [pc, #44]	; (4040 <iprintf+0x30>)
    4014:	b513      	push	{r0, r1, r4, lr}
    4016:	681c      	ldr	r4, [r3, #0]
    4018:	2c00      	cmp	r4, #0
    401a:	d005      	beq.n	4028 <iprintf+0x18>
    401c:	69a3      	ldr	r3, [r4, #24]
    401e:	2b00      	cmp	r3, #0
    4020:	d102      	bne.n	4028 <iprintf+0x18>
    4022:	0020      	movs	r0, r4
    4024:	f000 f9bc 	bl	43a0 <__sinit>
    4028:	ab05      	add	r3, sp, #20
    402a:	9a04      	ldr	r2, [sp, #16]
    402c:	68a1      	ldr	r1, [r4, #8]
    402e:	0020      	movs	r0, r4
    4030:	9301      	str	r3, [sp, #4]
    4032:	f000 fb7b 	bl	472c <_vfiprintf_r>
    4036:	bc16      	pop	{r1, r2, r4}
    4038:	bc08      	pop	{r3}
    403a:	b004      	add	sp, #16
    403c:	4718      	bx	r3
    403e:	46c0      	nop			; (mov r8, r8)
    4040:	2000006c 	.word	0x2000006c

00004044 <setbuf>:
    4044:	424a      	negs	r2, r1
    4046:	414a      	adcs	r2, r1
    4048:	2380      	movs	r3, #128	; 0x80
    404a:	b510      	push	{r4, lr}
    404c:	0052      	lsls	r2, r2, #1
    404e:	00db      	lsls	r3, r3, #3
    4050:	f000 f802 	bl	4058 <setvbuf>
    4054:	bd10      	pop	{r4, pc}
	...

00004058 <setvbuf>:
    4058:	b5f0      	push	{r4, r5, r6, r7, lr}
    405a:	001d      	movs	r5, r3
    405c:	4b51      	ldr	r3, [pc, #324]	; (41a4 <setvbuf+0x14c>)
    405e:	b085      	sub	sp, #20
    4060:	681e      	ldr	r6, [r3, #0]
    4062:	0004      	movs	r4, r0
    4064:	000f      	movs	r7, r1
    4066:	9200      	str	r2, [sp, #0]
    4068:	2e00      	cmp	r6, #0
    406a:	d005      	beq.n	4078 <setvbuf+0x20>
    406c:	69b3      	ldr	r3, [r6, #24]
    406e:	2b00      	cmp	r3, #0
    4070:	d102      	bne.n	4078 <setvbuf+0x20>
    4072:	0030      	movs	r0, r6
    4074:	f000 f994 	bl	43a0 <__sinit>
    4078:	4b4b      	ldr	r3, [pc, #300]	; (41a8 <setvbuf+0x150>)
    407a:	429c      	cmp	r4, r3
    407c:	d101      	bne.n	4082 <setvbuf+0x2a>
    407e:	6874      	ldr	r4, [r6, #4]
    4080:	e008      	b.n	4094 <setvbuf+0x3c>
    4082:	4b4a      	ldr	r3, [pc, #296]	; (41ac <setvbuf+0x154>)
    4084:	429c      	cmp	r4, r3
    4086:	d101      	bne.n	408c <setvbuf+0x34>
    4088:	68b4      	ldr	r4, [r6, #8]
    408a:	e003      	b.n	4094 <setvbuf+0x3c>
    408c:	4b48      	ldr	r3, [pc, #288]	; (41b0 <setvbuf+0x158>)
    408e:	429c      	cmp	r4, r3
    4090:	d100      	bne.n	4094 <setvbuf+0x3c>
    4092:	68f4      	ldr	r4, [r6, #12]
    4094:	9b00      	ldr	r3, [sp, #0]
    4096:	2b02      	cmp	r3, #2
    4098:	d005      	beq.n	40a6 <setvbuf+0x4e>
    409a:	2b01      	cmp	r3, #1
    409c:	d900      	bls.n	40a0 <setvbuf+0x48>
    409e:	e07c      	b.n	419a <setvbuf+0x142>
    40a0:	2d00      	cmp	r5, #0
    40a2:	da00      	bge.n	40a6 <setvbuf+0x4e>
    40a4:	e079      	b.n	419a <setvbuf+0x142>
    40a6:	0021      	movs	r1, r4
    40a8:	0030      	movs	r0, r6
    40aa:	f000 f90b 	bl	42c4 <_fflush_r>
    40ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    40b0:	2900      	cmp	r1, #0
    40b2:	d008      	beq.n	40c6 <setvbuf+0x6e>
    40b4:	0023      	movs	r3, r4
    40b6:	3344      	adds	r3, #68	; 0x44
    40b8:	4299      	cmp	r1, r3
    40ba:	d002      	beq.n	40c2 <setvbuf+0x6a>
    40bc:	0030      	movs	r0, r6
    40be:	f000 fa71 	bl	45a4 <_free_r>
    40c2:	2300      	movs	r3, #0
    40c4:	6363      	str	r3, [r4, #52]	; 0x34
    40c6:	2300      	movs	r3, #0
    40c8:	61a3      	str	r3, [r4, #24]
    40ca:	6063      	str	r3, [r4, #4]
    40cc:	89a3      	ldrh	r3, [r4, #12]
    40ce:	061b      	lsls	r3, r3, #24
    40d0:	d503      	bpl.n	40da <setvbuf+0x82>
    40d2:	6921      	ldr	r1, [r4, #16]
    40d4:	0030      	movs	r0, r6
    40d6:	f000 fa65 	bl	45a4 <_free_r>
    40da:	89a2      	ldrh	r2, [r4, #12]
    40dc:	4b35      	ldr	r3, [pc, #212]	; (41b4 <setvbuf+0x15c>)
    40de:	4013      	ands	r3, r2
    40e0:	81a3      	strh	r3, [r4, #12]
    40e2:	9b00      	ldr	r3, [sp, #0]
    40e4:	2b02      	cmp	r3, #2
    40e6:	d021      	beq.n	412c <setvbuf+0xd4>
    40e8:	ab03      	add	r3, sp, #12
    40ea:	aa02      	add	r2, sp, #8
    40ec:	0021      	movs	r1, r4
    40ee:	0030      	movs	r0, r6
    40f0:	f000 f9ea 	bl	44c8 <__swhatbuf_r>
    40f4:	89a3      	ldrh	r3, [r4, #12]
    40f6:	4318      	orrs	r0, r3
    40f8:	81a0      	strh	r0, [r4, #12]
    40fa:	2d00      	cmp	r5, #0
    40fc:	d101      	bne.n	4102 <setvbuf+0xaa>
    40fe:	9d02      	ldr	r5, [sp, #8]
    4100:	e001      	b.n	4106 <setvbuf+0xae>
    4102:	2f00      	cmp	r7, #0
    4104:	d125      	bne.n	4152 <setvbuf+0xfa>
    4106:	0028      	movs	r0, r5
    4108:	f000 fa42 	bl	4590 <malloc>
    410c:	9501      	str	r5, [sp, #4]
    410e:	1e07      	subs	r7, r0, #0
    4110:	d11a      	bne.n	4148 <setvbuf+0xf0>
    4112:	9b02      	ldr	r3, [sp, #8]
    4114:	9301      	str	r3, [sp, #4]
    4116:	42ab      	cmp	r3, r5
    4118:	d102      	bne.n	4120 <setvbuf+0xc8>
    411a:	2001      	movs	r0, #1
    411c:	4240      	negs	r0, r0
    411e:	e006      	b.n	412e <setvbuf+0xd6>
    4120:	9801      	ldr	r0, [sp, #4]
    4122:	f000 fa35 	bl	4590 <malloc>
    4126:	1e07      	subs	r7, r0, #0
    4128:	d10e      	bne.n	4148 <setvbuf+0xf0>
    412a:	e7f6      	b.n	411a <setvbuf+0xc2>
    412c:	2000      	movs	r0, #0
    412e:	2202      	movs	r2, #2
    4130:	89a3      	ldrh	r3, [r4, #12]
    4132:	4313      	orrs	r3, r2
    4134:	81a3      	strh	r3, [r4, #12]
    4136:	2300      	movs	r3, #0
    4138:	60a3      	str	r3, [r4, #8]
    413a:	0023      	movs	r3, r4
    413c:	3347      	adds	r3, #71	; 0x47
    413e:	6023      	str	r3, [r4, #0]
    4140:	6123      	str	r3, [r4, #16]
    4142:	2301      	movs	r3, #1
    4144:	6163      	str	r3, [r4, #20]
    4146:	e02a      	b.n	419e <setvbuf+0x146>
    4148:	2280      	movs	r2, #128	; 0x80
    414a:	89a3      	ldrh	r3, [r4, #12]
    414c:	9d01      	ldr	r5, [sp, #4]
    414e:	4313      	orrs	r3, r2
    4150:	81a3      	strh	r3, [r4, #12]
    4152:	69b3      	ldr	r3, [r6, #24]
    4154:	2b00      	cmp	r3, #0
    4156:	d102      	bne.n	415e <setvbuf+0x106>
    4158:	0030      	movs	r0, r6
    415a:	f000 f921 	bl	43a0 <__sinit>
    415e:	9b00      	ldr	r3, [sp, #0]
    4160:	2b01      	cmp	r3, #1
    4162:	d103      	bne.n	416c <setvbuf+0x114>
    4164:	89a3      	ldrh	r3, [r4, #12]
    4166:	9a00      	ldr	r2, [sp, #0]
    4168:	431a      	orrs	r2, r3
    416a:	81a2      	strh	r2, [r4, #12]
    416c:	2308      	movs	r3, #8
    416e:	89a2      	ldrh	r2, [r4, #12]
    4170:	6027      	str	r7, [r4, #0]
    4172:	4013      	ands	r3, r2
    4174:	6127      	str	r7, [r4, #16]
    4176:	6165      	str	r5, [r4, #20]
    4178:	1e18      	subs	r0, r3, #0
    417a:	d00c      	beq.n	4196 <setvbuf+0x13e>
    417c:	2301      	movs	r3, #1
    417e:	401a      	ands	r2, r3
    4180:	2300      	movs	r3, #0
    4182:	1e10      	subs	r0, r2, #0
    4184:	4298      	cmp	r0, r3
    4186:	d004      	beq.n	4192 <setvbuf+0x13a>
    4188:	426d      	negs	r5, r5
    418a:	60a3      	str	r3, [r4, #8]
    418c:	61a5      	str	r5, [r4, #24]
    418e:	0018      	movs	r0, r3
    4190:	e005      	b.n	419e <setvbuf+0x146>
    4192:	60a5      	str	r5, [r4, #8]
    4194:	e003      	b.n	419e <setvbuf+0x146>
    4196:	60a3      	str	r3, [r4, #8]
    4198:	e001      	b.n	419e <setvbuf+0x146>
    419a:	2001      	movs	r0, #1
    419c:	4240      	negs	r0, r0
    419e:	b005      	add	sp, #20
    41a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    41a2:	46c0      	nop			; (mov r8, r8)
    41a4:	2000006c 	.word	0x2000006c
    41a8:	00005148 	.word	0x00005148
    41ac:	00005168 	.word	0x00005168
    41b0:	00005188 	.word	0x00005188
    41b4:	fffff35c 	.word	0xfffff35c

000041b8 <__sflush_r>:
    41b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    41ba:	898a      	ldrh	r2, [r1, #12]
    41bc:	0005      	movs	r5, r0
    41be:	000c      	movs	r4, r1
    41c0:	0713      	lsls	r3, r2, #28
    41c2:	d45a      	bmi.n	427a <__sflush_r+0xc2>
    41c4:	684b      	ldr	r3, [r1, #4]
    41c6:	2b00      	cmp	r3, #0
    41c8:	dc02      	bgt.n	41d0 <__sflush_r+0x18>
    41ca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    41cc:	2b00      	cmp	r3, #0
    41ce:	dd19      	ble.n	4204 <__sflush_r+0x4c>
    41d0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    41d2:	2f00      	cmp	r7, #0
    41d4:	d016      	beq.n	4204 <__sflush_r+0x4c>
    41d6:	2300      	movs	r3, #0
    41d8:	682e      	ldr	r6, [r5, #0]
    41da:	602b      	str	r3, [r5, #0]
    41dc:	2380      	movs	r3, #128	; 0x80
    41de:	015b      	lsls	r3, r3, #5
    41e0:	401a      	ands	r2, r3
    41e2:	d001      	beq.n	41e8 <__sflush_r+0x30>
    41e4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    41e6:	e014      	b.n	4212 <__sflush_r+0x5a>
    41e8:	2301      	movs	r3, #1
    41ea:	6a21      	ldr	r1, [r4, #32]
    41ec:	0028      	movs	r0, r5
    41ee:	47b8      	blx	r7
    41f0:	1c43      	adds	r3, r0, #1
    41f2:	d10e      	bne.n	4212 <__sflush_r+0x5a>
    41f4:	682b      	ldr	r3, [r5, #0]
    41f6:	2b00      	cmp	r3, #0
    41f8:	d00b      	beq.n	4212 <__sflush_r+0x5a>
    41fa:	2b1d      	cmp	r3, #29
    41fc:	d001      	beq.n	4202 <__sflush_r+0x4a>
    41fe:	2b16      	cmp	r3, #22
    4200:	d102      	bne.n	4208 <__sflush_r+0x50>
    4202:	602e      	str	r6, [r5, #0]
    4204:	2000      	movs	r0, #0
    4206:	e05a      	b.n	42be <__sflush_r+0x106>
    4208:	2240      	movs	r2, #64	; 0x40
    420a:	89a3      	ldrh	r3, [r4, #12]
    420c:	4313      	orrs	r3, r2
    420e:	81a3      	strh	r3, [r4, #12]
    4210:	e055      	b.n	42be <__sflush_r+0x106>
    4212:	89a3      	ldrh	r3, [r4, #12]
    4214:	075b      	lsls	r3, r3, #29
    4216:	d506      	bpl.n	4226 <__sflush_r+0x6e>
    4218:	6863      	ldr	r3, [r4, #4]
    421a:	1ac0      	subs	r0, r0, r3
    421c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    421e:	2b00      	cmp	r3, #0
    4220:	d001      	beq.n	4226 <__sflush_r+0x6e>
    4222:	6c23      	ldr	r3, [r4, #64]	; 0x40
    4224:	1ac0      	subs	r0, r0, r3
    4226:	2300      	movs	r3, #0
    4228:	0002      	movs	r2, r0
    422a:	6a21      	ldr	r1, [r4, #32]
    422c:	0028      	movs	r0, r5
    422e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4230:	47b8      	blx	r7
    4232:	89a3      	ldrh	r3, [r4, #12]
    4234:	1c42      	adds	r2, r0, #1
    4236:	d106      	bne.n	4246 <__sflush_r+0x8e>
    4238:	6829      	ldr	r1, [r5, #0]
    423a:	291d      	cmp	r1, #29
    423c:	d83a      	bhi.n	42b4 <__sflush_r+0xfc>
    423e:	4a20      	ldr	r2, [pc, #128]	; (42c0 <__sflush_r+0x108>)
    4240:	40ca      	lsrs	r2, r1
    4242:	07d2      	lsls	r2, r2, #31
    4244:	d536      	bpl.n	42b4 <__sflush_r+0xfc>
    4246:	2200      	movs	r2, #0
    4248:	6062      	str	r2, [r4, #4]
    424a:	6922      	ldr	r2, [r4, #16]
    424c:	6022      	str	r2, [r4, #0]
    424e:	04db      	lsls	r3, r3, #19
    4250:	d505      	bpl.n	425e <__sflush_r+0xa6>
    4252:	1c43      	adds	r3, r0, #1
    4254:	d102      	bne.n	425c <__sflush_r+0xa4>
    4256:	682b      	ldr	r3, [r5, #0]
    4258:	2b00      	cmp	r3, #0
    425a:	d100      	bne.n	425e <__sflush_r+0xa6>
    425c:	6560      	str	r0, [r4, #84]	; 0x54
    425e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4260:	602e      	str	r6, [r5, #0]
    4262:	2900      	cmp	r1, #0
    4264:	d0ce      	beq.n	4204 <__sflush_r+0x4c>
    4266:	0023      	movs	r3, r4
    4268:	3344      	adds	r3, #68	; 0x44
    426a:	4299      	cmp	r1, r3
    426c:	d002      	beq.n	4274 <__sflush_r+0xbc>
    426e:	0028      	movs	r0, r5
    4270:	f000 f998 	bl	45a4 <_free_r>
    4274:	2000      	movs	r0, #0
    4276:	6360      	str	r0, [r4, #52]	; 0x34
    4278:	e021      	b.n	42be <__sflush_r+0x106>
    427a:	690f      	ldr	r7, [r1, #16]
    427c:	2f00      	cmp	r7, #0
    427e:	d0c1      	beq.n	4204 <__sflush_r+0x4c>
    4280:	680b      	ldr	r3, [r1, #0]
    4282:	600f      	str	r7, [r1, #0]
    4284:	1bdb      	subs	r3, r3, r7
    4286:	9301      	str	r3, [sp, #4]
    4288:	2300      	movs	r3, #0
    428a:	0792      	lsls	r2, r2, #30
    428c:	d100      	bne.n	4290 <__sflush_r+0xd8>
    428e:	694b      	ldr	r3, [r1, #20]
    4290:	60a3      	str	r3, [r4, #8]
    4292:	e003      	b.n	429c <__sflush_r+0xe4>
    4294:	9b01      	ldr	r3, [sp, #4]
    4296:	183f      	adds	r7, r7, r0
    4298:	1a1b      	subs	r3, r3, r0
    429a:	9301      	str	r3, [sp, #4]
    429c:	9b01      	ldr	r3, [sp, #4]
    429e:	2b00      	cmp	r3, #0
    42a0:	ddb0      	ble.n	4204 <__sflush_r+0x4c>
    42a2:	9b01      	ldr	r3, [sp, #4]
    42a4:	003a      	movs	r2, r7
    42a6:	6a21      	ldr	r1, [r4, #32]
    42a8:	0028      	movs	r0, r5
    42aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    42ac:	47b0      	blx	r6
    42ae:	2800      	cmp	r0, #0
    42b0:	dcf0      	bgt.n	4294 <__sflush_r+0xdc>
    42b2:	89a3      	ldrh	r3, [r4, #12]
    42b4:	2240      	movs	r2, #64	; 0x40
    42b6:	2001      	movs	r0, #1
    42b8:	4313      	orrs	r3, r2
    42ba:	81a3      	strh	r3, [r4, #12]
    42bc:	4240      	negs	r0, r0
    42be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    42c0:	20400001 	.word	0x20400001

000042c4 <_fflush_r>:
    42c4:	690b      	ldr	r3, [r1, #16]
    42c6:	b570      	push	{r4, r5, r6, lr}
    42c8:	0005      	movs	r5, r0
    42ca:	000c      	movs	r4, r1
    42cc:	2b00      	cmp	r3, #0
    42ce:	d101      	bne.n	42d4 <_fflush_r+0x10>
    42d0:	2000      	movs	r0, #0
    42d2:	e01c      	b.n	430e <_fflush_r+0x4a>
    42d4:	2800      	cmp	r0, #0
    42d6:	d004      	beq.n	42e2 <_fflush_r+0x1e>
    42d8:	6983      	ldr	r3, [r0, #24]
    42da:	2b00      	cmp	r3, #0
    42dc:	d101      	bne.n	42e2 <_fflush_r+0x1e>
    42de:	f000 f85f 	bl	43a0 <__sinit>
    42e2:	4b0b      	ldr	r3, [pc, #44]	; (4310 <_fflush_r+0x4c>)
    42e4:	429c      	cmp	r4, r3
    42e6:	d101      	bne.n	42ec <_fflush_r+0x28>
    42e8:	686c      	ldr	r4, [r5, #4]
    42ea:	e008      	b.n	42fe <_fflush_r+0x3a>
    42ec:	4b09      	ldr	r3, [pc, #36]	; (4314 <_fflush_r+0x50>)
    42ee:	429c      	cmp	r4, r3
    42f0:	d101      	bne.n	42f6 <_fflush_r+0x32>
    42f2:	68ac      	ldr	r4, [r5, #8]
    42f4:	e003      	b.n	42fe <_fflush_r+0x3a>
    42f6:	4b08      	ldr	r3, [pc, #32]	; (4318 <_fflush_r+0x54>)
    42f8:	429c      	cmp	r4, r3
    42fa:	d100      	bne.n	42fe <_fflush_r+0x3a>
    42fc:	68ec      	ldr	r4, [r5, #12]
    42fe:	220c      	movs	r2, #12
    4300:	5ea3      	ldrsh	r3, [r4, r2]
    4302:	2b00      	cmp	r3, #0
    4304:	d0e4      	beq.n	42d0 <_fflush_r+0xc>
    4306:	0021      	movs	r1, r4
    4308:	0028      	movs	r0, r5
    430a:	f7ff ff55 	bl	41b8 <__sflush_r>
    430e:	bd70      	pop	{r4, r5, r6, pc}
    4310:	00005148 	.word	0x00005148
    4314:	00005168 	.word	0x00005168
    4318:	00005188 	.word	0x00005188

0000431c <_cleanup_r>:
    431c:	b510      	push	{r4, lr}
    431e:	4902      	ldr	r1, [pc, #8]	; (4328 <_cleanup_r+0xc>)
    4320:	f000 f8b0 	bl	4484 <_fwalk_reent>
    4324:	bd10      	pop	{r4, pc}
    4326:	46c0      	nop			; (mov r8, r8)
    4328:	000042c5 	.word	0x000042c5

0000432c <std.isra.0>:
    432c:	2300      	movs	r3, #0
    432e:	b510      	push	{r4, lr}
    4330:	0004      	movs	r4, r0
    4332:	6003      	str	r3, [r0, #0]
    4334:	6043      	str	r3, [r0, #4]
    4336:	6083      	str	r3, [r0, #8]
    4338:	8181      	strh	r1, [r0, #12]
    433a:	6643      	str	r3, [r0, #100]	; 0x64
    433c:	81c2      	strh	r2, [r0, #14]
    433e:	6103      	str	r3, [r0, #16]
    4340:	6143      	str	r3, [r0, #20]
    4342:	6183      	str	r3, [r0, #24]
    4344:	0019      	movs	r1, r3
    4346:	2208      	movs	r2, #8
    4348:	305c      	adds	r0, #92	; 0x5c
    434a:	f7ff fe58 	bl	3ffe <memset>
    434e:	4b05      	ldr	r3, [pc, #20]	; (4364 <std.isra.0+0x38>)
    4350:	6224      	str	r4, [r4, #32]
    4352:	6263      	str	r3, [r4, #36]	; 0x24
    4354:	4b04      	ldr	r3, [pc, #16]	; (4368 <std.isra.0+0x3c>)
    4356:	62a3      	str	r3, [r4, #40]	; 0x28
    4358:	4b04      	ldr	r3, [pc, #16]	; (436c <std.isra.0+0x40>)
    435a:	62e3      	str	r3, [r4, #44]	; 0x2c
    435c:	4b04      	ldr	r3, [pc, #16]	; (4370 <std.isra.0+0x44>)
    435e:	6323      	str	r3, [r4, #48]	; 0x30
    4360:	bd10      	pop	{r4, pc}
    4362:	46c0      	nop			; (mov r8, r8)
    4364:	00004ca9 	.word	0x00004ca9
    4368:	00004cd1 	.word	0x00004cd1
    436c:	00004d09 	.word	0x00004d09
    4370:	00004d35 	.word	0x00004d35

00004374 <__sfmoreglue>:
    4374:	b570      	push	{r4, r5, r6, lr}
    4376:	2568      	movs	r5, #104	; 0x68
    4378:	1e4b      	subs	r3, r1, #1
    437a:	435d      	muls	r5, r3
    437c:	000e      	movs	r6, r1
    437e:	0029      	movs	r1, r5
    4380:	3174      	adds	r1, #116	; 0x74
    4382:	f000 f955 	bl	4630 <_malloc_r>
    4386:	1e04      	subs	r4, r0, #0
    4388:	d008      	beq.n	439c <__sfmoreglue+0x28>
    438a:	2100      	movs	r1, #0
    438c:	002a      	movs	r2, r5
    438e:	6001      	str	r1, [r0, #0]
    4390:	6046      	str	r6, [r0, #4]
    4392:	300c      	adds	r0, #12
    4394:	60a0      	str	r0, [r4, #8]
    4396:	3268      	adds	r2, #104	; 0x68
    4398:	f7ff fe31 	bl	3ffe <memset>
    439c:	0020      	movs	r0, r4
    439e:	bd70      	pop	{r4, r5, r6, pc}

000043a0 <__sinit>:
    43a0:	6983      	ldr	r3, [r0, #24]
    43a2:	b513      	push	{r0, r1, r4, lr}
    43a4:	0004      	movs	r4, r0
    43a6:	2b00      	cmp	r3, #0
    43a8:	d128      	bne.n	43fc <__sinit+0x5c>
    43aa:	6483      	str	r3, [r0, #72]	; 0x48
    43ac:	64c3      	str	r3, [r0, #76]	; 0x4c
    43ae:	6503      	str	r3, [r0, #80]	; 0x50
    43b0:	4b13      	ldr	r3, [pc, #76]	; (4400 <__sinit+0x60>)
    43b2:	4a14      	ldr	r2, [pc, #80]	; (4404 <__sinit+0x64>)
    43b4:	681b      	ldr	r3, [r3, #0]
    43b6:	6282      	str	r2, [r0, #40]	; 0x28
    43b8:	9301      	str	r3, [sp, #4]
    43ba:	4298      	cmp	r0, r3
    43bc:	d101      	bne.n	43c2 <__sinit+0x22>
    43be:	2301      	movs	r3, #1
    43c0:	6183      	str	r3, [r0, #24]
    43c2:	0020      	movs	r0, r4
    43c4:	f000 f820 	bl	4408 <__sfp>
    43c8:	6060      	str	r0, [r4, #4]
    43ca:	0020      	movs	r0, r4
    43cc:	f000 f81c 	bl	4408 <__sfp>
    43d0:	60a0      	str	r0, [r4, #8]
    43d2:	0020      	movs	r0, r4
    43d4:	f000 f818 	bl	4408 <__sfp>
    43d8:	2200      	movs	r2, #0
    43da:	60e0      	str	r0, [r4, #12]
    43dc:	2104      	movs	r1, #4
    43de:	6860      	ldr	r0, [r4, #4]
    43e0:	f7ff ffa4 	bl	432c <std.isra.0>
    43e4:	2201      	movs	r2, #1
    43e6:	2109      	movs	r1, #9
    43e8:	68a0      	ldr	r0, [r4, #8]
    43ea:	f7ff ff9f 	bl	432c <std.isra.0>
    43ee:	2202      	movs	r2, #2
    43f0:	2112      	movs	r1, #18
    43f2:	68e0      	ldr	r0, [r4, #12]
    43f4:	f7ff ff9a 	bl	432c <std.isra.0>
    43f8:	2301      	movs	r3, #1
    43fa:	61a3      	str	r3, [r4, #24]
    43fc:	bd13      	pop	{r0, r1, r4, pc}
    43fe:	46c0      	nop			; (mov r8, r8)
    4400:	00005144 	.word	0x00005144
    4404:	0000431d 	.word	0x0000431d

00004408 <__sfp>:
    4408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    440a:	4b1d      	ldr	r3, [pc, #116]	; (4480 <__sfp+0x78>)
    440c:	0006      	movs	r6, r0
    440e:	681d      	ldr	r5, [r3, #0]
    4410:	69ab      	ldr	r3, [r5, #24]
    4412:	2b00      	cmp	r3, #0
    4414:	d102      	bne.n	441c <__sfp+0x14>
    4416:	0028      	movs	r0, r5
    4418:	f7ff ffc2 	bl	43a0 <__sinit>
    441c:	3548      	adds	r5, #72	; 0x48
    441e:	68ac      	ldr	r4, [r5, #8]
    4420:	686b      	ldr	r3, [r5, #4]
    4422:	3b01      	subs	r3, #1
    4424:	d405      	bmi.n	4432 <__sfp+0x2a>
    4426:	220c      	movs	r2, #12
    4428:	5ea7      	ldrsh	r7, [r4, r2]
    442a:	2f00      	cmp	r7, #0
    442c:	d010      	beq.n	4450 <__sfp+0x48>
    442e:	3468      	adds	r4, #104	; 0x68
    4430:	e7f7      	b.n	4422 <__sfp+0x1a>
    4432:	682b      	ldr	r3, [r5, #0]
    4434:	2b00      	cmp	r3, #0
    4436:	d001      	beq.n	443c <__sfp+0x34>
    4438:	682d      	ldr	r5, [r5, #0]
    443a:	e7f0      	b.n	441e <__sfp+0x16>
    443c:	2104      	movs	r1, #4
    443e:	0030      	movs	r0, r6
    4440:	f7ff ff98 	bl	4374 <__sfmoreglue>
    4444:	6028      	str	r0, [r5, #0]
    4446:	2800      	cmp	r0, #0
    4448:	d1f6      	bne.n	4438 <__sfp+0x30>
    444a:	230c      	movs	r3, #12
    444c:	6033      	str	r3, [r6, #0]
    444e:	e016      	b.n	447e <__sfp+0x76>
    4450:	2301      	movs	r3, #1
    4452:	0020      	movs	r0, r4
    4454:	425b      	negs	r3, r3
    4456:	81e3      	strh	r3, [r4, #14]
    4458:	3302      	adds	r3, #2
    445a:	81a3      	strh	r3, [r4, #12]
    445c:	6667      	str	r7, [r4, #100]	; 0x64
    445e:	6027      	str	r7, [r4, #0]
    4460:	60a7      	str	r7, [r4, #8]
    4462:	6067      	str	r7, [r4, #4]
    4464:	6127      	str	r7, [r4, #16]
    4466:	6167      	str	r7, [r4, #20]
    4468:	61a7      	str	r7, [r4, #24]
    446a:	305c      	adds	r0, #92	; 0x5c
    446c:	2208      	movs	r2, #8
    446e:	0039      	movs	r1, r7
    4470:	f7ff fdc5 	bl	3ffe <memset>
    4474:	0020      	movs	r0, r4
    4476:	6367      	str	r7, [r4, #52]	; 0x34
    4478:	63a7      	str	r7, [r4, #56]	; 0x38
    447a:	64a7      	str	r7, [r4, #72]	; 0x48
    447c:	64e7      	str	r7, [r4, #76]	; 0x4c
    447e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4480:	00005144 	.word	0x00005144

00004484 <_fwalk_reent>:
    4484:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4486:	0004      	movs	r4, r0
    4488:	0007      	movs	r7, r0
    448a:	2600      	movs	r6, #0
    448c:	9101      	str	r1, [sp, #4]
    448e:	3448      	adds	r4, #72	; 0x48
    4490:	2c00      	cmp	r4, #0
    4492:	d016      	beq.n	44c2 <_fwalk_reent+0x3e>
    4494:	6863      	ldr	r3, [r4, #4]
    4496:	68a5      	ldr	r5, [r4, #8]
    4498:	9300      	str	r3, [sp, #0]
    449a:	9b00      	ldr	r3, [sp, #0]
    449c:	3b01      	subs	r3, #1
    449e:	9300      	str	r3, [sp, #0]
    44a0:	d40d      	bmi.n	44be <_fwalk_reent+0x3a>
    44a2:	89ab      	ldrh	r3, [r5, #12]
    44a4:	2b01      	cmp	r3, #1
    44a6:	d908      	bls.n	44ba <_fwalk_reent+0x36>
    44a8:	220e      	movs	r2, #14
    44aa:	5eab      	ldrsh	r3, [r5, r2]
    44ac:	3301      	adds	r3, #1
    44ae:	d004      	beq.n	44ba <_fwalk_reent+0x36>
    44b0:	0029      	movs	r1, r5
    44b2:	0038      	movs	r0, r7
    44b4:	9b01      	ldr	r3, [sp, #4]
    44b6:	4798      	blx	r3
    44b8:	4306      	orrs	r6, r0
    44ba:	3568      	adds	r5, #104	; 0x68
    44bc:	e7ed      	b.n	449a <_fwalk_reent+0x16>
    44be:	6824      	ldr	r4, [r4, #0]
    44c0:	e7e6      	b.n	4490 <_fwalk_reent+0xc>
    44c2:	0030      	movs	r0, r6
    44c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000044c8 <__swhatbuf_r>:
    44c8:	b570      	push	{r4, r5, r6, lr}
    44ca:	000e      	movs	r6, r1
    44cc:	001d      	movs	r5, r3
    44ce:	230e      	movs	r3, #14
    44d0:	5ec9      	ldrsh	r1, [r1, r3]
    44d2:	b090      	sub	sp, #64	; 0x40
    44d4:	0014      	movs	r4, r2
    44d6:	2900      	cmp	r1, #0
    44d8:	da06      	bge.n	44e8 <__swhatbuf_r+0x20>
    44da:	2300      	movs	r3, #0
    44dc:	602b      	str	r3, [r5, #0]
    44de:	89b3      	ldrh	r3, [r6, #12]
    44e0:	061b      	lsls	r3, r3, #24
    44e2:	d50f      	bpl.n	4504 <__swhatbuf_r+0x3c>
    44e4:	2340      	movs	r3, #64	; 0x40
    44e6:	e00f      	b.n	4508 <__swhatbuf_r+0x40>
    44e8:	aa01      	add	r2, sp, #4
    44ea:	f000 fd1d 	bl	4f28 <_fstat_r>
    44ee:	2800      	cmp	r0, #0
    44f0:	dbf3      	blt.n	44da <__swhatbuf_r+0x12>
    44f2:	23f0      	movs	r3, #240	; 0xf0
    44f4:	9a02      	ldr	r2, [sp, #8]
    44f6:	021b      	lsls	r3, r3, #8
    44f8:	4013      	ands	r3, r2
    44fa:	4a05      	ldr	r2, [pc, #20]	; (4510 <__swhatbuf_r+0x48>)
    44fc:	189b      	adds	r3, r3, r2
    44fe:	425a      	negs	r2, r3
    4500:	4153      	adcs	r3, r2
    4502:	602b      	str	r3, [r5, #0]
    4504:	2380      	movs	r3, #128	; 0x80
    4506:	00db      	lsls	r3, r3, #3
    4508:	2000      	movs	r0, #0
    450a:	6023      	str	r3, [r4, #0]
    450c:	b010      	add	sp, #64	; 0x40
    450e:	bd70      	pop	{r4, r5, r6, pc}
    4510:	ffffe000 	.word	0xffffe000

00004514 <__smakebuf_r>:
    4514:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4516:	2602      	movs	r6, #2
    4518:	898b      	ldrh	r3, [r1, #12]
    451a:	0005      	movs	r5, r0
    451c:	000c      	movs	r4, r1
    451e:	4233      	tst	r3, r6
    4520:	d110      	bne.n	4544 <__smakebuf_r+0x30>
    4522:	ab01      	add	r3, sp, #4
    4524:	466a      	mov	r2, sp
    4526:	f7ff ffcf 	bl	44c8 <__swhatbuf_r>
    452a:	9900      	ldr	r1, [sp, #0]
    452c:	0007      	movs	r7, r0
    452e:	0028      	movs	r0, r5
    4530:	f000 f87e 	bl	4630 <_malloc_r>
    4534:	2800      	cmp	r0, #0
    4536:	d10c      	bne.n	4552 <__smakebuf_r+0x3e>
    4538:	220c      	movs	r2, #12
    453a:	5ea3      	ldrsh	r3, [r4, r2]
    453c:	059a      	lsls	r2, r3, #22
    453e:	d423      	bmi.n	4588 <__smakebuf_r+0x74>
    4540:	4333      	orrs	r3, r6
    4542:	81a3      	strh	r3, [r4, #12]
    4544:	0023      	movs	r3, r4
    4546:	3347      	adds	r3, #71	; 0x47
    4548:	6023      	str	r3, [r4, #0]
    454a:	6123      	str	r3, [r4, #16]
    454c:	2301      	movs	r3, #1
    454e:	6163      	str	r3, [r4, #20]
    4550:	e01a      	b.n	4588 <__smakebuf_r+0x74>
    4552:	2280      	movs	r2, #128	; 0x80
    4554:	4b0d      	ldr	r3, [pc, #52]	; (458c <__smakebuf_r+0x78>)
    4556:	62ab      	str	r3, [r5, #40]	; 0x28
    4558:	89a3      	ldrh	r3, [r4, #12]
    455a:	6020      	str	r0, [r4, #0]
    455c:	4313      	orrs	r3, r2
    455e:	81a3      	strh	r3, [r4, #12]
    4560:	9b00      	ldr	r3, [sp, #0]
    4562:	6120      	str	r0, [r4, #16]
    4564:	6163      	str	r3, [r4, #20]
    4566:	9b01      	ldr	r3, [sp, #4]
    4568:	2b00      	cmp	r3, #0
    456a:	d00a      	beq.n	4582 <__smakebuf_r+0x6e>
    456c:	230e      	movs	r3, #14
    456e:	5ee1      	ldrsh	r1, [r4, r3]
    4570:	0028      	movs	r0, r5
    4572:	f000 fceb 	bl	4f4c <_isatty_r>
    4576:	2800      	cmp	r0, #0
    4578:	d003      	beq.n	4582 <__smakebuf_r+0x6e>
    457a:	2201      	movs	r2, #1
    457c:	89a3      	ldrh	r3, [r4, #12]
    457e:	4313      	orrs	r3, r2
    4580:	81a3      	strh	r3, [r4, #12]
    4582:	89a3      	ldrh	r3, [r4, #12]
    4584:	431f      	orrs	r7, r3
    4586:	81a7      	strh	r7, [r4, #12]
    4588:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    458a:	46c0      	nop			; (mov r8, r8)
    458c:	0000431d 	.word	0x0000431d

00004590 <malloc>:
    4590:	b510      	push	{r4, lr}
    4592:	4b03      	ldr	r3, [pc, #12]	; (45a0 <malloc+0x10>)
    4594:	0001      	movs	r1, r0
    4596:	6818      	ldr	r0, [r3, #0]
    4598:	f000 f84a 	bl	4630 <_malloc_r>
    459c:	bd10      	pop	{r4, pc}
    459e:	46c0      	nop			; (mov r8, r8)
    45a0:	2000006c 	.word	0x2000006c

000045a4 <_free_r>:
    45a4:	b530      	push	{r4, r5, lr}
    45a6:	2900      	cmp	r1, #0
    45a8:	d03e      	beq.n	4628 <_free_r+0x84>
    45aa:	3904      	subs	r1, #4
    45ac:	680b      	ldr	r3, [r1, #0]
    45ae:	2b00      	cmp	r3, #0
    45b0:	da00      	bge.n	45b4 <_free_r+0x10>
    45b2:	18c9      	adds	r1, r1, r3
    45b4:	4a1d      	ldr	r2, [pc, #116]	; (462c <_free_r+0x88>)
    45b6:	6813      	ldr	r3, [r2, #0]
    45b8:	0014      	movs	r4, r2
    45ba:	2b00      	cmp	r3, #0
    45bc:	d102      	bne.n	45c4 <_free_r+0x20>
    45be:	604b      	str	r3, [r1, #4]
    45c0:	6011      	str	r1, [r2, #0]
    45c2:	e031      	b.n	4628 <_free_r+0x84>
    45c4:	428b      	cmp	r3, r1
    45c6:	d90d      	bls.n	45e4 <_free_r+0x40>
    45c8:	680a      	ldr	r2, [r1, #0]
    45ca:	1888      	adds	r0, r1, r2
    45cc:	4283      	cmp	r3, r0
    45ce:	d103      	bne.n	45d8 <_free_r+0x34>
    45d0:	6818      	ldr	r0, [r3, #0]
    45d2:	685b      	ldr	r3, [r3, #4]
    45d4:	1882      	adds	r2, r0, r2
    45d6:	600a      	str	r2, [r1, #0]
    45d8:	604b      	str	r3, [r1, #4]
    45da:	6021      	str	r1, [r4, #0]
    45dc:	e024      	b.n	4628 <_free_r+0x84>
    45de:	428a      	cmp	r2, r1
    45e0:	d803      	bhi.n	45ea <_free_r+0x46>
    45e2:	0013      	movs	r3, r2
    45e4:	685a      	ldr	r2, [r3, #4]
    45e6:	2a00      	cmp	r2, #0
    45e8:	d1f9      	bne.n	45de <_free_r+0x3a>
    45ea:	681d      	ldr	r5, [r3, #0]
    45ec:	195c      	adds	r4, r3, r5
    45ee:	428c      	cmp	r4, r1
    45f0:	d10b      	bne.n	460a <_free_r+0x66>
    45f2:	6809      	ldr	r1, [r1, #0]
    45f4:	1869      	adds	r1, r5, r1
    45f6:	1858      	adds	r0, r3, r1
    45f8:	6019      	str	r1, [r3, #0]
    45fa:	4282      	cmp	r2, r0
    45fc:	d114      	bne.n	4628 <_free_r+0x84>
    45fe:	6810      	ldr	r0, [r2, #0]
    4600:	6852      	ldr	r2, [r2, #4]
    4602:	1841      	adds	r1, r0, r1
    4604:	6019      	str	r1, [r3, #0]
    4606:	605a      	str	r2, [r3, #4]
    4608:	e00e      	b.n	4628 <_free_r+0x84>
    460a:	428c      	cmp	r4, r1
    460c:	d902      	bls.n	4614 <_free_r+0x70>
    460e:	230c      	movs	r3, #12
    4610:	6003      	str	r3, [r0, #0]
    4612:	e009      	b.n	4628 <_free_r+0x84>
    4614:	6808      	ldr	r0, [r1, #0]
    4616:	180c      	adds	r4, r1, r0
    4618:	42a2      	cmp	r2, r4
    461a:	d103      	bne.n	4624 <_free_r+0x80>
    461c:	6814      	ldr	r4, [r2, #0]
    461e:	6852      	ldr	r2, [r2, #4]
    4620:	1820      	adds	r0, r4, r0
    4622:	6008      	str	r0, [r1, #0]
    4624:	604a      	str	r2, [r1, #4]
    4626:	6059      	str	r1, [r3, #4]
    4628:	bd30      	pop	{r4, r5, pc}
    462a:	46c0      	nop			; (mov r8, r8)
    462c:	200000c8 	.word	0x200000c8

00004630 <_malloc_r>:
    4630:	2303      	movs	r3, #3
    4632:	b570      	push	{r4, r5, r6, lr}
    4634:	1ccd      	adds	r5, r1, #3
    4636:	439d      	bics	r5, r3
    4638:	3508      	adds	r5, #8
    463a:	0006      	movs	r6, r0
    463c:	2d0c      	cmp	r5, #12
    463e:	d201      	bcs.n	4644 <_malloc_r+0x14>
    4640:	250c      	movs	r5, #12
    4642:	e005      	b.n	4650 <_malloc_r+0x20>
    4644:	2d00      	cmp	r5, #0
    4646:	da03      	bge.n	4650 <_malloc_r+0x20>
    4648:	230c      	movs	r3, #12
    464a:	2000      	movs	r0, #0
    464c:	6033      	str	r3, [r6, #0]
    464e:	e040      	b.n	46d2 <_malloc_r+0xa2>
    4650:	42a9      	cmp	r1, r5
    4652:	d8f9      	bhi.n	4648 <_malloc_r+0x18>
    4654:	4b1f      	ldr	r3, [pc, #124]	; (46d4 <_malloc_r+0xa4>)
    4656:	681c      	ldr	r4, [r3, #0]
    4658:	001a      	movs	r2, r3
    465a:	0021      	movs	r1, r4
    465c:	2900      	cmp	r1, #0
    465e:	d013      	beq.n	4688 <_malloc_r+0x58>
    4660:	680b      	ldr	r3, [r1, #0]
    4662:	1b5b      	subs	r3, r3, r5
    4664:	d40d      	bmi.n	4682 <_malloc_r+0x52>
    4666:	2b0b      	cmp	r3, #11
    4668:	d902      	bls.n	4670 <_malloc_r+0x40>
    466a:	600b      	str	r3, [r1, #0]
    466c:	18cc      	adds	r4, r1, r3
    466e:	e01e      	b.n	46ae <_malloc_r+0x7e>
    4670:	428c      	cmp	r4, r1
    4672:	d102      	bne.n	467a <_malloc_r+0x4a>
    4674:	6863      	ldr	r3, [r4, #4]
    4676:	6013      	str	r3, [r2, #0]
    4678:	e01a      	b.n	46b0 <_malloc_r+0x80>
    467a:	684b      	ldr	r3, [r1, #4]
    467c:	6063      	str	r3, [r4, #4]
    467e:	000c      	movs	r4, r1
    4680:	e016      	b.n	46b0 <_malloc_r+0x80>
    4682:	000c      	movs	r4, r1
    4684:	6849      	ldr	r1, [r1, #4]
    4686:	e7e9      	b.n	465c <_malloc_r+0x2c>
    4688:	4c13      	ldr	r4, [pc, #76]	; (46d8 <_malloc_r+0xa8>)
    468a:	6823      	ldr	r3, [r4, #0]
    468c:	2b00      	cmp	r3, #0
    468e:	d103      	bne.n	4698 <_malloc_r+0x68>
    4690:	0030      	movs	r0, r6
    4692:	f000 faf7 	bl	4c84 <_sbrk_r>
    4696:	6020      	str	r0, [r4, #0]
    4698:	0029      	movs	r1, r5
    469a:	0030      	movs	r0, r6
    469c:	f000 faf2 	bl	4c84 <_sbrk_r>
    46a0:	1c43      	adds	r3, r0, #1
    46a2:	d0d1      	beq.n	4648 <_malloc_r+0x18>
    46a4:	2303      	movs	r3, #3
    46a6:	1cc4      	adds	r4, r0, #3
    46a8:	439c      	bics	r4, r3
    46aa:	42a0      	cmp	r0, r4
    46ac:	d10a      	bne.n	46c4 <_malloc_r+0x94>
    46ae:	6025      	str	r5, [r4, #0]
    46b0:	0020      	movs	r0, r4
    46b2:	2207      	movs	r2, #7
    46b4:	300b      	adds	r0, #11
    46b6:	1d23      	adds	r3, r4, #4
    46b8:	4390      	bics	r0, r2
    46ba:	1ac3      	subs	r3, r0, r3
    46bc:	d009      	beq.n	46d2 <_malloc_r+0xa2>
    46be:	425a      	negs	r2, r3
    46c0:	50e2      	str	r2, [r4, r3]
    46c2:	e006      	b.n	46d2 <_malloc_r+0xa2>
    46c4:	1a21      	subs	r1, r4, r0
    46c6:	0030      	movs	r0, r6
    46c8:	f000 fadc 	bl	4c84 <_sbrk_r>
    46cc:	1c43      	adds	r3, r0, #1
    46ce:	d1ee      	bne.n	46ae <_malloc_r+0x7e>
    46d0:	e7ba      	b.n	4648 <_malloc_r+0x18>
    46d2:	bd70      	pop	{r4, r5, r6, pc}
    46d4:	200000c8 	.word	0x200000c8
    46d8:	200000c4 	.word	0x200000c4

000046dc <__sfputc_r>:
    46dc:	6893      	ldr	r3, [r2, #8]
    46de:	b510      	push	{r4, lr}
    46e0:	3b01      	subs	r3, #1
    46e2:	6093      	str	r3, [r2, #8]
    46e4:	2b00      	cmp	r3, #0
    46e6:	da05      	bge.n	46f4 <__sfputc_r+0x18>
    46e8:	6994      	ldr	r4, [r2, #24]
    46ea:	42a3      	cmp	r3, r4
    46ec:	db08      	blt.n	4700 <__sfputc_r+0x24>
    46ee:	b2cb      	uxtb	r3, r1
    46f0:	2b0a      	cmp	r3, #10
    46f2:	d005      	beq.n	4700 <__sfputc_r+0x24>
    46f4:	6813      	ldr	r3, [r2, #0]
    46f6:	1c58      	adds	r0, r3, #1
    46f8:	6010      	str	r0, [r2, #0]
    46fa:	7019      	strb	r1, [r3, #0]
    46fc:	b2c8      	uxtb	r0, r1
    46fe:	e001      	b.n	4704 <__sfputc_r+0x28>
    4700:	f000 fb1e 	bl	4d40 <__swbuf_r>
    4704:	bd10      	pop	{r4, pc}

00004706 <__sfputs_r>:
    4706:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4708:	0006      	movs	r6, r0
    470a:	000f      	movs	r7, r1
    470c:	0014      	movs	r4, r2
    470e:	18d5      	adds	r5, r2, r3
    4710:	42ac      	cmp	r4, r5
    4712:	d008      	beq.n	4726 <__sfputs_r+0x20>
    4714:	7821      	ldrb	r1, [r4, #0]
    4716:	003a      	movs	r2, r7
    4718:	0030      	movs	r0, r6
    471a:	f7ff ffdf 	bl	46dc <__sfputc_r>
    471e:	3401      	adds	r4, #1
    4720:	1c43      	adds	r3, r0, #1
    4722:	d1f5      	bne.n	4710 <__sfputs_r+0xa>
    4724:	e000      	b.n	4728 <__sfputs_r+0x22>
    4726:	2000      	movs	r0, #0
    4728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000472c <_vfiprintf_r>:
    472c:	b5f0      	push	{r4, r5, r6, r7, lr}
    472e:	b09f      	sub	sp, #124	; 0x7c
    4730:	0006      	movs	r6, r0
    4732:	000f      	movs	r7, r1
    4734:	9202      	str	r2, [sp, #8]
    4736:	9305      	str	r3, [sp, #20]
    4738:	2800      	cmp	r0, #0
    473a:	d004      	beq.n	4746 <_vfiprintf_r+0x1a>
    473c:	6983      	ldr	r3, [r0, #24]
    473e:	2b00      	cmp	r3, #0
    4740:	d101      	bne.n	4746 <_vfiprintf_r+0x1a>
    4742:	f7ff fe2d 	bl	43a0 <__sinit>
    4746:	4b7f      	ldr	r3, [pc, #508]	; (4944 <_vfiprintf_r+0x218>)
    4748:	429f      	cmp	r7, r3
    474a:	d101      	bne.n	4750 <_vfiprintf_r+0x24>
    474c:	6877      	ldr	r7, [r6, #4]
    474e:	e008      	b.n	4762 <_vfiprintf_r+0x36>
    4750:	4b7d      	ldr	r3, [pc, #500]	; (4948 <_vfiprintf_r+0x21c>)
    4752:	429f      	cmp	r7, r3
    4754:	d101      	bne.n	475a <_vfiprintf_r+0x2e>
    4756:	68b7      	ldr	r7, [r6, #8]
    4758:	e003      	b.n	4762 <_vfiprintf_r+0x36>
    475a:	4b7c      	ldr	r3, [pc, #496]	; (494c <_vfiprintf_r+0x220>)
    475c:	429f      	cmp	r7, r3
    475e:	d100      	bne.n	4762 <_vfiprintf_r+0x36>
    4760:	68f7      	ldr	r7, [r6, #12]
    4762:	89bb      	ldrh	r3, [r7, #12]
    4764:	071b      	lsls	r3, r3, #28
    4766:	d50a      	bpl.n	477e <_vfiprintf_r+0x52>
    4768:	693b      	ldr	r3, [r7, #16]
    476a:	2b00      	cmp	r3, #0
    476c:	d007      	beq.n	477e <_vfiprintf_r+0x52>
    476e:	2300      	movs	r3, #0
    4770:	ad06      	add	r5, sp, #24
    4772:	616b      	str	r3, [r5, #20]
    4774:	3320      	adds	r3, #32
    4776:	766b      	strb	r3, [r5, #25]
    4778:	3310      	adds	r3, #16
    477a:	76ab      	strb	r3, [r5, #26]
    477c:	e03d      	b.n	47fa <_vfiprintf_r+0xce>
    477e:	0039      	movs	r1, r7
    4780:	0030      	movs	r0, r6
    4782:	f000 fb49 	bl	4e18 <__swsetup_r>
    4786:	2800      	cmp	r0, #0
    4788:	d0f1      	beq.n	476e <_vfiprintf_r+0x42>
    478a:	2001      	movs	r0, #1
    478c:	4240      	negs	r0, r0
    478e:	e0d6      	b.n	493e <_vfiprintf_r+0x212>
    4790:	9a05      	ldr	r2, [sp, #20]
    4792:	1d11      	adds	r1, r2, #4
    4794:	6812      	ldr	r2, [r2, #0]
    4796:	9105      	str	r1, [sp, #20]
    4798:	2a00      	cmp	r2, #0
    479a:	da00      	bge.n	479e <_vfiprintf_r+0x72>
    479c:	e07f      	b.n	489e <_vfiprintf_r+0x172>
    479e:	9209      	str	r2, [sp, #36]	; 0x24
    47a0:	3401      	adds	r4, #1
    47a2:	7823      	ldrb	r3, [r4, #0]
    47a4:	2b2e      	cmp	r3, #46	; 0x2e
    47a6:	d100      	bne.n	47aa <_vfiprintf_r+0x7e>
    47a8:	e08d      	b.n	48c6 <_vfiprintf_r+0x19a>
    47aa:	7821      	ldrb	r1, [r4, #0]
    47ac:	2203      	movs	r2, #3
    47ae:	4868      	ldr	r0, [pc, #416]	; (4950 <_vfiprintf_r+0x224>)
    47b0:	f000 fbf2 	bl	4f98 <memchr>
    47b4:	2800      	cmp	r0, #0
    47b6:	d007      	beq.n	47c8 <_vfiprintf_r+0x9c>
    47b8:	4b65      	ldr	r3, [pc, #404]	; (4950 <_vfiprintf_r+0x224>)
    47ba:	682a      	ldr	r2, [r5, #0]
    47bc:	1ac0      	subs	r0, r0, r3
    47be:	2340      	movs	r3, #64	; 0x40
    47c0:	4083      	lsls	r3, r0
    47c2:	4313      	orrs	r3, r2
    47c4:	602b      	str	r3, [r5, #0]
    47c6:	3401      	adds	r4, #1
    47c8:	7821      	ldrb	r1, [r4, #0]
    47ca:	1c63      	adds	r3, r4, #1
    47cc:	2206      	movs	r2, #6
    47ce:	4861      	ldr	r0, [pc, #388]	; (4954 <_vfiprintf_r+0x228>)
    47d0:	9302      	str	r3, [sp, #8]
    47d2:	7629      	strb	r1, [r5, #24]
    47d4:	f000 fbe0 	bl	4f98 <memchr>
    47d8:	2800      	cmp	r0, #0
    47da:	d100      	bne.n	47de <_vfiprintf_r+0xb2>
    47dc:	e09d      	b.n	491a <_vfiprintf_r+0x1ee>
    47de:	4b5e      	ldr	r3, [pc, #376]	; (4958 <_vfiprintf_r+0x22c>)
    47e0:	2b00      	cmp	r3, #0
    47e2:	d000      	beq.n	47e6 <_vfiprintf_r+0xba>
    47e4:	e090      	b.n	4908 <_vfiprintf_r+0x1dc>
    47e6:	2207      	movs	r2, #7
    47e8:	9b05      	ldr	r3, [sp, #20]
    47ea:	3307      	adds	r3, #7
    47ec:	4393      	bics	r3, r2
    47ee:	3308      	adds	r3, #8
    47f0:	9305      	str	r3, [sp, #20]
    47f2:	696b      	ldr	r3, [r5, #20]
    47f4:	9a03      	ldr	r2, [sp, #12]
    47f6:	189b      	adds	r3, r3, r2
    47f8:	616b      	str	r3, [r5, #20]
    47fa:	9c02      	ldr	r4, [sp, #8]
    47fc:	7823      	ldrb	r3, [r4, #0]
    47fe:	2b00      	cmp	r3, #0
    4800:	d104      	bne.n	480c <_vfiprintf_r+0xe0>
    4802:	9b02      	ldr	r3, [sp, #8]
    4804:	1ae3      	subs	r3, r4, r3
    4806:	9304      	str	r3, [sp, #16]
    4808:	d012      	beq.n	4830 <_vfiprintf_r+0x104>
    480a:	e003      	b.n	4814 <_vfiprintf_r+0xe8>
    480c:	2b25      	cmp	r3, #37	; 0x25
    480e:	d0f8      	beq.n	4802 <_vfiprintf_r+0xd6>
    4810:	3401      	adds	r4, #1
    4812:	e7f3      	b.n	47fc <_vfiprintf_r+0xd0>
    4814:	9b04      	ldr	r3, [sp, #16]
    4816:	9a02      	ldr	r2, [sp, #8]
    4818:	0039      	movs	r1, r7
    481a:	0030      	movs	r0, r6
    481c:	f7ff ff73 	bl	4706 <__sfputs_r>
    4820:	1c43      	adds	r3, r0, #1
    4822:	d100      	bne.n	4826 <_vfiprintf_r+0xfa>
    4824:	e086      	b.n	4934 <_vfiprintf_r+0x208>
    4826:	696a      	ldr	r2, [r5, #20]
    4828:	9b04      	ldr	r3, [sp, #16]
    482a:	4694      	mov	ip, r2
    482c:	4463      	add	r3, ip
    482e:	616b      	str	r3, [r5, #20]
    4830:	7823      	ldrb	r3, [r4, #0]
    4832:	2b00      	cmp	r3, #0
    4834:	d07e      	beq.n	4934 <_vfiprintf_r+0x208>
    4836:	2201      	movs	r2, #1
    4838:	2300      	movs	r3, #0
    483a:	4252      	negs	r2, r2
    483c:	606a      	str	r2, [r5, #4]
    483e:	a902      	add	r1, sp, #8
    4840:	3254      	adds	r2, #84	; 0x54
    4842:	1852      	adds	r2, r2, r1
    4844:	3401      	adds	r4, #1
    4846:	602b      	str	r3, [r5, #0]
    4848:	60eb      	str	r3, [r5, #12]
    484a:	60ab      	str	r3, [r5, #8]
    484c:	7013      	strb	r3, [r2, #0]
    484e:	65ab      	str	r3, [r5, #88]	; 0x58
    4850:	7821      	ldrb	r1, [r4, #0]
    4852:	2205      	movs	r2, #5
    4854:	4841      	ldr	r0, [pc, #260]	; (495c <_vfiprintf_r+0x230>)
    4856:	f000 fb9f 	bl	4f98 <memchr>
    485a:	2800      	cmp	r0, #0
    485c:	d008      	beq.n	4870 <_vfiprintf_r+0x144>
    485e:	4b3f      	ldr	r3, [pc, #252]	; (495c <_vfiprintf_r+0x230>)
    4860:	682a      	ldr	r2, [r5, #0]
    4862:	1ac0      	subs	r0, r0, r3
    4864:	2301      	movs	r3, #1
    4866:	4083      	lsls	r3, r0
    4868:	4313      	orrs	r3, r2
    486a:	602b      	str	r3, [r5, #0]
    486c:	3401      	adds	r4, #1
    486e:	e7ef      	b.n	4850 <_vfiprintf_r+0x124>
    4870:	682b      	ldr	r3, [r5, #0]
    4872:	06da      	lsls	r2, r3, #27
    4874:	d504      	bpl.n	4880 <_vfiprintf_r+0x154>
    4876:	2253      	movs	r2, #83	; 0x53
    4878:	2120      	movs	r1, #32
    487a:	a802      	add	r0, sp, #8
    487c:	1812      	adds	r2, r2, r0
    487e:	7011      	strb	r1, [r2, #0]
    4880:	071a      	lsls	r2, r3, #28
    4882:	d504      	bpl.n	488e <_vfiprintf_r+0x162>
    4884:	2253      	movs	r2, #83	; 0x53
    4886:	212b      	movs	r1, #43	; 0x2b
    4888:	a802      	add	r0, sp, #8
    488a:	1812      	adds	r2, r2, r0
    488c:	7011      	strb	r1, [r2, #0]
    488e:	7822      	ldrb	r2, [r4, #0]
    4890:	2a2a      	cmp	r2, #42	; 0x2a
    4892:	d100      	bne.n	4896 <_vfiprintf_r+0x16a>
    4894:	e77c      	b.n	4790 <_vfiprintf_r+0x64>
    4896:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4898:	2000      	movs	r0, #0
    489a:	210a      	movs	r1, #10
    489c:	e005      	b.n	48aa <_vfiprintf_r+0x17e>
    489e:	4252      	negs	r2, r2
    48a0:	60ea      	str	r2, [r5, #12]
    48a2:	2202      	movs	r2, #2
    48a4:	4313      	orrs	r3, r2
    48a6:	602b      	str	r3, [r5, #0]
    48a8:	e77a      	b.n	47a0 <_vfiprintf_r+0x74>
    48aa:	7822      	ldrb	r2, [r4, #0]
    48ac:	3a30      	subs	r2, #48	; 0x30
    48ae:	2a09      	cmp	r2, #9
    48b0:	d804      	bhi.n	48bc <_vfiprintf_r+0x190>
    48b2:	434b      	muls	r3, r1
    48b4:	3401      	adds	r4, #1
    48b6:	189b      	adds	r3, r3, r2
    48b8:	2001      	movs	r0, #1
    48ba:	e7f6      	b.n	48aa <_vfiprintf_r+0x17e>
    48bc:	2800      	cmp	r0, #0
    48be:	d100      	bne.n	48c2 <_vfiprintf_r+0x196>
    48c0:	e76f      	b.n	47a2 <_vfiprintf_r+0x76>
    48c2:	9309      	str	r3, [sp, #36]	; 0x24
    48c4:	e76d      	b.n	47a2 <_vfiprintf_r+0x76>
    48c6:	7863      	ldrb	r3, [r4, #1]
    48c8:	2b2a      	cmp	r3, #42	; 0x2a
    48ca:	d10a      	bne.n	48e2 <_vfiprintf_r+0x1b6>
    48cc:	9b05      	ldr	r3, [sp, #20]
    48ce:	3402      	adds	r4, #2
    48d0:	1d1a      	adds	r2, r3, #4
    48d2:	681b      	ldr	r3, [r3, #0]
    48d4:	9205      	str	r2, [sp, #20]
    48d6:	2b00      	cmp	r3, #0
    48d8:	da01      	bge.n	48de <_vfiprintf_r+0x1b2>
    48da:	2301      	movs	r3, #1
    48dc:	425b      	negs	r3, r3
    48de:	9307      	str	r3, [sp, #28]
    48e0:	e763      	b.n	47aa <_vfiprintf_r+0x7e>
    48e2:	2300      	movs	r3, #0
    48e4:	200a      	movs	r0, #10
    48e6:	001a      	movs	r2, r3
    48e8:	3401      	adds	r4, #1
    48ea:	606b      	str	r3, [r5, #4]
    48ec:	7821      	ldrb	r1, [r4, #0]
    48ee:	3930      	subs	r1, #48	; 0x30
    48f0:	2909      	cmp	r1, #9
    48f2:	d804      	bhi.n	48fe <_vfiprintf_r+0x1d2>
    48f4:	4342      	muls	r2, r0
    48f6:	3401      	adds	r4, #1
    48f8:	1852      	adds	r2, r2, r1
    48fa:	2301      	movs	r3, #1
    48fc:	e7f6      	b.n	48ec <_vfiprintf_r+0x1c0>
    48fe:	2b00      	cmp	r3, #0
    4900:	d100      	bne.n	4904 <_vfiprintf_r+0x1d8>
    4902:	e752      	b.n	47aa <_vfiprintf_r+0x7e>
    4904:	9207      	str	r2, [sp, #28]
    4906:	e750      	b.n	47aa <_vfiprintf_r+0x7e>
    4908:	ab05      	add	r3, sp, #20
    490a:	9300      	str	r3, [sp, #0]
    490c:	003a      	movs	r2, r7
    490e:	4b14      	ldr	r3, [pc, #80]	; (4960 <_vfiprintf_r+0x234>)
    4910:	0029      	movs	r1, r5
    4912:	0030      	movs	r0, r6
    4914:	e000      	b.n	4918 <_vfiprintf_r+0x1ec>
    4916:	bf00      	nop
    4918:	e007      	b.n	492a <_vfiprintf_r+0x1fe>
    491a:	ab05      	add	r3, sp, #20
    491c:	9300      	str	r3, [sp, #0]
    491e:	003a      	movs	r2, r7
    4920:	4b0f      	ldr	r3, [pc, #60]	; (4960 <_vfiprintf_r+0x234>)
    4922:	0029      	movs	r1, r5
    4924:	0030      	movs	r0, r6
    4926:	f000 f88b 	bl	4a40 <_printf_i>
    492a:	9003      	str	r0, [sp, #12]
    492c:	9b03      	ldr	r3, [sp, #12]
    492e:	3301      	adds	r3, #1
    4930:	d000      	beq.n	4934 <_vfiprintf_r+0x208>
    4932:	e75e      	b.n	47f2 <_vfiprintf_r+0xc6>
    4934:	89bb      	ldrh	r3, [r7, #12]
    4936:	065b      	lsls	r3, r3, #25
    4938:	d500      	bpl.n	493c <_vfiprintf_r+0x210>
    493a:	e726      	b.n	478a <_vfiprintf_r+0x5e>
    493c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    493e:	b01f      	add	sp, #124	; 0x7c
    4940:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4942:	46c0      	nop			; (mov r8, r8)
    4944:	00005148 	.word	0x00005148
    4948:	00005168 	.word	0x00005168
    494c:	00005188 	.word	0x00005188
    4950:	000051ae 	.word	0x000051ae
    4954:	000051b2 	.word	0x000051b2
    4958:	00000000 	.word	0x00000000
    495c:	000051a8 	.word	0x000051a8
    4960:	00004707 	.word	0x00004707

00004964 <_printf_common>:
    4964:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4966:	0017      	movs	r7, r2
    4968:	9301      	str	r3, [sp, #4]
    496a:	688a      	ldr	r2, [r1, #8]
    496c:	690b      	ldr	r3, [r1, #16]
    496e:	9000      	str	r0, [sp, #0]
    4970:	000c      	movs	r4, r1
    4972:	4293      	cmp	r3, r2
    4974:	da00      	bge.n	4978 <_printf_common+0x14>
    4976:	0013      	movs	r3, r2
    4978:	0022      	movs	r2, r4
    497a:	603b      	str	r3, [r7, #0]
    497c:	3243      	adds	r2, #67	; 0x43
    497e:	7812      	ldrb	r2, [r2, #0]
    4980:	2a00      	cmp	r2, #0
    4982:	d001      	beq.n	4988 <_printf_common+0x24>
    4984:	3301      	adds	r3, #1
    4986:	603b      	str	r3, [r7, #0]
    4988:	6823      	ldr	r3, [r4, #0]
    498a:	069b      	lsls	r3, r3, #26
    498c:	d502      	bpl.n	4994 <_printf_common+0x30>
    498e:	683b      	ldr	r3, [r7, #0]
    4990:	3302      	adds	r3, #2
    4992:	603b      	str	r3, [r7, #0]
    4994:	2506      	movs	r5, #6
    4996:	6823      	ldr	r3, [r4, #0]
    4998:	401d      	ands	r5, r3
    499a:	d01e      	beq.n	49da <_printf_common+0x76>
    499c:	0023      	movs	r3, r4
    499e:	3343      	adds	r3, #67	; 0x43
    49a0:	781b      	ldrb	r3, [r3, #0]
    49a2:	1e5a      	subs	r2, r3, #1
    49a4:	4193      	sbcs	r3, r2
    49a6:	6822      	ldr	r2, [r4, #0]
    49a8:	0692      	lsls	r2, r2, #26
    49aa:	d51c      	bpl.n	49e6 <_printf_common+0x82>
    49ac:	2030      	movs	r0, #48	; 0x30
    49ae:	18e1      	adds	r1, r4, r3
    49b0:	3143      	adds	r1, #67	; 0x43
    49b2:	7008      	strb	r0, [r1, #0]
    49b4:	0021      	movs	r1, r4
    49b6:	1c5a      	adds	r2, r3, #1
    49b8:	3145      	adds	r1, #69	; 0x45
    49ba:	7809      	ldrb	r1, [r1, #0]
    49bc:	18a2      	adds	r2, r4, r2
    49be:	3243      	adds	r2, #67	; 0x43
    49c0:	3302      	adds	r3, #2
    49c2:	7011      	strb	r1, [r2, #0]
    49c4:	e00f      	b.n	49e6 <_printf_common+0x82>
    49c6:	0022      	movs	r2, r4
    49c8:	2301      	movs	r3, #1
    49ca:	3219      	adds	r2, #25
    49cc:	9901      	ldr	r1, [sp, #4]
    49ce:	9800      	ldr	r0, [sp, #0]
    49d0:	9e08      	ldr	r6, [sp, #32]
    49d2:	47b0      	blx	r6
    49d4:	1c43      	adds	r3, r0, #1
    49d6:	d00e      	beq.n	49f6 <_printf_common+0x92>
    49d8:	3501      	adds	r5, #1
    49da:	68e3      	ldr	r3, [r4, #12]
    49dc:	683a      	ldr	r2, [r7, #0]
    49de:	1a9b      	subs	r3, r3, r2
    49e0:	429d      	cmp	r5, r3
    49e2:	dbf0      	blt.n	49c6 <_printf_common+0x62>
    49e4:	e7da      	b.n	499c <_printf_common+0x38>
    49e6:	0022      	movs	r2, r4
    49e8:	9901      	ldr	r1, [sp, #4]
    49ea:	3243      	adds	r2, #67	; 0x43
    49ec:	9800      	ldr	r0, [sp, #0]
    49ee:	9d08      	ldr	r5, [sp, #32]
    49f0:	47a8      	blx	r5
    49f2:	1c43      	adds	r3, r0, #1
    49f4:	d102      	bne.n	49fc <_printf_common+0x98>
    49f6:	2001      	movs	r0, #1
    49f8:	4240      	negs	r0, r0
    49fa:	e020      	b.n	4a3e <_printf_common+0xda>
    49fc:	2306      	movs	r3, #6
    49fe:	6820      	ldr	r0, [r4, #0]
    4a00:	68e1      	ldr	r1, [r4, #12]
    4a02:	683a      	ldr	r2, [r7, #0]
    4a04:	4003      	ands	r3, r0
    4a06:	2500      	movs	r5, #0
    4a08:	2b04      	cmp	r3, #4
    4a0a:	d103      	bne.n	4a14 <_printf_common+0xb0>
    4a0c:	1a8d      	subs	r5, r1, r2
    4a0e:	43eb      	mvns	r3, r5
    4a10:	17db      	asrs	r3, r3, #31
    4a12:	401d      	ands	r5, r3
    4a14:	68a3      	ldr	r3, [r4, #8]
    4a16:	6922      	ldr	r2, [r4, #16]
    4a18:	4293      	cmp	r3, r2
    4a1a:	dd01      	ble.n	4a20 <_printf_common+0xbc>
    4a1c:	1a9b      	subs	r3, r3, r2
    4a1e:	18ed      	adds	r5, r5, r3
    4a20:	2700      	movs	r7, #0
    4a22:	42bd      	cmp	r5, r7
    4a24:	d00a      	beq.n	4a3c <_printf_common+0xd8>
    4a26:	0022      	movs	r2, r4
    4a28:	2301      	movs	r3, #1
    4a2a:	321a      	adds	r2, #26
    4a2c:	9901      	ldr	r1, [sp, #4]
    4a2e:	9800      	ldr	r0, [sp, #0]
    4a30:	9e08      	ldr	r6, [sp, #32]
    4a32:	47b0      	blx	r6
    4a34:	1c43      	adds	r3, r0, #1
    4a36:	d0de      	beq.n	49f6 <_printf_common+0x92>
    4a38:	3701      	adds	r7, #1
    4a3a:	e7f2      	b.n	4a22 <_printf_common+0xbe>
    4a3c:	2000      	movs	r0, #0
    4a3e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004a40 <_printf_i>:
    4a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    4a42:	b08b      	sub	sp, #44	; 0x2c
    4a44:	9206      	str	r2, [sp, #24]
    4a46:	000a      	movs	r2, r1
    4a48:	3243      	adds	r2, #67	; 0x43
    4a4a:	9307      	str	r3, [sp, #28]
    4a4c:	9005      	str	r0, [sp, #20]
    4a4e:	9204      	str	r2, [sp, #16]
    4a50:	7e0a      	ldrb	r2, [r1, #24]
    4a52:	000c      	movs	r4, r1
    4a54:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4a56:	2a6e      	cmp	r2, #110	; 0x6e
    4a58:	d100      	bne.n	4a5c <_printf_i+0x1c>
    4a5a:	e0ab      	b.n	4bb4 <_printf_i+0x174>
    4a5c:	d811      	bhi.n	4a82 <_printf_i+0x42>
    4a5e:	2a63      	cmp	r2, #99	; 0x63
    4a60:	d022      	beq.n	4aa8 <_printf_i+0x68>
    4a62:	d809      	bhi.n	4a78 <_printf_i+0x38>
    4a64:	2a00      	cmp	r2, #0
    4a66:	d100      	bne.n	4a6a <_printf_i+0x2a>
    4a68:	e0b5      	b.n	4bd6 <_printf_i+0x196>
    4a6a:	2a58      	cmp	r2, #88	; 0x58
    4a6c:	d000      	beq.n	4a70 <_printf_i+0x30>
    4a6e:	e0c5      	b.n	4bfc <_printf_i+0x1bc>
    4a70:	3145      	adds	r1, #69	; 0x45
    4a72:	700a      	strb	r2, [r1, #0]
    4a74:	4a81      	ldr	r2, [pc, #516]	; (4c7c <_printf_i+0x23c>)
    4a76:	e04f      	b.n	4b18 <_printf_i+0xd8>
    4a78:	2a64      	cmp	r2, #100	; 0x64
    4a7a:	d01d      	beq.n	4ab8 <_printf_i+0x78>
    4a7c:	2a69      	cmp	r2, #105	; 0x69
    4a7e:	d01b      	beq.n	4ab8 <_printf_i+0x78>
    4a80:	e0bc      	b.n	4bfc <_printf_i+0x1bc>
    4a82:	2a73      	cmp	r2, #115	; 0x73
    4a84:	d100      	bne.n	4a88 <_printf_i+0x48>
    4a86:	e0aa      	b.n	4bde <_printf_i+0x19e>
    4a88:	d809      	bhi.n	4a9e <_printf_i+0x5e>
    4a8a:	2a6f      	cmp	r2, #111	; 0x6f
    4a8c:	d029      	beq.n	4ae2 <_printf_i+0xa2>
    4a8e:	2a70      	cmp	r2, #112	; 0x70
    4a90:	d000      	beq.n	4a94 <_printf_i+0x54>
    4a92:	e0b3      	b.n	4bfc <_printf_i+0x1bc>
    4a94:	2220      	movs	r2, #32
    4a96:	6809      	ldr	r1, [r1, #0]
    4a98:	430a      	orrs	r2, r1
    4a9a:	6022      	str	r2, [r4, #0]
    4a9c:	e037      	b.n	4b0e <_printf_i+0xce>
    4a9e:	2a75      	cmp	r2, #117	; 0x75
    4aa0:	d01f      	beq.n	4ae2 <_printf_i+0xa2>
    4aa2:	2a78      	cmp	r2, #120	; 0x78
    4aa4:	d033      	beq.n	4b0e <_printf_i+0xce>
    4aa6:	e0a9      	b.n	4bfc <_printf_i+0x1bc>
    4aa8:	000e      	movs	r6, r1
    4aaa:	681a      	ldr	r2, [r3, #0]
    4aac:	3642      	adds	r6, #66	; 0x42
    4aae:	1d11      	adds	r1, r2, #4
    4ab0:	6019      	str	r1, [r3, #0]
    4ab2:	6813      	ldr	r3, [r2, #0]
    4ab4:	7033      	strb	r3, [r6, #0]
    4ab6:	e0a4      	b.n	4c02 <_printf_i+0x1c2>
    4ab8:	6821      	ldr	r1, [r4, #0]
    4aba:	681a      	ldr	r2, [r3, #0]
    4abc:	0608      	lsls	r0, r1, #24
    4abe:	d406      	bmi.n	4ace <_printf_i+0x8e>
    4ac0:	0649      	lsls	r1, r1, #25
    4ac2:	d504      	bpl.n	4ace <_printf_i+0x8e>
    4ac4:	1d11      	adds	r1, r2, #4
    4ac6:	6019      	str	r1, [r3, #0]
    4ac8:	2300      	movs	r3, #0
    4aca:	5ed5      	ldrsh	r5, [r2, r3]
    4acc:	e002      	b.n	4ad4 <_printf_i+0x94>
    4ace:	1d11      	adds	r1, r2, #4
    4ad0:	6019      	str	r1, [r3, #0]
    4ad2:	6815      	ldr	r5, [r2, #0]
    4ad4:	2d00      	cmp	r5, #0
    4ad6:	da3b      	bge.n	4b50 <_printf_i+0x110>
    4ad8:	232d      	movs	r3, #45	; 0x2d
    4ada:	9a04      	ldr	r2, [sp, #16]
    4adc:	426d      	negs	r5, r5
    4ade:	7013      	strb	r3, [r2, #0]
    4ae0:	e036      	b.n	4b50 <_printf_i+0x110>
    4ae2:	6821      	ldr	r1, [r4, #0]
    4ae4:	681a      	ldr	r2, [r3, #0]
    4ae6:	0608      	lsls	r0, r1, #24
    4ae8:	d406      	bmi.n	4af8 <_printf_i+0xb8>
    4aea:	0649      	lsls	r1, r1, #25
    4aec:	d504      	bpl.n	4af8 <_printf_i+0xb8>
    4aee:	6815      	ldr	r5, [r2, #0]
    4af0:	1d11      	adds	r1, r2, #4
    4af2:	6019      	str	r1, [r3, #0]
    4af4:	b2ad      	uxth	r5, r5
    4af6:	e002      	b.n	4afe <_printf_i+0xbe>
    4af8:	1d11      	adds	r1, r2, #4
    4afa:	6019      	str	r1, [r3, #0]
    4afc:	6815      	ldr	r5, [r2, #0]
    4afe:	4b5f      	ldr	r3, [pc, #380]	; (4c7c <_printf_i+0x23c>)
    4b00:	7e22      	ldrb	r2, [r4, #24]
    4b02:	9303      	str	r3, [sp, #12]
    4b04:	2708      	movs	r7, #8
    4b06:	2a6f      	cmp	r2, #111	; 0x6f
    4b08:	d01d      	beq.n	4b46 <_printf_i+0x106>
    4b0a:	270a      	movs	r7, #10
    4b0c:	e01b      	b.n	4b46 <_printf_i+0x106>
    4b0e:	0022      	movs	r2, r4
    4b10:	2178      	movs	r1, #120	; 0x78
    4b12:	3245      	adds	r2, #69	; 0x45
    4b14:	7011      	strb	r1, [r2, #0]
    4b16:	4a5a      	ldr	r2, [pc, #360]	; (4c80 <_printf_i+0x240>)
    4b18:	6819      	ldr	r1, [r3, #0]
    4b1a:	9203      	str	r2, [sp, #12]
    4b1c:	1d08      	adds	r0, r1, #4
    4b1e:	6822      	ldr	r2, [r4, #0]
    4b20:	6018      	str	r0, [r3, #0]
    4b22:	680d      	ldr	r5, [r1, #0]
    4b24:	0610      	lsls	r0, r2, #24
    4b26:	d402      	bmi.n	4b2e <_printf_i+0xee>
    4b28:	0650      	lsls	r0, r2, #25
    4b2a:	d500      	bpl.n	4b2e <_printf_i+0xee>
    4b2c:	b2ad      	uxth	r5, r5
    4b2e:	07d3      	lsls	r3, r2, #31
    4b30:	d502      	bpl.n	4b38 <_printf_i+0xf8>
    4b32:	2320      	movs	r3, #32
    4b34:	431a      	orrs	r2, r3
    4b36:	6022      	str	r2, [r4, #0]
    4b38:	2710      	movs	r7, #16
    4b3a:	2d00      	cmp	r5, #0
    4b3c:	d103      	bne.n	4b46 <_printf_i+0x106>
    4b3e:	2320      	movs	r3, #32
    4b40:	6822      	ldr	r2, [r4, #0]
    4b42:	439a      	bics	r2, r3
    4b44:	6022      	str	r2, [r4, #0]
    4b46:	0023      	movs	r3, r4
    4b48:	2200      	movs	r2, #0
    4b4a:	3343      	adds	r3, #67	; 0x43
    4b4c:	701a      	strb	r2, [r3, #0]
    4b4e:	e002      	b.n	4b56 <_printf_i+0x116>
    4b50:	270a      	movs	r7, #10
    4b52:	4b4a      	ldr	r3, [pc, #296]	; (4c7c <_printf_i+0x23c>)
    4b54:	9303      	str	r3, [sp, #12]
    4b56:	6863      	ldr	r3, [r4, #4]
    4b58:	60a3      	str	r3, [r4, #8]
    4b5a:	2b00      	cmp	r3, #0
    4b5c:	db09      	blt.n	4b72 <_printf_i+0x132>
    4b5e:	2204      	movs	r2, #4
    4b60:	6821      	ldr	r1, [r4, #0]
    4b62:	4391      	bics	r1, r2
    4b64:	6021      	str	r1, [r4, #0]
    4b66:	2d00      	cmp	r5, #0
    4b68:	d105      	bne.n	4b76 <_printf_i+0x136>
    4b6a:	9e04      	ldr	r6, [sp, #16]
    4b6c:	2b00      	cmp	r3, #0
    4b6e:	d011      	beq.n	4b94 <_printf_i+0x154>
    4b70:	e07b      	b.n	4c6a <_printf_i+0x22a>
    4b72:	2d00      	cmp	r5, #0
    4b74:	d079      	beq.n	4c6a <_printf_i+0x22a>
    4b76:	9e04      	ldr	r6, [sp, #16]
    4b78:	0028      	movs	r0, r5
    4b7a:	0039      	movs	r1, r7
    4b7c:	f7fd fd42 	bl	2604 <__aeabi_uidivmod>
    4b80:	9b03      	ldr	r3, [sp, #12]
    4b82:	3e01      	subs	r6, #1
    4b84:	5c5b      	ldrb	r3, [r3, r1]
    4b86:	0028      	movs	r0, r5
    4b88:	7033      	strb	r3, [r6, #0]
    4b8a:	0039      	movs	r1, r7
    4b8c:	f7fd fcb4 	bl	24f8 <__aeabi_uidiv>
    4b90:	1e05      	subs	r5, r0, #0
    4b92:	d1f1      	bne.n	4b78 <_printf_i+0x138>
    4b94:	2f08      	cmp	r7, #8
    4b96:	d109      	bne.n	4bac <_printf_i+0x16c>
    4b98:	6823      	ldr	r3, [r4, #0]
    4b9a:	07db      	lsls	r3, r3, #31
    4b9c:	d506      	bpl.n	4bac <_printf_i+0x16c>
    4b9e:	6863      	ldr	r3, [r4, #4]
    4ba0:	6922      	ldr	r2, [r4, #16]
    4ba2:	4293      	cmp	r3, r2
    4ba4:	dc02      	bgt.n	4bac <_printf_i+0x16c>
    4ba6:	2330      	movs	r3, #48	; 0x30
    4ba8:	3e01      	subs	r6, #1
    4baa:	7033      	strb	r3, [r6, #0]
    4bac:	9b04      	ldr	r3, [sp, #16]
    4bae:	1b9b      	subs	r3, r3, r6
    4bb0:	6123      	str	r3, [r4, #16]
    4bb2:	e02b      	b.n	4c0c <_printf_i+0x1cc>
    4bb4:	6809      	ldr	r1, [r1, #0]
    4bb6:	681a      	ldr	r2, [r3, #0]
    4bb8:	0608      	lsls	r0, r1, #24
    4bba:	d407      	bmi.n	4bcc <_printf_i+0x18c>
    4bbc:	0649      	lsls	r1, r1, #25
    4bbe:	d505      	bpl.n	4bcc <_printf_i+0x18c>
    4bc0:	1d11      	adds	r1, r2, #4
    4bc2:	6019      	str	r1, [r3, #0]
    4bc4:	6813      	ldr	r3, [r2, #0]
    4bc6:	8aa2      	ldrh	r2, [r4, #20]
    4bc8:	801a      	strh	r2, [r3, #0]
    4bca:	e004      	b.n	4bd6 <_printf_i+0x196>
    4bcc:	1d11      	adds	r1, r2, #4
    4bce:	6019      	str	r1, [r3, #0]
    4bd0:	6813      	ldr	r3, [r2, #0]
    4bd2:	6962      	ldr	r2, [r4, #20]
    4bd4:	601a      	str	r2, [r3, #0]
    4bd6:	2300      	movs	r3, #0
    4bd8:	9e04      	ldr	r6, [sp, #16]
    4bda:	6123      	str	r3, [r4, #16]
    4bdc:	e016      	b.n	4c0c <_printf_i+0x1cc>
    4bde:	681a      	ldr	r2, [r3, #0]
    4be0:	1d11      	adds	r1, r2, #4
    4be2:	6019      	str	r1, [r3, #0]
    4be4:	6816      	ldr	r6, [r2, #0]
    4be6:	2100      	movs	r1, #0
    4be8:	6862      	ldr	r2, [r4, #4]
    4bea:	0030      	movs	r0, r6
    4bec:	f000 f9d4 	bl	4f98 <memchr>
    4bf0:	2800      	cmp	r0, #0
    4bf2:	d001      	beq.n	4bf8 <_printf_i+0x1b8>
    4bf4:	1b80      	subs	r0, r0, r6
    4bf6:	6060      	str	r0, [r4, #4]
    4bf8:	6863      	ldr	r3, [r4, #4]
    4bfa:	e003      	b.n	4c04 <_printf_i+0x1c4>
    4bfc:	0026      	movs	r6, r4
    4bfe:	3642      	adds	r6, #66	; 0x42
    4c00:	7032      	strb	r2, [r6, #0]
    4c02:	2301      	movs	r3, #1
    4c04:	6123      	str	r3, [r4, #16]
    4c06:	2300      	movs	r3, #0
    4c08:	9a04      	ldr	r2, [sp, #16]
    4c0a:	7013      	strb	r3, [r2, #0]
    4c0c:	9b07      	ldr	r3, [sp, #28]
    4c0e:	aa09      	add	r2, sp, #36	; 0x24
    4c10:	9300      	str	r3, [sp, #0]
    4c12:	0021      	movs	r1, r4
    4c14:	9b06      	ldr	r3, [sp, #24]
    4c16:	9805      	ldr	r0, [sp, #20]
    4c18:	f7ff fea4 	bl	4964 <_printf_common>
    4c1c:	1c43      	adds	r3, r0, #1
    4c1e:	d102      	bne.n	4c26 <_printf_i+0x1e6>
    4c20:	2001      	movs	r0, #1
    4c22:	4240      	negs	r0, r0
    4c24:	e027      	b.n	4c76 <_printf_i+0x236>
    4c26:	6923      	ldr	r3, [r4, #16]
    4c28:	0032      	movs	r2, r6
    4c2a:	9906      	ldr	r1, [sp, #24]
    4c2c:	9805      	ldr	r0, [sp, #20]
    4c2e:	9d07      	ldr	r5, [sp, #28]
    4c30:	47a8      	blx	r5
    4c32:	1c43      	adds	r3, r0, #1
    4c34:	d0f4      	beq.n	4c20 <_printf_i+0x1e0>
    4c36:	6823      	ldr	r3, [r4, #0]
    4c38:	2500      	movs	r5, #0
    4c3a:	079b      	lsls	r3, r3, #30
    4c3c:	d40f      	bmi.n	4c5e <_printf_i+0x21e>
    4c3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4c40:	68e0      	ldr	r0, [r4, #12]
    4c42:	4298      	cmp	r0, r3
    4c44:	da17      	bge.n	4c76 <_printf_i+0x236>
    4c46:	0018      	movs	r0, r3
    4c48:	e015      	b.n	4c76 <_printf_i+0x236>
    4c4a:	0022      	movs	r2, r4
    4c4c:	2301      	movs	r3, #1
    4c4e:	3219      	adds	r2, #25
    4c50:	9906      	ldr	r1, [sp, #24]
    4c52:	9805      	ldr	r0, [sp, #20]
    4c54:	9e07      	ldr	r6, [sp, #28]
    4c56:	47b0      	blx	r6
    4c58:	1c43      	adds	r3, r0, #1
    4c5a:	d0e1      	beq.n	4c20 <_printf_i+0x1e0>
    4c5c:	3501      	adds	r5, #1
    4c5e:	68e3      	ldr	r3, [r4, #12]
    4c60:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4c62:	1a9b      	subs	r3, r3, r2
    4c64:	429d      	cmp	r5, r3
    4c66:	dbf0      	blt.n	4c4a <_printf_i+0x20a>
    4c68:	e7e9      	b.n	4c3e <_printf_i+0x1fe>
    4c6a:	0026      	movs	r6, r4
    4c6c:	9b03      	ldr	r3, [sp, #12]
    4c6e:	3642      	adds	r6, #66	; 0x42
    4c70:	781b      	ldrb	r3, [r3, #0]
    4c72:	7033      	strb	r3, [r6, #0]
    4c74:	e78e      	b.n	4b94 <_printf_i+0x154>
    4c76:	b00b      	add	sp, #44	; 0x2c
    4c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c7a:	46c0      	nop			; (mov r8, r8)
    4c7c:	000051b9 	.word	0x000051b9
    4c80:	000051ca 	.word	0x000051ca

00004c84 <_sbrk_r>:
    4c84:	2300      	movs	r3, #0
    4c86:	b570      	push	{r4, r5, r6, lr}
    4c88:	4c06      	ldr	r4, [pc, #24]	; (4ca4 <_sbrk_r+0x20>)
    4c8a:	0005      	movs	r5, r0
    4c8c:	0008      	movs	r0, r1
    4c8e:	6023      	str	r3, [r4, #0]
    4c90:	f7fd fb92 	bl	23b8 <_sbrk>
    4c94:	1c43      	adds	r3, r0, #1
    4c96:	d103      	bne.n	4ca0 <_sbrk_r+0x1c>
    4c98:	6823      	ldr	r3, [r4, #0]
    4c9a:	2b00      	cmp	r3, #0
    4c9c:	d000      	beq.n	4ca0 <_sbrk_r+0x1c>
    4c9e:	602b      	str	r3, [r5, #0]
    4ca0:	bd70      	pop	{r4, r5, r6, pc}
    4ca2:	46c0      	nop			; (mov r8, r8)
    4ca4:	200001c8 	.word	0x200001c8

00004ca8 <__sread>:
    4ca8:	b570      	push	{r4, r5, r6, lr}
    4caa:	000c      	movs	r4, r1
    4cac:	250e      	movs	r5, #14
    4cae:	5f49      	ldrsh	r1, [r1, r5]
    4cb0:	f000 f97e 	bl	4fb0 <_read_r>
    4cb4:	2800      	cmp	r0, #0
    4cb6:	db03      	blt.n	4cc0 <__sread+0x18>
    4cb8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    4cba:	181b      	adds	r3, r3, r0
    4cbc:	6563      	str	r3, [r4, #84]	; 0x54
    4cbe:	e003      	b.n	4cc8 <__sread+0x20>
    4cc0:	89a2      	ldrh	r2, [r4, #12]
    4cc2:	4b02      	ldr	r3, [pc, #8]	; (4ccc <__sread+0x24>)
    4cc4:	4013      	ands	r3, r2
    4cc6:	81a3      	strh	r3, [r4, #12]
    4cc8:	bd70      	pop	{r4, r5, r6, pc}
    4cca:	46c0      	nop			; (mov r8, r8)
    4ccc:	ffffefff 	.word	0xffffefff

00004cd0 <__swrite>:
    4cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4cd2:	001f      	movs	r7, r3
    4cd4:	898b      	ldrh	r3, [r1, #12]
    4cd6:	0005      	movs	r5, r0
    4cd8:	000c      	movs	r4, r1
    4cda:	0016      	movs	r6, r2
    4cdc:	05db      	lsls	r3, r3, #23
    4cde:	d505      	bpl.n	4cec <__swrite+0x1c>
    4ce0:	230e      	movs	r3, #14
    4ce2:	5ec9      	ldrsh	r1, [r1, r3]
    4ce4:	2200      	movs	r2, #0
    4ce6:	2302      	movs	r3, #2
    4ce8:	f000 f942 	bl	4f70 <_lseek_r>
    4cec:	89a2      	ldrh	r2, [r4, #12]
    4cee:	4b05      	ldr	r3, [pc, #20]	; (4d04 <__swrite+0x34>)
    4cf0:	0028      	movs	r0, r5
    4cf2:	4013      	ands	r3, r2
    4cf4:	81a3      	strh	r3, [r4, #12]
    4cf6:	0032      	movs	r2, r6
    4cf8:	230e      	movs	r3, #14
    4cfa:	5ee1      	ldrsh	r1, [r4, r3]
    4cfc:	003b      	movs	r3, r7
    4cfe:	f000 f877 	bl	4df0 <_write_r>
    4d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4d04:	ffffefff 	.word	0xffffefff

00004d08 <__sseek>:
    4d08:	b570      	push	{r4, r5, r6, lr}
    4d0a:	000c      	movs	r4, r1
    4d0c:	250e      	movs	r5, #14
    4d0e:	5f49      	ldrsh	r1, [r1, r5]
    4d10:	f000 f92e 	bl	4f70 <_lseek_r>
    4d14:	89a3      	ldrh	r3, [r4, #12]
    4d16:	1c42      	adds	r2, r0, #1
    4d18:	d103      	bne.n	4d22 <__sseek+0x1a>
    4d1a:	4a05      	ldr	r2, [pc, #20]	; (4d30 <__sseek+0x28>)
    4d1c:	4013      	ands	r3, r2
    4d1e:	81a3      	strh	r3, [r4, #12]
    4d20:	e004      	b.n	4d2c <__sseek+0x24>
    4d22:	2280      	movs	r2, #128	; 0x80
    4d24:	0152      	lsls	r2, r2, #5
    4d26:	4313      	orrs	r3, r2
    4d28:	81a3      	strh	r3, [r4, #12]
    4d2a:	6560      	str	r0, [r4, #84]	; 0x54
    4d2c:	bd70      	pop	{r4, r5, r6, pc}
    4d2e:	46c0      	nop			; (mov r8, r8)
    4d30:	ffffefff 	.word	0xffffefff

00004d34 <__sclose>:
    4d34:	b510      	push	{r4, lr}
    4d36:	230e      	movs	r3, #14
    4d38:	5ec9      	ldrsh	r1, [r1, r3]
    4d3a:	f000 f8e3 	bl	4f04 <_close_r>
    4d3e:	bd10      	pop	{r4, pc}

00004d40 <__swbuf_r>:
    4d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d42:	0005      	movs	r5, r0
    4d44:	000f      	movs	r7, r1
    4d46:	0014      	movs	r4, r2
    4d48:	2800      	cmp	r0, #0
    4d4a:	d004      	beq.n	4d56 <__swbuf_r+0x16>
    4d4c:	6983      	ldr	r3, [r0, #24]
    4d4e:	2b00      	cmp	r3, #0
    4d50:	d101      	bne.n	4d56 <__swbuf_r+0x16>
    4d52:	f7ff fb25 	bl	43a0 <__sinit>
    4d56:	4b23      	ldr	r3, [pc, #140]	; (4de4 <__swbuf_r+0xa4>)
    4d58:	429c      	cmp	r4, r3
    4d5a:	d101      	bne.n	4d60 <__swbuf_r+0x20>
    4d5c:	686c      	ldr	r4, [r5, #4]
    4d5e:	e008      	b.n	4d72 <__swbuf_r+0x32>
    4d60:	4b21      	ldr	r3, [pc, #132]	; (4de8 <__swbuf_r+0xa8>)
    4d62:	429c      	cmp	r4, r3
    4d64:	d101      	bne.n	4d6a <__swbuf_r+0x2a>
    4d66:	68ac      	ldr	r4, [r5, #8]
    4d68:	e003      	b.n	4d72 <__swbuf_r+0x32>
    4d6a:	4b20      	ldr	r3, [pc, #128]	; (4dec <__swbuf_r+0xac>)
    4d6c:	429c      	cmp	r4, r3
    4d6e:	d100      	bne.n	4d72 <__swbuf_r+0x32>
    4d70:	68ec      	ldr	r4, [r5, #12]
    4d72:	69a3      	ldr	r3, [r4, #24]
    4d74:	60a3      	str	r3, [r4, #8]
    4d76:	89a3      	ldrh	r3, [r4, #12]
    4d78:	071b      	lsls	r3, r3, #28
    4d7a:	d50a      	bpl.n	4d92 <__swbuf_r+0x52>
    4d7c:	6923      	ldr	r3, [r4, #16]
    4d7e:	2b00      	cmp	r3, #0
    4d80:	d007      	beq.n	4d92 <__swbuf_r+0x52>
    4d82:	6823      	ldr	r3, [r4, #0]
    4d84:	6922      	ldr	r2, [r4, #16]
    4d86:	b2fe      	uxtb	r6, r7
    4d88:	1a98      	subs	r0, r3, r2
    4d8a:	6963      	ldr	r3, [r4, #20]
    4d8c:	4298      	cmp	r0, r3
    4d8e:	db0f      	blt.n	4db0 <__swbuf_r+0x70>
    4d90:	e008      	b.n	4da4 <__swbuf_r+0x64>
    4d92:	0021      	movs	r1, r4
    4d94:	0028      	movs	r0, r5
    4d96:	f000 f83f 	bl	4e18 <__swsetup_r>
    4d9a:	2800      	cmp	r0, #0
    4d9c:	d0f1      	beq.n	4d82 <__swbuf_r+0x42>
    4d9e:	2001      	movs	r0, #1
    4da0:	4240      	negs	r0, r0
    4da2:	e01d      	b.n	4de0 <__swbuf_r+0xa0>
    4da4:	0021      	movs	r1, r4
    4da6:	0028      	movs	r0, r5
    4da8:	f7ff fa8c 	bl	42c4 <_fflush_r>
    4dac:	2800      	cmp	r0, #0
    4dae:	d1f6      	bne.n	4d9e <__swbuf_r+0x5e>
    4db0:	68a3      	ldr	r3, [r4, #8]
    4db2:	3001      	adds	r0, #1
    4db4:	3b01      	subs	r3, #1
    4db6:	60a3      	str	r3, [r4, #8]
    4db8:	6823      	ldr	r3, [r4, #0]
    4dba:	1c5a      	adds	r2, r3, #1
    4dbc:	6022      	str	r2, [r4, #0]
    4dbe:	701f      	strb	r7, [r3, #0]
    4dc0:	6963      	ldr	r3, [r4, #20]
    4dc2:	4298      	cmp	r0, r3
    4dc4:	d005      	beq.n	4dd2 <__swbuf_r+0x92>
    4dc6:	89a3      	ldrh	r3, [r4, #12]
    4dc8:	0030      	movs	r0, r6
    4dca:	07db      	lsls	r3, r3, #31
    4dcc:	d508      	bpl.n	4de0 <__swbuf_r+0xa0>
    4dce:	2e0a      	cmp	r6, #10
    4dd0:	d106      	bne.n	4de0 <__swbuf_r+0xa0>
    4dd2:	0021      	movs	r1, r4
    4dd4:	0028      	movs	r0, r5
    4dd6:	f7ff fa75 	bl	42c4 <_fflush_r>
    4dda:	2800      	cmp	r0, #0
    4ddc:	d1df      	bne.n	4d9e <__swbuf_r+0x5e>
    4dde:	0030      	movs	r0, r6
    4de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4de2:	46c0      	nop			; (mov r8, r8)
    4de4:	00005148 	.word	0x00005148
    4de8:	00005168 	.word	0x00005168
    4dec:	00005188 	.word	0x00005188

00004df0 <_write_r>:
    4df0:	b570      	push	{r4, r5, r6, lr}
    4df2:	0005      	movs	r5, r0
    4df4:	0008      	movs	r0, r1
    4df6:	0011      	movs	r1, r2
    4df8:	2200      	movs	r2, #0
    4dfa:	4c06      	ldr	r4, [pc, #24]	; (4e14 <_write_r+0x24>)
    4dfc:	6022      	str	r2, [r4, #0]
    4dfe:	001a      	movs	r2, r3
    4e00:	f7fb fc24 	bl	64c <_write>
    4e04:	1c43      	adds	r3, r0, #1
    4e06:	d103      	bne.n	4e10 <_write_r+0x20>
    4e08:	6823      	ldr	r3, [r4, #0]
    4e0a:	2b00      	cmp	r3, #0
    4e0c:	d000      	beq.n	4e10 <_write_r+0x20>
    4e0e:	602b      	str	r3, [r5, #0]
    4e10:	bd70      	pop	{r4, r5, r6, pc}
    4e12:	46c0      	nop			; (mov r8, r8)
    4e14:	200001c8 	.word	0x200001c8

00004e18 <__swsetup_r>:
    4e18:	4b36      	ldr	r3, [pc, #216]	; (4ef4 <__swsetup_r+0xdc>)
    4e1a:	b570      	push	{r4, r5, r6, lr}
    4e1c:	681d      	ldr	r5, [r3, #0]
    4e1e:	0006      	movs	r6, r0
    4e20:	000c      	movs	r4, r1
    4e22:	2d00      	cmp	r5, #0
    4e24:	d005      	beq.n	4e32 <__swsetup_r+0x1a>
    4e26:	69ab      	ldr	r3, [r5, #24]
    4e28:	2b00      	cmp	r3, #0
    4e2a:	d102      	bne.n	4e32 <__swsetup_r+0x1a>
    4e2c:	0028      	movs	r0, r5
    4e2e:	f7ff fab7 	bl	43a0 <__sinit>
    4e32:	4b31      	ldr	r3, [pc, #196]	; (4ef8 <__swsetup_r+0xe0>)
    4e34:	429c      	cmp	r4, r3
    4e36:	d101      	bne.n	4e3c <__swsetup_r+0x24>
    4e38:	686c      	ldr	r4, [r5, #4]
    4e3a:	e008      	b.n	4e4e <__swsetup_r+0x36>
    4e3c:	4b2f      	ldr	r3, [pc, #188]	; (4efc <__swsetup_r+0xe4>)
    4e3e:	429c      	cmp	r4, r3
    4e40:	d101      	bne.n	4e46 <__swsetup_r+0x2e>
    4e42:	68ac      	ldr	r4, [r5, #8]
    4e44:	e003      	b.n	4e4e <__swsetup_r+0x36>
    4e46:	4b2e      	ldr	r3, [pc, #184]	; (4f00 <__swsetup_r+0xe8>)
    4e48:	429c      	cmp	r4, r3
    4e4a:	d100      	bne.n	4e4e <__swsetup_r+0x36>
    4e4c:	68ec      	ldr	r4, [r5, #12]
    4e4e:	220c      	movs	r2, #12
    4e50:	5ea3      	ldrsh	r3, [r4, r2]
    4e52:	b29a      	uxth	r2, r3
    4e54:	0711      	lsls	r1, r2, #28
    4e56:	d423      	bmi.n	4ea0 <__swsetup_r+0x88>
    4e58:	06d1      	lsls	r1, r2, #27
    4e5a:	d407      	bmi.n	4e6c <__swsetup_r+0x54>
    4e5c:	2209      	movs	r2, #9
    4e5e:	2001      	movs	r0, #1
    4e60:	6032      	str	r2, [r6, #0]
    4e62:	3237      	adds	r2, #55	; 0x37
    4e64:	4313      	orrs	r3, r2
    4e66:	81a3      	strh	r3, [r4, #12]
    4e68:	4240      	negs	r0, r0
    4e6a:	e042      	b.n	4ef2 <__swsetup_r+0xda>
    4e6c:	0753      	lsls	r3, r2, #29
    4e6e:	d513      	bpl.n	4e98 <__swsetup_r+0x80>
    4e70:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4e72:	2900      	cmp	r1, #0
    4e74:	d008      	beq.n	4e88 <__swsetup_r+0x70>
    4e76:	0023      	movs	r3, r4
    4e78:	3344      	adds	r3, #68	; 0x44
    4e7a:	4299      	cmp	r1, r3
    4e7c:	d002      	beq.n	4e84 <__swsetup_r+0x6c>
    4e7e:	0030      	movs	r0, r6
    4e80:	f7ff fb90 	bl	45a4 <_free_r>
    4e84:	2300      	movs	r3, #0
    4e86:	6363      	str	r3, [r4, #52]	; 0x34
    4e88:	2224      	movs	r2, #36	; 0x24
    4e8a:	89a3      	ldrh	r3, [r4, #12]
    4e8c:	4393      	bics	r3, r2
    4e8e:	81a3      	strh	r3, [r4, #12]
    4e90:	2300      	movs	r3, #0
    4e92:	6063      	str	r3, [r4, #4]
    4e94:	6923      	ldr	r3, [r4, #16]
    4e96:	6023      	str	r3, [r4, #0]
    4e98:	2208      	movs	r2, #8
    4e9a:	89a3      	ldrh	r3, [r4, #12]
    4e9c:	4313      	orrs	r3, r2
    4e9e:	81a3      	strh	r3, [r4, #12]
    4ea0:	6923      	ldr	r3, [r4, #16]
    4ea2:	2b00      	cmp	r3, #0
    4ea4:	d10b      	bne.n	4ebe <__swsetup_r+0xa6>
    4ea6:	23a0      	movs	r3, #160	; 0xa0
    4ea8:	89a2      	ldrh	r2, [r4, #12]
    4eaa:	009b      	lsls	r3, r3, #2
    4eac:	4013      	ands	r3, r2
    4eae:	2280      	movs	r2, #128	; 0x80
    4eb0:	0092      	lsls	r2, r2, #2
    4eb2:	4293      	cmp	r3, r2
    4eb4:	d003      	beq.n	4ebe <__swsetup_r+0xa6>
    4eb6:	0021      	movs	r1, r4
    4eb8:	0030      	movs	r0, r6
    4eba:	f7ff fb2b 	bl	4514 <__smakebuf_r>
    4ebe:	2301      	movs	r3, #1
    4ec0:	89a2      	ldrh	r2, [r4, #12]
    4ec2:	4013      	ands	r3, r2
    4ec4:	d005      	beq.n	4ed2 <__swsetup_r+0xba>
    4ec6:	2300      	movs	r3, #0
    4ec8:	60a3      	str	r3, [r4, #8]
    4eca:	6963      	ldr	r3, [r4, #20]
    4ecc:	425b      	negs	r3, r3
    4ece:	61a3      	str	r3, [r4, #24]
    4ed0:	e003      	b.n	4eda <__swsetup_r+0xc2>
    4ed2:	0792      	lsls	r2, r2, #30
    4ed4:	d400      	bmi.n	4ed8 <__swsetup_r+0xc0>
    4ed6:	6963      	ldr	r3, [r4, #20]
    4ed8:	60a3      	str	r3, [r4, #8]
    4eda:	2000      	movs	r0, #0
    4edc:	6923      	ldr	r3, [r4, #16]
    4ede:	4283      	cmp	r3, r0
    4ee0:	d107      	bne.n	4ef2 <__swsetup_r+0xda>
    4ee2:	220c      	movs	r2, #12
    4ee4:	5ea3      	ldrsh	r3, [r4, r2]
    4ee6:	061a      	lsls	r2, r3, #24
    4ee8:	d503      	bpl.n	4ef2 <__swsetup_r+0xda>
    4eea:	2240      	movs	r2, #64	; 0x40
    4eec:	4313      	orrs	r3, r2
    4eee:	81a3      	strh	r3, [r4, #12]
    4ef0:	3801      	subs	r0, #1
    4ef2:	bd70      	pop	{r4, r5, r6, pc}
    4ef4:	2000006c 	.word	0x2000006c
    4ef8:	00005148 	.word	0x00005148
    4efc:	00005168 	.word	0x00005168
    4f00:	00005188 	.word	0x00005188

00004f04 <_close_r>:
    4f04:	2300      	movs	r3, #0
    4f06:	b570      	push	{r4, r5, r6, lr}
    4f08:	4c06      	ldr	r4, [pc, #24]	; (4f24 <_close_r+0x20>)
    4f0a:	0005      	movs	r5, r0
    4f0c:	0008      	movs	r0, r1
    4f0e:	6023      	str	r3, [r4, #0]
    4f10:	f7fd fa64 	bl	23dc <_close>
    4f14:	1c43      	adds	r3, r0, #1
    4f16:	d103      	bne.n	4f20 <_close_r+0x1c>
    4f18:	6823      	ldr	r3, [r4, #0]
    4f1a:	2b00      	cmp	r3, #0
    4f1c:	d000      	beq.n	4f20 <_close_r+0x1c>
    4f1e:	602b      	str	r3, [r5, #0]
    4f20:	bd70      	pop	{r4, r5, r6, pc}
    4f22:	46c0      	nop			; (mov r8, r8)
    4f24:	200001c8 	.word	0x200001c8

00004f28 <_fstat_r>:
    4f28:	2300      	movs	r3, #0
    4f2a:	b570      	push	{r4, r5, r6, lr}
    4f2c:	4c06      	ldr	r4, [pc, #24]	; (4f48 <_fstat_r+0x20>)
    4f2e:	0005      	movs	r5, r0
    4f30:	0008      	movs	r0, r1
    4f32:	0011      	movs	r1, r2
    4f34:	6023      	str	r3, [r4, #0]
    4f36:	f7fd fa55 	bl	23e4 <_fstat>
    4f3a:	1c43      	adds	r3, r0, #1
    4f3c:	d103      	bne.n	4f46 <_fstat_r+0x1e>
    4f3e:	6823      	ldr	r3, [r4, #0]
    4f40:	2b00      	cmp	r3, #0
    4f42:	d000      	beq.n	4f46 <_fstat_r+0x1e>
    4f44:	602b      	str	r3, [r5, #0]
    4f46:	bd70      	pop	{r4, r5, r6, pc}
    4f48:	200001c8 	.word	0x200001c8

00004f4c <_isatty_r>:
    4f4c:	2300      	movs	r3, #0
    4f4e:	b570      	push	{r4, r5, r6, lr}
    4f50:	4c06      	ldr	r4, [pc, #24]	; (4f6c <_isatty_r+0x20>)
    4f52:	0005      	movs	r5, r0
    4f54:	0008      	movs	r0, r1
    4f56:	6023      	str	r3, [r4, #0]
    4f58:	f7fd fa4a 	bl	23f0 <_isatty>
    4f5c:	1c43      	adds	r3, r0, #1
    4f5e:	d103      	bne.n	4f68 <_isatty_r+0x1c>
    4f60:	6823      	ldr	r3, [r4, #0]
    4f62:	2b00      	cmp	r3, #0
    4f64:	d000      	beq.n	4f68 <_isatty_r+0x1c>
    4f66:	602b      	str	r3, [r5, #0]
    4f68:	bd70      	pop	{r4, r5, r6, pc}
    4f6a:	46c0      	nop			; (mov r8, r8)
    4f6c:	200001c8 	.word	0x200001c8

00004f70 <_lseek_r>:
    4f70:	b570      	push	{r4, r5, r6, lr}
    4f72:	0005      	movs	r5, r0
    4f74:	0008      	movs	r0, r1
    4f76:	0011      	movs	r1, r2
    4f78:	2200      	movs	r2, #0
    4f7a:	4c06      	ldr	r4, [pc, #24]	; (4f94 <_lseek_r+0x24>)
    4f7c:	6022      	str	r2, [r4, #0]
    4f7e:	001a      	movs	r2, r3
    4f80:	f7fd fa38 	bl	23f4 <_lseek>
    4f84:	1c43      	adds	r3, r0, #1
    4f86:	d103      	bne.n	4f90 <_lseek_r+0x20>
    4f88:	6823      	ldr	r3, [r4, #0]
    4f8a:	2b00      	cmp	r3, #0
    4f8c:	d000      	beq.n	4f90 <_lseek_r+0x20>
    4f8e:	602b      	str	r3, [r5, #0]
    4f90:	bd70      	pop	{r4, r5, r6, pc}
    4f92:	46c0      	nop			; (mov r8, r8)
    4f94:	200001c8 	.word	0x200001c8

00004f98 <memchr>:
    4f98:	b2c9      	uxtb	r1, r1
    4f9a:	1882      	adds	r2, r0, r2
    4f9c:	4290      	cmp	r0, r2
    4f9e:	d004      	beq.n	4faa <memchr+0x12>
    4fa0:	7803      	ldrb	r3, [r0, #0]
    4fa2:	428b      	cmp	r3, r1
    4fa4:	d002      	beq.n	4fac <memchr+0x14>
    4fa6:	3001      	adds	r0, #1
    4fa8:	e7f8      	b.n	4f9c <memchr+0x4>
    4faa:	2000      	movs	r0, #0
    4fac:	4770      	bx	lr
	...

00004fb0 <_read_r>:
    4fb0:	b570      	push	{r4, r5, r6, lr}
    4fb2:	0005      	movs	r5, r0
    4fb4:	0008      	movs	r0, r1
    4fb6:	0011      	movs	r1, r2
    4fb8:	2200      	movs	r2, #0
    4fba:	4c06      	ldr	r4, [pc, #24]	; (4fd4 <_read_r+0x24>)
    4fbc:	6022      	str	r2, [r4, #0]
    4fbe:	001a      	movs	r2, r3
    4fc0:	f7fb fb24 	bl	60c <_read>
    4fc4:	1c43      	adds	r3, r0, #1
    4fc6:	d103      	bne.n	4fd0 <_read_r+0x20>
    4fc8:	6823      	ldr	r3, [r4, #0]
    4fca:	2b00      	cmp	r3, #0
    4fcc:	d000      	beq.n	4fd0 <_read_r+0x20>
    4fce:	602b      	str	r3, [r5, #0]
    4fd0:	bd70      	pop	{r4, r5, r6, pc}
    4fd2:	46c0      	nop			; (mov r8, r8)
    4fd4:	200001c8 	.word	0x200001c8
    4fd8:	42000800 	.word	0x42000800
    4fdc:	42000c00 	.word	0x42000c00
    4fe0:	42001000 	.word	0x42001000
    4fe4:	42001400 	.word	0x42001400
    4fe8:	0c0b0a09 	.word	0x0c0b0a09
    4fec:	00001c56 	.word	0x00001c56
    4ff0:	00001c52 	.word	0x00001c52
    4ff4:	00001c52 	.word	0x00001c52
    4ff8:	00001cb0 	.word	0x00001cb0
    4ffc:	00001cb0 	.word	0x00001cb0
    5000:	00001c6a 	.word	0x00001c6a
    5004:	00001c5c 	.word	0x00001c5c
    5008:	00001c70 	.word	0x00001c70
    500c:	00001c9e 	.word	0x00001c9e
    5010:	00001dc4 	.word	0x00001dc4
    5014:	00001da4 	.word	0x00001da4
    5018:	00001da4 	.word	0x00001da4
    501c:	00001e30 	.word	0x00001e30
    5020:	00001db6 	.word	0x00001db6
    5024:	00001dd2 	.word	0x00001dd2
    5028:	00001da8 	.word	0x00001da8
    502c:	00001de0 	.word	0x00001de0
    5030:	00001e20 	.word	0x00001e20
    5034:	313a3331 	.word	0x313a3331
    5038:	33343a37 	.word	0x33343a37
    503c:	00000000 	.word	0x00000000
    5040:	2079614d 	.word	0x2079614d
    5044:	32203920 	.word	0x32203920
    5048:	00373130 	.word	0x00373130
    504c:	434f0a0a 	.word	0x434f0a0a
    5050:	42204f54 	.word	0x42204f54
    5054:	6472616f 	.word	0x6472616f
    5058:	25202d20 	.word	0x25202d20
    505c:	25202c73 	.word	0x25202c73
    5060:	000a0a73 	.word	0x000a0a73
    5064:	34333231 	.word	0x34333231
    5068:	38373635 	.word	0x38373635
    506c:	317c3039 	.word	0x317c3039
    5070:	35343332 	.word	0x35343332
    5074:	39383736 	.word	0x39383736
    5078:	32317c30 	.word	0x32317c30
    507c:	36353433 	.word	0x36353433
    5080:	30393837 	.word	0x30393837
    5084:	3332317c 	.word	0x3332317c
    5088:	37363534 	.word	0x37363534
    508c:	7c303938 	.word	0x7c303938
    5090:	34333231 	.word	0x34333231
    5094:	38373635 	.word	0x38373635
    5098:	317c3039 	.word	0x317c3039
    509c:	35343332 	.word	0x35343332
    50a0:	39383736 	.word	0x39383736
    50a4:	32317c30 	.word	0x32317c30
    50a8:	36353433 	.word	0x36353433
    50ac:	30393837 	.word	0x30393837
    50b0:	3332317c 	.word	0x3332317c
    50b4:	37363534 	.word	0x37363534
    50b8:	7c303938 	.word	0x7c303938
    50bc:	00000000 	.word	0x00000000
    50c0:	00002eb0 	.word	0x00002eb0
    50c4:	00002d7e 	.word	0x00002d7e
    50c8:	00002e84 	.word	0x00002e84
    50cc:	00002d74 	.word	0x00002d74
    50d0:	00002e84 	.word	0x00002e84
    50d4:	00002e8e 	.word	0x00002e8e
    50d8:	00002e84 	.word	0x00002e84
    50dc:	00002d74 	.word	0x00002d74
    50e0:	00002d7e 	.word	0x00002d7e
    50e4:	00002d7e 	.word	0x00002d7e
    50e8:	00002e8e 	.word	0x00002e8e
    50ec:	00002d74 	.word	0x00002d74
    50f0:	00002d6a 	.word	0x00002d6a
    50f4:	00002d6a 	.word	0x00002d6a
    50f8:	00002d6a 	.word	0x00002d6a
    50fc:	000030e0 	.word	0x000030e0
    5100:	000034dc 	.word	0x000034dc
    5104:	0000339c 	.word	0x0000339c
    5108:	0000339c 	.word	0x0000339c
    510c:	0000339a 	.word	0x0000339a
    5110:	000034b4 	.word	0x000034b4
    5114:	000034b4 	.word	0x000034b4
    5118:	000034a6 	.word	0x000034a6
    511c:	0000339a 	.word	0x0000339a
    5120:	000034b4 	.word	0x000034b4
    5124:	000034a6 	.word	0x000034a6
    5128:	000034b4 	.word	0x000034b4
    512c:	0000339a 	.word	0x0000339a
    5130:	000034bc 	.word	0x000034bc
    5134:	000034bc 	.word	0x000034bc
    5138:	000034bc 	.word	0x000034bc
    513c:	000036bc 	.word	0x000036bc
    5140:	00000043 	.word	0x00000043

00005144 <_global_impure_ptr>:
    5144:	2000000c                                ... 

00005148 <__sf_fake_stdin>:
	...

00005168 <__sf_fake_stdout>:
	...

00005188 <__sf_fake_stderr>:
	...
    51a8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    51b8:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    51c8:	31300046 35343332 39383736 64636261     F.0123456789abcd
    51d8:	00006665                                ef..

000051dc <_init>:
    51dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    51de:	46c0      	nop			; (mov r8, r8)
    51e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    51e2:	bc08      	pop	{r3}
    51e4:	469e      	mov	lr, r3
    51e6:	4770      	bx	lr

000051e8 <__init_array_start>:
    51e8:	000000dd 	.word	0x000000dd

000051ec <_fini>:
    51ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    51ee:	46c0      	nop			; (mov r8, r8)
    51f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    51f2:	bc08      	pop	{r3}
    51f4:	469e      	mov	lr, r3
    51f6:	4770      	bx	lr

000051f8 <__fini_array_start>:
    51f8:	000000b5 	.word	0x000000b5
