-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_aa_e
--
-- Generated
--  by:  wig
--  on:  Thu Nov  6 15:59:09 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\autoopen.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_aa_e-rtl-a.vhd,v 1.1 2004/04/06 11:19:47 wig Exp $
-- $Date: 2004/04/06 11:19:47 $
-- $Log: inst_aa_e-rtl-a.vhd,v $
-- Revision 1.1  2004/04/06 11:19:47  wig
-- Adding result/autoopen
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.17 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_aa_e
--
architecture rtl of inst_aa_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_aaa_e	-- 
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_aaa_e
			s_intname	: out	std_ulogic
		-- End of Generated Port for Entity inst_aaa_e
		);
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	s_intname	: std_ulogic; -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			port_aa <= s_intname;  -- __I_O_BIT_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_aaa
		inst_aaa: inst_aaa_e
		port map (
			s_intname => s_intname
		);
		-- End of Generated Instance Port Map for inst_aaa



end rtl;

--
--!End of Architecture/s
-- --------------------------------------------------------------
