; NOTE: Assertions have been autogenerated by test/update_tpde_llc_test_checks.py UTC_ARGS: --version 5
; SPDX-FileCopyrightText: 2025 Contributors to TPDE <https://tpde.org>
;
; SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

; RUN: tpde-llc --target=x86_64 %s | llvm-objdump -d -r --symbolize-operands --x86-asm-syntax=intel - | FileCheck %s -check-prefixes=X64
; RUN: tpde-llc --target=aarch64 %s | %objdump | FileCheck %s -check-prefixes=ARM64

define i32 @empty_switch(i32 %0) {
; X64-LABEL: <empty_switch>:
; X64:         0: e9 00 00 00 00 jmp <L0>
; X64-NEXT:  <L0>:
; X64-NEXT:    5: e9 00 00 00 00 jmp <L1>
; X64-NEXT:  <L1>:
; X64-NEXT:    a: b8 ff ff ff ff mov eax, 0xffffffff
; X64-NEXT:    f: c3 ret
;
; ARM64-LABEL: <empty_switch>:
; ARM64:         b 0x4 <empty_switch+0x4>
; ARM64-NEXT:    b 0x8 <empty_switch+0x8>
; ARM64-NEXT:    mov x0, #0xffffffff // =4294967295
; ARM64-NEXT:    ret
entry:
  switch i32 %0, label %default []
default:
  ret i32 -1
}

define i32 @basic_switch(i32 %0) {
; X64-LABEL: <basic_switch>:
; X64:         10: 83 ff 00 cmp edi, 0x0
; X64-NEXT:    13: 0f 84 1c 00 00 00 je <L0>
; X64-NEXT:    19: 83 ff 01 cmp edi, 0x1
; X64-NEXT:    1c: 0f 84 27 00 00 00 je <L1>
; X64-NEXT:    22: 83 ff 02 cmp edi, 0x2
; X64-NEXT:    25: 0f 84 35 00 00 00 je <L2>
; X64-NEXT:    2b: e9 00 00 00 00 jmp <L3>
; X64-NEXT:  <L3>:
; X64-NEXT:    30: e9 42 00 00 00 jmp <L4>
; X64-NEXT:  <L0>:
; X64-NEXT:    35: 31 c0 xor eax, eax
; X64-NEXT:    37: c3 ret
; X64-NEXT:    38: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    41: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L1>:
; X64-NEXT:    49: b8 01 00 00 00 mov eax, 0x1
; X64-NEXT:    4e: c3 ret
; X64-NEXT:    4f: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    58: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L2>:
; X64-NEXT:    60: b8 02 00 00 00 mov eax, 0x2
; X64-NEXT:    65: c3 ret
; X64-NEXT:    66: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    6f: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L4>:
; X64-NEXT:    77: b8 ff ff ff ff mov eax, 0xffffffff
; X64-NEXT:    7c: c3 ret
; X64-NEXT:    7d: 0f 1f 00 nop dword ptr [rax]
;
; ARM64-LABEL: <basic_switch>:
; ARM64:         cmp w0, #0x0
; ARM64-NEXT:    b.eq 0x30 <basic_switch+0x20>
; ARM64-NEXT:    cmp w0, #0x1
; ARM64-NEXT:    b.eq 0x64 <basic_switch+0x54>
; ARM64-NEXT:    cmp w0, #0x2
; ARM64-NEXT:    b.eq 0x98 <basic_switch+0x88>
; ARM64-NEXT:    b 0x2c <basic_switch+0x1c>
; ARM64-NEXT:    b 0xcc <basic_switch+0xbc>
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0xffffffff // =4294967295
; ARM64-NEXT:    ret
entry:
  switch i32 %0, label %default [ i32 0, label %eq0
                                  i32 1, label %eq1
                                  i32 2, label %eq2]
eq0:
  ret i32 0
eq1:
  ret i32 1
eq2:
  ret i32 2
default:
  ret i32 -1
}

define i32 @switch_table(i32 %0) {
; x64-label: switch_table>:
; x64:    b0: 55 push rbp
; x64:    b1: 48 89 e5 mov rbp, rsp
; x64:    b4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; x64:    bd: 48 81 ec 10 00 00 00 sub rsp, 0x10
; x64:    c4: 83 ff 06 cmp edi, 0x6
; x64:    c7: 0f 87 2f 00 00 00 ja <l0>
; x64:    cd: 89 ff mov edi, edi
; x64:    cf: 48 8d 05 0a 00 00 00 lea rax, <switch_table+0x30>
; x64:    d6: 48 63 3c b8 movsxd rdi, dword ptr [rax + 4*rdi]
; x64:    da: 48 01 f8 add rax, rdi
; x64:    dd: ff e0 jmp rax
; x64:    df: 00 21 add byte ptr [rcx], ah
; x64:    e1: 00 00 add byte ptr [rax], al
; x64:    e3: 00 26 add byte ptr [rsi], ah
; x64:    e5: 00 00 add byte ptr [rax], al
; x64:    e7: 00 2b add byte ptr [rbx], ch
; x64:    e9: 00 00 add byte ptr [rax], al
; x64:    eb: 00 1c 00 add byte ptr [rax + rax], bl
; x64:    ee: 00 00 add byte ptr [rax], al
; x64:    f0: 30 00 xor byte ptr [rax], al
; x64:    f2: 00 00 add byte ptr [rax], al
; x64:    f4: 35 00 00 00 3a xor eax, 0x3a000000
; x64:    f9: 00 00 add byte ptr [rax], al
; x64:    fb: 00 e9 add cl, ch
; x64:    fd: a8 00 test al, 0x0
; x64:    ff: 00 00 add byte ptr [rax], al
; x64:    101: e9 19 00 00 00 jmp <l1>
; x64:    106: e9 2b 00 00 00 jmp <l2>
; x64:    10b: e9 3d 00 00 00 jmp <l3>
; x64:    110: e9 4f 00 00 00 jmp <l4>
; x64:    115: e9 61 00 00 00 jmp <l5>
; x64:    11a: e9 73 00 00 00 jmp <l6>
; x64:  <l1>:
; x64:    11f: b8 00 00 00 00 mov eax, 0x0
; x64:    124: 48 83 c4 10 add rsp, 0x10
; x64:    128: 5d pop rbp
; x64:    129: c3 ret
; x64:  <l2>:
; x64:    136: b8 01 00 00 00 mov eax, 0x1
; x64:    13b: 48 83 c4 10 add rsp, 0x10
; x64:    13f: 5d pop rbp
; x64:    140: c3 ret
; x64:  <l3>:
; x64:    14d: b8 02 00 00 00 mov eax, 0x2
; x64:    152: 48 83 c4 10 add rsp, 0x10
; x64:    156: 5d pop rbp
; x64:    157: c3 ret
; x64:  <l4>:
; x64:    164: b8 04 00 00 00 mov eax, 0x4
; x64:    169: 48 83 c4 10 add rsp, 0x10
; x64:    16d: 5d pop rbp
; x64:    16e: c3 ret
; x64:  <l5>:
; x64:    17b: b8 05 00 00 00 mov eax, 0x5
; x64:    180: 48 83 c4 10 add rsp, 0x10
; x64:    184: 5d pop rbp
; x64:    185: c3 ret
; x64:  <l6>:
; x64:    192: b8 06 00 00 00 mov eax, 0x6
; x64:    197: 48 83 c4 10 add rsp, 0x10
; x64:    19b: 5d pop rbp
; x64:    19c: c3 ret
; x64:    1a9: b8 ff ff ff ff mov eax, 0xffffffff
; x64:    1ae: 48 83 c4 10 add rsp, 0x10
; x64:    1b2: 5d pop rbp
; x64:    1b3: c3 ret
; x64:     ...
; X64-LABEL: <switch_table>:
; X64:         80: 83 ff 06 cmp edi, 0x6
; X64-NEXT:    83: 0f 87 2f 00 00 00 ja <L0>
; X64-NEXT:    89: 89 ff mov edi, edi
; X64-NEXT:    8b: 48 8d 05 0a 00 00 00 lea rax, <switch_table+0x1c>
; X64-NEXT:    92: 48 63 3c b8 movsxd rdi, dword ptr [rax + 4*rdi]
; X64-NEXT:    96: 48 01 f8 add rax, rdi
; X64-NEXT:    99: ff e0 jmp rax
; X64-NEXT:    9b: 90 nop
; X64-NEXT:    9c: 21 00 and dword ptr [rax], eax
; X64-NEXT:    9e: 00 00 add byte ptr [rax], al
; X64-NEXT:    a0: 35 00 00 00 4c xor eax, 0x4c000000
; X64-NEXT:    a5: 00 00 add byte ptr [rax], al
; X64-NEXT:    a7: 00 1c 00 add byte ptr [rax + rax], bl
; X64-NEXT:    aa: 00 00 add byte ptr [rax], al
; X64-NEXT:    ac: 63 00 movsxd eax, dword ptr [rax]
; X64-NEXT:    ae: 00 00 add byte ptr [rax], al
; X64-NEXT:    b0: 7a 00 jp <L1>
; X64-NEXT:  <L1>:
; X64-NEXT:    b2: 00 00 add byte ptr [rax], al
; X64-NEXT:    b4: 91 xchg eax, ecx
; X64-NEXT:    b5: 00 00 add byte ptr [rax], al
; X64-NEXT:    b7: 00 e9 add cl, ch
; X64-NEXT:    b9: 87 00 xchg dword ptr [rax], eax
; X64-NEXT:    bb: 00 00 add byte ptr [rax], al
; X64-NEXT:    bd: 31 c0 xor eax, eax
; X64-NEXT:    bf: c3 ret
; X64-NEXT:    c0: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    c9: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    d1: b8 01 00 00 00 mov eax, 0x1
; X64-NEXT:    d6: c3 ret
; X64-NEXT:    d7: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    e0: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    e8: b8 02 00 00 00 mov eax, 0x2
; X64-NEXT:    ed: c3 ret
; X64-NEXT:    ee: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    f7: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    ff: b8 04 00 00 00 mov eax, 0x4
; X64-NEXT:    104: c3 ret
; X64-NEXT:    105: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    10e: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    116: b8 05 00 00 00 mov eax, 0x5
; X64-NEXT:    11b: c3 ret
; X64-NEXT:    11c: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    125: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    12d: b8 06 00 00 00 mov eax, 0x6
; X64-NEXT:    132: c3 ret
; X64-NEXT:    133: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    13c: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    144: b8 ff ff ff ff mov eax, 0xffffffff
; X64-NEXT:    149: c3 ret
; X64-NEXT:    14a: 66 0f 1f 44 00 00 nop word ptr [rax + rax]
;
; ARM64-LABEL: <switch_table>:
; ARM64:         cmp w0, #0x6
; ARM64-NEXT:    b.hi 0x114 <switch_table+0x34>
; ARM64-NEXT:    adr x1, 0xf8 <switch_table+0x18>
; ARM64-NEXT:    ldrsw x0, [x1, w0, uxtw #2]
; ARM64-NEXT:    add x1, x1, x0
; ARM64-NEXT:    br x1
; ARM64-NEXT:    udf #0x20
; ARM64-NEXT:    udf #0x54
; ARM64-NEXT:    udf #0x88
; ARM64-NEXT:    udf #0x1c
; ARM64-NEXT:    udf #0xbc
; ARM64-NEXT:    udf #0xf0
; ARM64-NEXT:    udf #0x124
; ARM64-NEXT:    b 0x250 <switch_table+0x170>
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x4 // =4
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x5 // =5
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x6 // =6
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0xffffffff // =4294967295
; ARM64-NEXT:    ret
entry:
  switch i32 %0, label %default [
    i32 0, label %eq0
    i32 1, label %eq1
    i32 2, label %eq2
    i32 4, label %eq4
    i32 5, label %eq5
    i32 6, label %eq6]
eq0:
  ret i32 0
eq1:
  ret i32 1
eq2:
  ret i32 2
eq4:
  ret i32 4
eq5:
  ret i32 5
eq6:
  ret i32 6
default:
  ret i32 -1
}

define i32 @switch_table2(i32 %0) {
; X64-LABEL: <switch_table2>:
; X64:         150: 83 ff 03 cmp edi, 0x3
; X64-NEXT:    153: 0f 82 3b 00 00 00 jb <L0>
; X64-NEXT:    159: 83 ff 09 cmp edi, 0x9
; X64-NEXT:    15c: 0f 87 32 00 00 00 ja <L0>
; X64-NEXT:    162: 89 ff mov edi, edi
; X64-NEXT:    164: 48 83 ef 03 sub rdi, 0x3
; X64-NEXT:    168: 48 8d 05 09 00 00 00 lea rax, <switch_table2+0x28>
; X64-NEXT:    16f: 48 63 3c b8 movsxd rdi, dword ptr [rax + 4*rdi]
; X64-NEXT:    173: 48 01 f8 add rax, rdi
; X64-NEXT:    176: ff e0 jmp rax
; X64-NEXT:    178: 21 00 and dword ptr [rax], eax
; X64-NEXT:    17a: 00 00 add byte ptr [rax], al
; X64-NEXT:    17c: 38 00 cmp byte ptr [rax], al
; X64-NEXT:    17e: 00 00 add byte ptr [rax], al
; X64-NEXT:    180: 4f 00 00 add byte ptr [r8], r8b
; X64-NEXT:    183: 00 1c 00 add byte ptr [rax + rax], bl
; X64-NEXT:    186: 00 00 add byte ptr [rax], al
; X64-NEXT:    188: 66 00 00 add byte ptr [rax], al
; X64-NEXT:    18b: 00 7d 00 add byte ptr [rbp], bh
; X64-NEXT:    18e: 00 00 add byte ptr [rax], al
; X64-NEXT:    190: 94 xchg eax, esp
; X64-NEXT:    191: 00 00 add byte ptr [rax], al
; X64-NEXT:    193: 00 e9 add cl, ch
; X64-NEXT:    195: 8a 00 mov al, byte ptr [rax]
; X64-NEXT:    197: 00 00 add byte ptr [rax], al
; X64-NEXT:    199: b8 03 00 00 00 mov eax, 0x3
; X64-NEXT:    19e: c3 ret
; X64-NEXT:    19f: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    1a8: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    1b0: b8 04 00 00 00 mov eax, 0x4
; X64-NEXT:    1b5: c3 ret
; X64-NEXT:    1b6: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    1bf: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    1c7: b8 05 00 00 00 mov eax, 0x5
; X64-NEXT:    1cc: c3 ret
; X64-NEXT:    1cd: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    1d6: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    1de: b8 07 00 00 00 mov eax, 0x7
; X64-NEXT:    1e3: c3 ret
; X64-NEXT:    1e4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    1ed: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    1f5: b8 08 00 00 00 mov eax, 0x8
; X64-NEXT:    1fa: c3 ret
; X64-NEXT:    1fb: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    204: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    20c: b8 09 00 00 00 mov eax, 0x9
; X64-NEXT:    211: c3 ret
; X64-NEXT:    212: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    21b: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    223: b8 ff ff ff ff mov eax, 0xffffffff
; X64-NEXT:    228: c3 ret
; X64-NEXT:    229: 0f 1f 80 00 00 00 00 nop dword ptr [rax]
;
; ARM64-LABEL: <switch_table2>:
; ARM64:         cmp w0, #0x3
; ARM64-NEXT:    b.lo 0x2a0 <switch_table2+0x40>
; ARM64-NEXT:    cmp w0, #0x9
; ARM64-NEXT:    b.hi 0x2a0 <switch_table2+0x40>
; ARM64-NEXT:    sub x0, x0, #0x3
; ARM64-NEXT:    adr x1, 0x284 <switch_table2+0x24>
; ARM64-NEXT:    ldrsw x0, [x1, w0, uxtw #2]
; ARM64-NEXT:    add x1, x1, x0
; ARM64-NEXT:    br x1
; ARM64-NEXT:    udf #0x20
; ARM64-NEXT:    udf #0x54
; ARM64-NEXT:    udf #0x88
; ARM64-NEXT:    udf #0x1c
; ARM64-NEXT:    udf #0xbc
; ARM64-NEXT:    udf #0xf0
; ARM64-NEXT:    udf #0x124
; ARM64-NEXT:    b 0x3dc <switch_table2+0x17c>
; ARM64-NEXT:    mov x0, #0x3 // =3
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x4 // =4
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x5 // =5
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x7 // =7
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x8 // =8
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x9 // =9
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0xffffffff // =4294967295
; ARM64-NEXT:    ret
entry:
  switch i32 %0, label %default [
    i32 3, label %eq3
    i32 4, label %eq4
    i32 5, label %eq5
    i32 7, label %eq7
    i32 8, label %eq8
    i32 9, label %eq9]
eq3:
  ret i32 3
eq4:
  ret i32 4
eq5:
  ret i32 5
eq7:
  ret i32 7
eq8:
  ret i32 8
eq9:
  ret i32 9
default:
  ret i32 -1
}


define i32 @switch_binsearch(i32 %0) {
; X64-LABEL: <switch_binsearch>:
; X64:         230: 83 ff 03 cmp edi, 0x3
; X64-NEXT:    233: 0f 84 67 00 00 00 je <L0>
; X64-NEXT:    239: 0f 87 17 00 00 00 ja <L1>
; X64-NEXT:    23f: 83 ff 01 cmp edi, 0x1
; X64-NEXT:    242: 0f 84 2a 00 00 00 je <L2>
; X64-NEXT:    248: 83 ff 02 cmp edi, 0x2
; X64-NEXT:    24b: 0f 84 38 00 00 00 je <L3>
; X64-NEXT:    251: e9 17 00 00 00 jmp <L4>
; X64-NEXT:  <L1>:
; X64-NEXT:    256: 83 ff 64 cmp edi, 0x64
; X64-NEXT:    259: 0f 84 58 00 00 00 je <L5>
; X64-NEXT:    25f: 83 ff 65 cmp edi, 0x65
; X64-NEXT:    262: 0f 84 66 00 00 00 je <L6>
; X64-NEXT:    268: e9 00 00 00 00 jmp <L4>
; X64-NEXT:  <L4>:
; X64-NEXT:    26d: e9 73 00 00 00 jmp <L7>
; X64-NEXT:  <L2>:
; X64-NEXT:    272: b8 01 00 00 00 mov eax, 0x1
; X64-NEXT:    277: c3 ret
; X64-NEXT:    278: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    281: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L3>:
; X64-NEXT:    289: b8 02 00 00 00 mov eax, 0x2
; X64-NEXT:    28e: c3 ret
; X64-NEXT:    28f: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    298: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L0>:
; X64-NEXT:    2a0: b8 03 00 00 00 mov eax, 0x3
; X64-NEXT:    2a5: c3 ret
; X64-NEXT:    2a6: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    2af: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L5>:
; X64-NEXT:    2b7: b8 64 00 00 00 mov eax, 0x64
; X64-NEXT:    2bc: c3 ret
; X64-NEXT:    2bd: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    2c6: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L6>:
; X64-NEXT:    2ce: b8 65 00 00 00 mov eax, 0x65
; X64-NEXT:    2d3: c3 ret
; X64-NEXT:    2d4: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    2dd: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L7>:
; X64-NEXT:    2e5: b8 ff ff ff ff mov eax, 0xffffffff
; X64-NEXT:    2ea: c3 ret
; X64-NEXT:    2eb: 0f 1f 44 00 00 nop dword ptr [rax + rax]
;
; ARM64-LABEL: <switch_binsearch>:
; ARM64:         cmp w0, #0x3
; ARM64-NEXT:    b.eq 0x490 <switch_binsearch+0xa0>
; ARM64-NEXT:    b.hi 0x410 <switch_binsearch+0x20>
; ARM64-NEXT:    cmp w0, #0x1
; ARM64-NEXT:    b.eq 0x428 <switch_binsearch+0x38>
; ARM64-NEXT:    cmp w0, #0x2
; ARM64-NEXT:    b.eq 0x45c <switch_binsearch+0x6c>
; ARM64-NEXT:    b 0x424 <switch_binsearch+0x34>
; ARM64-NEXT:    cmp w0, #0x64
; ARM64-NEXT:    b.eq 0x4c4 <switch_binsearch+0xd4>
; ARM64-NEXT:    cmp w0, #0x65
; ARM64-NEXT:    b.eq 0x4f8 <switch_binsearch+0x108>
; ARM64-NEXT:    b 0x424 <switch_binsearch+0x34>
; ARM64-NEXT:    b 0x52c <switch_binsearch+0x13c>
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x3 // =3
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x64 // =100
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x65 // =101
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0xffffffff // =4294967295
; ARM64-NEXT:    ret
entry:
  switch i32 %0, label %default [
    i32 1, label %eq1
    i32 2, label %eq2
    i32 3, label %eq3
    i32 100, label %eq100
    i32 101, label %eq101
  ]
eq1:
  ret i32 1
eq2:
  ret i32 2
eq3:
  ret i32 3
eq100:
  ret i32 100
eq101:
  ret i32 101
default:
  ret i32 -1
}

define i32 @switch_i32_noreuse(i32 %p) {
; X64-LABEL: <switch_i32_noreuse>:
; X64:         2f0: 55 push rbp
; X64-NEXT:    2f1: 48 89 e5 mov rbp, rsp
; X64-NEXT:    2f4: 53 push rbx
; X64-NEXT:    2f5: 89 fb mov ebx, edi
; X64-NEXT:    2f7: 89 d8 mov eax, ebx
; X64-NEXT:    2f9: 83 f8 01 cmp eax, 0x1
; X64-NEXT:    2fc: 0f 84 13 00 00 00 je <L0>
; X64-NEXT:    302: 83 f8 02 cmp eax, 0x2
; X64-NEXT:    305: 0f 84 21 00 00 00 je <L1>
; X64-NEXT:    30b: e9 00 00 00 00 jmp <L2>
; X64-NEXT:  <L2>:
; X64-NEXT:    310: e9 2e 00 00 00 jmp <L3>
; X64-NEXT:  <L0>:
; X64-NEXT:    315: b8 01 00 00 00 mov eax, 0x1
; X64-NEXT:    31a: 5b pop rbx
; X64-NEXT:    31b: 5d pop rbp
; X64-NEXT:    31c: c3 ret
; X64-NEXT:    31d: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    326: 66 0f 1f 44 00 00 nop word ptr [rax + rax]
; X64-NEXT:  <L1>:
; X64-NEXT:    32c: b8 02 00 00 00 mov eax, 0x2
; X64-NEXT:    331: 5b pop rbx
; X64-NEXT:    332: 5d pop rbp
; X64-NEXT:    333: c3 ret
; X64-NEXT:    334: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    33d: 66 0f 1f 44 00 00 nop word ptr [rax + rax]
; X64-NEXT:  <L3>:
; X64-NEXT:    343: 89 d8 mov eax, ebx
; X64-NEXT:    345: 5b pop rbx
; X64-NEXT:    346: 5d pop rbp
; X64-NEXT:    347: c3 ret
; X64-NEXT:    348: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
;
; ARM64-LABEL: <switch_i32_noreuse>:
; ARM64:         stp x29, x30, [sp, #-0xa0]!
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    str x19, [sp, #0x10]
; ARM64-NEXT:    mov w19, w0
; ARM64-NEXT:    mov w0, w19
; ARM64-NEXT:    cmp w0, #0x1
; ARM64-NEXT:    b.eq 0x56c <switch_i32_noreuse+0x2c>
; ARM64-NEXT:    cmp w0, #0x2
; ARM64-NEXT:    b.eq 0x5a0 <switch_i32_noreuse+0x60>
; ARM64-NEXT:    b 0x568 <switch_i32_noreuse+0x28>
; ARM64-NEXT:    b 0x5d4 <switch_i32_noreuse+0x94>
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    ldr x19, [sp, #0x10]
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    ldr x19, [sp, #0x10]
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov w0, w19
; ARM64-NEXT:    ldr x19, [sp, #0x10]
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
  switch i32 %p, label %default [
    i32 1, label %l1
    i32 2, label %l2
  ]
l1:
  ret i32 1
l2:
  ret i32 2
default:
  ret i32 %p
}

define i64 @switch_i64_noreuse(i64 %p) {
; X64-LABEL: <switch_i64_noreuse>:
; X64:         350: 55 push rbp
; X64-NEXT:    351: 48 89 e5 mov rbp, rsp
; X64-NEXT:    354: 53 push rbx
; X64-NEXT:    355: 48 89 fb mov rbx, rdi
; X64-NEXT:    358: 48 89 d8 mov rax, rbx
; X64-NEXT:    35b: 48 83 f8 01 cmp rax, 0x1
; X64-NEXT:    35f: 0f 84 14 00 00 00 je <L0>
; X64-NEXT:    365: 48 83 f8 02 cmp rax, 0x2
; X64-NEXT:    369: 0f 84 21 00 00 00 je <L1>
; X64-NEXT:    36f: e9 00 00 00 00 jmp <L2>
; X64-NEXT:  <L2>:
; X64-NEXT:    374: e9 2e 00 00 00 jmp <L3>
; X64-NEXT:  <L0>:
; X64-NEXT:    379: b8 01 00 00 00 mov eax, 0x1
; X64-NEXT:    37e: 5b pop rbx
; X64-NEXT:    37f: 5d pop rbp
; X64-NEXT:    380: c3 ret
; X64-NEXT:    381: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    38a: 66 0f 1f 44 00 00 nop word ptr [rax + rax]
; X64-NEXT:  <L1>:
; X64-NEXT:    390: b8 02 00 00 00 mov eax, 0x2
; X64-NEXT:    395: 5b pop rbx
; X64-NEXT:    396: 5d pop rbp
; X64-NEXT:    397: c3 ret
; X64-NEXT:    398: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    3a1: 66 0f 1f 44 00 00 nop word ptr [rax + rax]
; X64-NEXT:  <L3>:
; X64-NEXT:    3a7: 48 89 d8 mov rax, rbx
; X64-NEXT:    3aa: 5b pop rbx
; X64-NEXT:    3ab: 5d pop rbp
; X64-NEXT:    3ac: c3 ret
; X64-NEXT:    3ad: 0f 1f 00 nop dword ptr [rax]
;
; ARM64-LABEL: <switch_i64_noreuse>:
; ARM64:         stp x29, x30, [sp, #-0xa0]!
; ARM64-NEXT:    mov x29, sp
; ARM64-NEXT:    str x19, [sp, #0x10]
; ARM64-NEXT:    mov x19, x0
; ARM64-NEXT:    mov x0, x19
; ARM64-NEXT:    cmp x0, #0x1
; ARM64-NEXT:    b.eq 0x61c <switch_i64_noreuse+0x2c>
; ARM64-NEXT:    cmp x0, #0x2
; ARM64-NEXT:    b.eq 0x650 <switch_i64_noreuse+0x60>
; ARM64-NEXT:    b 0x618 <switch_i64_noreuse+0x28>
; ARM64-NEXT:    b 0x684 <switch_i64_noreuse+0x94>
; ARM64-NEXT:    mov x0, #0x1 // =1
; ARM64-NEXT:    ldr x19, [sp, #0x10]
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, #0x2 // =2
; ARM64-NEXT:    ldr x19, [sp, #0x10]
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov x0, x19
; ARM64-NEXT:    ldr x19, [sp, #0x10]
; ARM64-NEXT:    ldp x29, x30, [sp], #0xa0
; ARM64-NEXT:    ret
  switch i64 %p, label %default [
    i64 1, label %l1
    i64 2, label %l2
  ]
l1:
  ret i64 1
l2:
  ret i64 2
default:
  ret i64 %p
}

define i32 @switch_to_self() {
; X64-LABEL: <switch_to_self>:
; X64:         3b0: 31 c0 xor eax, eax
; X64-NEXT:    3b2: 83 f8 35 cmp eax, 0x35
; X64-NEXT:    3b5: 0f 84 5b 01 00 00 je <L0>
; X64-NEXT:    3bb: 0f 87 d7 00 00 00 ja <L1>
; X64-NEXT:    3c1: 83 f8 0a cmp eax, 0xa
; X64-NEXT:    3c4: 0f 82 0b 01 00 00 jb <L2>
; X64-NEXT:    3ca: 83 f8 34 cmp eax, 0x34
; X64-NEXT:    3cd: 0f 87 02 01 00 00 ja <L2>
; X64-NEXT:    3d3: 89 c0 mov eax, eax
; X64-NEXT:    3d5: 48 83 e8 0a sub rax, 0xa
; X64-NEXT:    3d9: 48 8d 0d 0c 00 00 00 lea rcx, <switch_to_self+0x3c>
; X64-NEXT:    3e0: 48 63 04 81 movsxd rax, dword ptr [rcx + 4*rax]
; X64-NEXT:    3e4: 48 01 c1 add rcx, rax
; X64-NEXT:    3e7: ff e1 jmp rcx
; X64-NEXT:    3e9: 0f 1f 00 nop dword ptr [rax]
; X64-NEXT:    3ec: c4 ff ff <unknown>
; X64-NEXT:    3ef: ff e9 <unknown>
; X64-NEXT:    3f1: 00 00 add byte ptr [rax], al
; X64-NEXT:    3f3: 00 e9 add cl, ch
; X64-NEXT:    3f5: 00 00 add byte ptr [rax], al
; X64-NEXT:    3f7: 00 e9 add cl, ch
; X64-NEXT:    3f9: 00 00 add byte ptr [rax], al
; X64-NEXT:    3fb: 00 e9 add cl, ch
; X64-NEXT:    3fd: 00 00 add byte ptr [rax], al
; X64-NEXT:    3ff: 00 e9 add cl, ch
; X64-NEXT:    401: 00 00 add byte ptr [rax], al
; X64-NEXT:    403: 00 e9 add cl, ch
; X64-NEXT:    405: 00 00 add byte ptr [rax], al
; X64-NEXT:    407: 00 e9 add cl, ch
; X64-NEXT:    409: 00 00 add byte ptr [rax], al
; X64-NEXT:    40b: 00 e9 add cl, ch
; X64-NEXT:    40d: 00 00 add byte ptr [rax], al
; X64-NEXT:    40f: 00 e9 add cl, ch
; X64-NEXT:    411: 00 00 add byte ptr [rax], al
; X64-NEXT:    413: 00 e9 add cl, ch
; X64-NEXT:    415: 00 00 add byte ptr [rax], al
; X64-NEXT:    417: 00 e9 add cl, ch
; X64-NEXT:    419: 00 00 add byte ptr [rax], al
; X64-NEXT:    41b: 00 e9 add cl, ch
; X64-NEXT:    41d: 00 00 add byte ptr [rax], al
; X64-NEXT:    41f: 00 e9 add cl, ch
; X64-NEXT:    421: 00 00 add byte ptr [rax], al
; X64-NEXT:    423: 00 e9 add cl, ch
; X64-NEXT:    425: 00 00 add byte ptr [rax], al
; X64-NEXT:    427: 00 e9 add cl, ch
; X64-NEXT:    429: 00 00 add byte ptr [rax], al
; X64-NEXT:    42b: 00 e9 add cl, ch
; X64-NEXT:    42d: 00 00 add byte ptr [rax], al
; X64-NEXT:    42f: 00 e9 add cl, ch
; X64-NEXT:    431: 00 00 add byte ptr [rax], al
; X64-NEXT:    433: 00 e9 add cl, ch
; X64-NEXT:    435: 00 00 add byte ptr [rax], al
; X64-NEXT:    437: 00 e9 add cl, ch
; X64-NEXT:    439: 00 00 add byte ptr [rax], al
; X64-NEXT:    43b: 00 e9 add cl, ch
; X64-NEXT:    43d: 00 00 add byte ptr [rax], al
; X64-NEXT:    43f: 00 e9 add cl, ch
; X64-NEXT:    441: 00 00 add byte ptr [rax], al
; X64-NEXT:    443: 00 e9 add cl, ch
; X64-NEXT:    445: 00 00 add byte ptr [rax], al
; X64-NEXT:    447: 00 e9 add cl, ch
; X64-NEXT:    449: 00 00 add byte ptr [rax], al
; X64-NEXT:    44b: 00 e9 add cl, ch
; X64-NEXT:    44d: 00 00 add byte ptr [rax], al
; X64-NEXT:    44f: 00 e9 add cl, ch
; X64-NEXT:    451: 00 00 add byte ptr [rax], al
; X64-NEXT:    453: 00 e9 add cl, ch
; X64-NEXT:    455: 00 00 add byte ptr [rax], al
; X64-NEXT:    457: 00 e9 add cl, ch
; X64-NEXT:    459: 00 00 add byte ptr [rax], al
; X64-NEXT:    45b: 00 e9 add cl, ch
; X64-NEXT:    45d: 00 00 add byte ptr [rax], al
; X64-NEXT:    45f: 00 e9 add cl, ch
; X64-NEXT:    461: 00 00 add byte ptr [rax], al
; X64-NEXT:    463: 00 e9 add cl, ch
; X64-NEXT:    465: 00 00 add byte ptr [rax], al
; X64-NEXT:    467: 00 e9 add cl, ch
; X64-NEXT:    469: 00 00 add byte ptr [rax], al
; X64-NEXT:    46b: 00 e9 add cl, ch
; X64-NEXT:    46d: 00 00 add byte ptr [rax], al
; X64-NEXT:    46f: 00 e9 add cl, ch
; X64-NEXT:    471: 00 00 add byte ptr [rax], al
; X64-NEXT:    473: 00 e9 add cl, ch
; X64-NEXT:    475: 00 00 add byte ptr [rax], al
; X64-NEXT:    477: 00 e9 add cl, ch
; X64-NEXT:    479: 00 00 add byte ptr [rax], al
; X64-NEXT:    47b: 00 e9 add cl, ch
; X64-NEXT:    47d: 00 00 add byte ptr [rax], al
; X64-NEXT:    47f: 00 e9 add cl, ch
; X64-NEXT:    481: 00 00 add byte ptr [rax], al
; X64-NEXT:    483: 00 2a add byte ptr [rdx], ch
; X64-NEXT:    485: 01 00 add dword ptr [rax], eax
; X64-NEXT:    487: 00 2a add byte ptr [rdx], ch
; X64-NEXT:    489: 01 00 add dword ptr [rax], eax
; X64-NEXT:    48b: 00 2a add byte ptr [rdx], ch
; X64-NEXT:    48d: 01 00 add dword ptr [rax], eax
; X64-NEXT:    48f: 00 2a add byte ptr [rdx], ch
; X64-NEXT:    491: 01 00 add dword ptr [rax], eax
; X64-NEXT:    493: 00 2a add byte ptr [rdx], ch
; X64-NEXT:    495: 01 00 add dword ptr [rax], eax
; X64-NEXT:    497: 00 83 f8 62 0f 84 add byte ptr [rbx - 0x7bf09d08], al
; X64-NEXT:    49d: 4d 00 00 add byte ptr [r8], r8b
; X64-NEXT:    4a0: 00 0f add byte ptr [rdi], cl
; X64-NEXT:    4a2: 87 17 xchg dword ptr [rdi], edx
; X64-NEXT:    4a4: 00 00 add byte ptr [rax], al
; X64-NEXT:    4a6: 00 83 f8 36 0f 84 add byte ptr [rbx - 0x7bf0c908], al
; X64-NEXT:    4ac: 66 00 00 add byte ptr [rax], al
; X64-NEXT:    4af: 00 83 f8 37 0f 84 add byte ptr [rbx - 0x7bf0c808], al
; X64-NEXT:    4b5: 5d pop rbp
; X64-NEXT:    4b6: 00 00 add byte ptr [rax], al
; X64-NEXT:    4b8: 00 e9 add cl, ch
; X64-NEXT:    4ba: 17 <unknown>
; X64-NEXT:    4bb: 00 00 add byte ptr [rax], al
; X64-NEXT:    4bd: 00 83 f8 66 0f 84 add byte ptr [rbx - 0x7bf09908], al
; X64-NEXT:    4c3: 3b 00 cmp eax, dword ptr [rax]
; X64-NEXT:    4c5: 00 00 add byte ptr [rax], al
; X64-NEXT:    4c7: 83 f8 72 cmp eax, 0x72
; X64-NEXT:    4ca: 0f 84 0a 00 00 00 je <L3>
; X64-NEXT:    4d0: e9 00 00 00 00 jmp <L2>
; X64-NEXT:  <L2>:
; X64-NEXT:    4d5: e9 3c 00 00 00 jmp <L0>
; X64-NEXT:  <L3>:
; X64-NEXT:    4da: 31 c0 xor eax, eax
; X64-NEXT:    4dc: c3 ret
; X64-NEXT:    4dd: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    4e6: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    4ee: 31 c0 xor eax, eax
; X64-NEXT:    4f0: c3 ret
; X64-NEXT:    4f1: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    4fa: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:    502: 31 c0 xor eax, eax
; X64-NEXT:    504: c3 ret
; X64-NEXT:    505: 66 0f 1f 84 00 00 00 00 00 nop word ptr [rax + rax]
; X64-NEXT:    50e: 0f 1f 84 00 00 00 00 00 nop dword ptr [rax + rax]
; X64-NEXT:  <L0>:
; X64-NEXT:    516: 31 c0 xor eax, eax
; X64-NEXT:    518: c3 ret
;
; ARM64-LABEL: <switch_to_self>:
; ARM64:         mov w0, #0x0 // =0
; ARM64-NEXT:    cmp w0, #0x35
; ARM64-NEXT:    b.eq 0x854 <switch_to_self+0x1b4>
; ARM64-NEXT:    b.hi 0x780 <switch_to_self+0xe0>
; ARM64-NEXT:    cmp w0, #0xa
; ARM64-NEXT:    b.lo 0x7b4 <switch_to_self+0x114>
; ARM64-NEXT:    cmp w0, #0x34
; ARM64-NEXT:    b.hi 0x7b4 <switch_to_self+0x114>
; ARM64-NEXT:    sub x0, x0, #0xa
; ARM64-NEXT:    adr x1, 0x6d4 <switch_to_self+0x34>
; ARM64-NEXT:    ldrsw x0, [x1, w0, uxtw #2]
; ARM64-NEXT:    add x1, x1, x0
; ARM64-NEXT:    br x1
; ARM64-NEXT:    <unknown>
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0xe0
; ARM64-NEXT:    udf #0x180
; ARM64-NEXT:    udf #0x180
; ARM64-NEXT:    udf #0x180
; ARM64-NEXT:    udf #0x180
; ARM64-NEXT:    udf #0x180
; ARM64-NEXT:    cmp w0, #0x62
; ARM64-NEXT:    b.eq 0x7ec <switch_to_self+0x14c>
; ARM64-NEXT:    b.hi 0x7a0 <switch_to_self+0x100>
; ARM64-NEXT:    cmp w0, #0x36
; ARM64-NEXT:    b.eq 0x854 <switch_to_self+0x1b4>
; ARM64-NEXT:    cmp w0, #0x37
; ARM64-NEXT:    b.eq 0x854 <switch_to_self+0x1b4>
; ARM64-NEXT:    b 0x7b4 <switch_to_self+0x114>
; ARM64-NEXT:    cmp w0, #0x66
; ARM64-NEXT:    b.eq 0x820 <switch_to_self+0x180>
; ARM64-NEXT:    cmp w0, #0x72
; ARM64-NEXT:    b.eq 0x7b8 <switch_to_self+0x118>
; ARM64-NEXT:    b 0x7b4 <switch_to_self+0x114>
; ARM64-NEXT:    b 0x854 <switch_to_self+0x1b4>
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    ret
; ARM64-NEXT:     ...
; ARM64-NEXT:    mov w0, #0x0 // =0
; ARM64-NEXT:    ret
  br label %1

1:
  switch i32 0, label %5 [
    i32 55, label %5
    i32 114, label %2
    i32 54, label %5
    i32 98, label %3
    i32 102, label %4
    i32 10, label %1
    i32 48, label %5
    i32 49, label %5
    i32 50, label %5
    i32 51, label %5
    i32 52, label %5
    i32 53, label %5
  ]

2:
  ret i32 0

3:
  ret i32 0

4:
  ret i32 0

5:
  ret i32 0
}
