library ieee; -- allows use of the std_logic_vector type 
use ieee.std_logic_1164.all; 

entity user_input is
	port (	color 	: in std_logic_vector(2 downto 0); -- table counter enable
				shift 	: in std_logic;
				last 	: out std_logic;
				PATTERN : out std_logic_vector(11 downto 0));
end user_input;

architecture behavior of user_input is
signal current_color 	:  std_logic_vector(2 downto 0);
if pc_
signal current_pin : std_logic_vector(1 downto 0);
begin
process(shift) begin
	if falling_edge(shift) then 

end process;
 end behavior;