Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Nov 27 12:45:45 2017
| Host         : ricky-U400 running 64-bit elementary OS 0.4.1 Loki
| Command      : report_control_sets -verbose -file dijkstra_hw_wrapper_control_sets_placed.rpt
| Design       : dijkstra_hw_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    55 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             101 |           39 |
| No           | No                    | Yes                    |              22 |           11 |
| No           | Yes                   | No                     |              73 |           27 |
| Yes          | No                    | No                     |             372 |           95 |
| Yes          | No                    | Yes                    |             652 |          220 |
| Yes          | Yes                   | No                     |              60 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                          |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                             |                1 |              2 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | dijkstra_hw_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |              4 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_src                                                                 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |                1 |              4 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_mem_in_sel                                                          | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |                1 |              4 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/next_count                                                                     | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |                2 |              5 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/reg_size                                                                | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |                1 |              5 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | dijkstra_hw_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid                         | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |                3 |              6 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                             |                4 |             12 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                             |                3 |             12 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                             |                8 |             12 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                             |                3 |             12 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                             |                4 |             13 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                             |                3 |             14 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                             |                4 |             14 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/E[0]                                                                    | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |                8 |             16 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                             |                3 |             16 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_awready0                                                                                        | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |                5 |             18 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/m_en                                                                    | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |               11 |             20 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/axi_rdata[19]_i_1_n_0                                                                               | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |               15 |             20 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                             |                8 |             21 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                             |                8 |             21 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[8]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[15]                                                    |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[14]                                                    |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[13]                                                    |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[11]                                                    |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[0]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[1]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[2]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[3]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[4]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[5]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[6]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[9]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[7]                                                     |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[12]                                                    |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_MMAP/mem_in_wr_en_arr[10]                                                    |                                                                                                                                             |                3 |             24 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |               14 |             27 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                             |                9 |             34 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                             |                9 |             40 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                             |                9 |             40 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                             |                9 |             40 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                             |                8 |             40 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                             |                8 |             47 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                             |               11 |             47 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | dijkstra_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |             56 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                             |               40 |            102 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/output_reg[16][0]                                                       | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |               80 |            272 |
|  dijkstra_hw_i/processing_system7_0/inst/FCLK_CLK0 | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_CTRL/memory_reg[15][19][0]                                                   | dijkstra_hw_i/accelerator_0/U0/accelerator_v1_0_S00_AXI_inst/U_WRAPPER/U_USER_APP/U_DATAPATH/U_ADD_BUF[13].U_ADD_PIPE/AR[0]                 |              113 |            320 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     7 |
| 5      |                     2 |
| 6      |                     2 |
| 8      |                     1 |
| 12     |                     4 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    35 |
+--------+-----------------------+


