cocci_test_suite() {
	struct irq_data *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 80 */;
	__be64 cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 43 */;
	u64 cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 37 */;
	struct opal_event_irqchip cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 36 */;
	struct opal_event_irqchip {
		struct irq_chip irqchip;
		struct irq_domain *domain;
		unsigned long mask;
	} cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 31 */;
	u32 cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 238 */;
	const char *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 237 */;
	struct resource *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 236 */;
	struct resource cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 226 */;
	int cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 181 */;
	bool cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 180 */;
	struct device_node *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 179 */;
	int __init cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 177 */;
	void cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 177 */;
	const struct irq_domain_ops cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 153 */;
	irq_hw_number_t *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 145 */;
	unsigned int *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 145 */;
	const u32 *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 144 */;
	enum irq_domain_bus_token cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 138 */;
	irqreturn_t cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 125 */;
	void *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 125 */;
	irq_hw_number_t cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 116 */;
	struct irq_domain *cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 115 */;
	unsigned int cocci_id/* arch/powerpc/platforms/powernv/opal-irqchip.c 115 */;
}
