Execute       source -notrace -encoding utf-8 /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /media/ubuntu/T7/Xilinx-tools/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol opened at Sat Feb 07 23:51:26 IST 2026
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 0.36 sec.
Execute       source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.44 sec.
Execute     add_files ../TinyYOLOHW_cmodel.cpp 
INFO: [HLS 200-1510] Running: add_files ../TinyYOLOHW_cmodel.cpp 
INFO: [HLS 200-10] Adding design file '../TinyYOLOHW_cmodel.cpp' to the project
Execute     set_top TinyYOLOHW 
INFO: [HLS 200-1510] Running: set_top TinyYOLOHW 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector ../TinyYOLOHW_cmodel.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/autopilot -I /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.cpp.xilinx-performance-pragma-detector.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 255.180 MB.
Execute         set_directive_top TinyYOLOHW -name=TinyYOLOHW 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '../TinyYOLOHW_cmodel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../TinyYOLOHW_cmodel.cpp as C++
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang ../TinyYOLOHW_cmodel.cpp -foptimization-record-file=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/autopilot -I /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp -hls-platform-db-name=/media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.cpp.clang.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp -hls-platform-db-name=/media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/clang.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp  -target fpga  -directive=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/.systemc_flag -fix-errors /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.21 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp  -target fpga  -directive=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/all.directive.json -fix-errors /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.36 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 0.46 sec.
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/autopilot -I /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.bc -hls-platform-db-name=/media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.clang.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.62 seconds. CPU system time: 0.31 seconds. Elapsed time: 1.93 seconds; current allocated memory: 257.211 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc -args  "/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.g.bc"  
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_cmodel.g.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -args /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -args /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.95 sec.
Execute         run_link_or_opt -opt -out /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -args /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TinyYOLOHW -reflow-float-conversion 
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=TinyYOLOHW -reflow-float-conversion -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.37 sec.
Execute         run_link_or_opt -out /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -args /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -args /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TinyYOLOHW 
INFO-FLOW: run_clang exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=TinyYOLOHW -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc > /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=TinyYOLOHW -mllvm -hls-db-dir -mllvm /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.5.gdce.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 823 Compile/Link (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 823 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 206 Unroll/Inline (step 1) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 151 Unroll/Inline (step 2) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 137 Unroll/Inline (step 3) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 102 Unroll/Inline (step 4) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 102 Array/Struct (step 1) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 102 Array/Struct (step 2) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 102 Array/Struct (step 3) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 102 Array/Struct (step 4) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 102 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 177 Array/Struct (step 5) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 178 Performance (step 1) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 209 Performance (step 2) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 164 Performance (step 3) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 161 Performance (step 4) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 141 HW Transforms (step 1) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 114 HW Transforms (step 2) (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 114 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-178] Inlining function 'void read_stream<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>&)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, unsigned int)' (../TinyYOLOHW_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void parallel_adder<512, 0, 0, 0>(hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>&, unsigned int)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, unsigned int)' (../TinyYOLOHW_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void write_stream<512, 512, 0, 0, 0>(hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&)' into 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, unsigned int)' (../TinyYOLOHW_cmodel.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'void example_stream_plus1<512, 512, 0, 0, 0>(hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0, 0, 0, (unsigned char)56, false>, 0>&, unsigned int)' into 'TinyYOLOHW' (../TinyYOLOHW_cmodel.cpp:120:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_96_1> at ../TinyYOLOHW_cmodel.cpp:96:21 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_81_1' is marked as complete unroll implied by the pipeline pragma (../TinyYOLOHW_cmodel.cpp:81:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_1' (../TinyYOLOHW_cmodel.cpp:81:21) in function 'TinyYOLOHW' completely with a factor of 16 (../TinyYOLOHW_cmodel.cpp:120:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/../../../kernel.xml -> /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.48 seconds. CPU system time: 0.26 seconds. Elapsed time: 6.49 seconds; current allocated memory: 267.148 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 267.148 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top TinyYOLOHW -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.0.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 267.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.1.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.2.prechk.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 267.332 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.g.1.bc to /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.1.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.1.tmp.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.535 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.2.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.3.bc -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.535 MB.
INFO-FLOW: Finish building internal data model.
Command       elaborate done; 8.48 sec.
Execute       ap_eval exec zip -j /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'TinyYOLOHW' ...
Execute         ap_set_top_model TinyYOLOHW 
Execute         get_model_list TinyYOLOHW -filter all-wo-channel -topdown 
Execute         preproc_iomode -model TinyYOLOHW 
Execute         create_clock 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         get_model_list TinyYOLOHW -filter all-wo-channel 
INFO-FLOW: Model list for configure: TinyYOLOHW
INFO-FLOW: Configuring Module : TinyYOLOHW ...
Execute         set_default_model TinyYOLOHW 
Execute         apply_spec_resource_limit TinyYOLOHW 
INFO-FLOW: Model list for preprocess: TinyYOLOHW
INFO-FLOW: Preprocessing Module: TinyYOLOHW ...
Execute         set_default_model TinyYOLOHW 
Execute         cdfg_preprocess -model TinyYOLOHW 
Execute         rtl_gen_preprocess TinyYOLOHW 
INFO-FLOW: Model list for synthesis: TinyYOLOHW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'TinyYOLOHW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model TinyYOLOHW 
Execute         schedule -model TinyYOLOHW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_96_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 288.535 MB.
Execute         syn_report -verbosereport -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.verbose.sched.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.sched.adb -f 
INFO-FLOW: Finish scheduling TinyYOLOHW.
Execute         set_default_model TinyYOLOHW 
Execute         bind -model TinyYOLOHW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.535 MB.
Execute         syn_report -verbosereport -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.verbose.bind.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.bind.adb -f 
INFO-FLOW: Finish binding TinyYOLOHW.
Execute         get_model_list TinyYOLOHW -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess TinyYOLOHW 
INFO-FLOW: Model list for RTL generation: TinyYOLOHW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'TinyYOLOHW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model TinyYOLOHW -top_prefix  -sub_prefix TinyYOLOHW_ -mg_file /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/in_channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/out_channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/quant_M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/quant_n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/isMaxpool' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/is_1x1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/stride' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/axi_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/axi_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/axi_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/axi_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/axi_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/axi_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/axi_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'TinyYOLOHW/axi_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'TinyYOLOHW' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'TinyYOLOHW' pipeline 'VITIS_LOOP_96_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'img_width', 'in_channels', 'out_channels', 'quant_M', 'quant_n', 'isMaxpool', 'is_1x1', 'stride' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'TinyYOLOHW'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.535 MB.
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.rtl_wrap.cfg.tcl 
Execute         gen_rtl TinyYOLOHW -istop -style xilinx -f -lang vhdl -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/vhdl/TinyYOLOHW 
Execute         gen_rtl TinyYOLOHW -istop -style xilinx -f -lang vlog -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/verilog/TinyYOLOHW 
Execute         syn_report -csynth -model TinyYOLOHW -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/TinyYOLOHW_csynth.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -rtlxml -model TinyYOLOHW -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/TinyYOLOHW_csynth.xml 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -verbosereport -model TinyYOLOHW -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.verbose.rpt 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         db_write -model TinyYOLOHW -f -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.adb 
Execute         db_write -model TinyYOLOHW -bindview -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info TinyYOLOHW -p /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW 
Execute         export_constraint_db -f -tool general -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.constraint.tcl 
Execute         syn_report -designview -model TinyYOLOHW -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.design.xml 
Execute         syn_report -csynthDesign -model TinyYOLOHW -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth.rpt -MHOut /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xck26-sfvc784-2LV-c 
Execute             ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute             ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute         syn_report -wcfg -model TinyYOLOHW -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model TinyYOLOHW -o /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.protoinst 
Execute         sc_get_clocks TinyYOLOHW 
Execute         sc_get_portdomain TinyYOLOHW 
INFO-FLOW: Model list for RTL component generation: TinyYOLOHW
INFO-FLOW: Handling components in module [TinyYOLOHW] ... 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.compgen.tcl 
INFO-FLOW: Found component TinyYOLOHW_control_s_axi.
INFO-FLOW: Append model TinyYOLOHW_control_s_axi
INFO-FLOW: Found component TinyYOLOHW_regslice_both.
INFO-FLOW: Append model TinyYOLOHW_regslice_both
INFO-FLOW: Found component TinyYOLOHW_regslice_both.
INFO-FLOW: Append model TinyYOLOHW_regslice_both
INFO-FLOW: Found component TinyYOLOHW_regslice_both.
INFO-FLOW: Append model TinyYOLOHW_regslice_both
INFO-FLOW: Found component TinyYOLOHW_regslice_both.
INFO-FLOW: Append model TinyYOLOHW_regslice_both
INFO-FLOW: Found component TinyYOLOHW_regslice_both.
INFO-FLOW: Append model TinyYOLOHW_regslice_both
INFO-FLOW: Found component TinyYOLOHW_regslice_both.
INFO-FLOW: Append model TinyYOLOHW_regslice_both
INFO-FLOW: Found component TinyYOLOHW_regslice_both.
INFO-FLOW: Append model TinyYOLOHW_regslice_both
INFO-FLOW: Found component TinyYOLOHW_regslice_both.
INFO-FLOW: Append model TinyYOLOHW_regslice_both
INFO-FLOW: Found component TinyYOLOHW_flow_control_loop_pipe.
INFO-FLOW: Append model TinyYOLOHW_flow_control_loop_pipe
INFO-FLOW: Append model TinyYOLOHW
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: TinyYOLOHW_control_s_axi TinyYOLOHW_regslice_both TinyYOLOHW_regslice_both TinyYOLOHW_regslice_both TinyYOLOHW_regslice_both TinyYOLOHW_regslice_both TinyYOLOHW_regslice_both TinyYOLOHW_regslice_both TinyYOLOHW_regslice_both TinyYOLOHW_flow_control_loop_pipe TinyYOLOHW
INFO-FLOW: Generating /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model TinyYOLOHW_control_s_axi
INFO-FLOW: To file: write model TinyYOLOHW_regslice_both
INFO-FLOW: To file: write model TinyYOLOHW_regslice_both
INFO-FLOW: To file: write model TinyYOLOHW_regslice_both
INFO-FLOW: To file: write model TinyYOLOHW_regslice_both
INFO-FLOW: To file: write model TinyYOLOHW_regslice_both
INFO-FLOW: To file: write model TinyYOLOHW_regslice_both
INFO-FLOW: To file: write model TinyYOLOHW_regslice_both
INFO-FLOW: To file: write model TinyYOLOHW_regslice_both
INFO-FLOW: To file: write model TinyYOLOHW_flow_control_loop_pipe
INFO-FLOW: To file: write model TinyYOLOHW
INFO-FLOW: Generating /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/ubuntu/T7/Xilinx-tools/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/vhdl' dstVlogDir='/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/vlog' tclDir='/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db' modelList='TinyYOLOHW_control_s_axi
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_flow_control_loop_pipe
TinyYOLOHW
' expOnly='0'
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 288.535 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='TinyYOLOHW_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='TinyYOLOHW_control_s_axi
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_regslice_both
TinyYOLOHW_flow_control_loop_pipe
TinyYOLOHW
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/top-io-be.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.tbgen.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.compgen.dataonly.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.compgen.dataonly.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.rtl_wrap.cfg.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.compgen.dataonly.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.tbgen.tcl 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/TinyYOLOHW.constraint.tcl 
Execute         sc_get_clocks TinyYOLOHW 
Execute         source /media/ubuntu/T7/projects/arm-bharat/TinyYOLOHW_ex/imports/hls/prj/sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST TinyYOLOHW MODULE2INSTS {TinyYOLOHW TinyYOLOHW} INST2MODULE {TinyYOLOHW TinyYOLOHW} INSTDATA {TinyYOLOHW {DEPTH 1 CHILDREN {}}} MODULEDATA {TinyYOLOHW {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_177_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_191_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_2_fu_205_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_2 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_3_fu_219_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_3 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_4_fu_233_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_4 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_5_fu_247_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_5 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_6_fu_261_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_6 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_7_fu_275_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_7 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_8_fu_289_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_8 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_9_fu_303_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_9 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_10_fu_317_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_10 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_11_fu_331_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_11 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_12_fu_345_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_12 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_13_fu_359_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_13 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_14_fu_373_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_14 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_15_fu_387_p2 SOURCE ../TinyYOLOHW_cmodel.cpp:82 VARIABLE add_ln82_15 LOOP VITIS_LOOP_96_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 288.535 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for TinyYOLOHW.
INFO: [VLOG 209-307] Generating Verilog RTL for TinyYOLOHW.
Execute         syn_report -model TinyYOLOHW -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 521.38 MHz
Command       autosyn done; 0.47 sec.
Command     csynth_design done; 9.31 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 33.355 MB.
Execute     cleanup_all 
