URL: http://sctest.cse.ucsc.edu/papers/1993/dac.bf.simulation.ps
Refering-URL: http://www.cse.ucsc.edu/~larrabee/publications.html
Root-URL: http://www.cse.ucsc.edu
Title: Bridge Fault Simulation Strategies for CMOS Integrated Circuits  
Author: Brian Chess Tracy Larrabee 
Address: Santa Cruz 95064  
Affiliation: Computer Engineering Board of Studies University of California,  
Abstract: After introducing the Primitive Bridge Function, a characteristic function describing the behavior of bridged components, we present a theorem for detecting feedback bridge faults. We discuss two different methods of bridge fault simulation, one of which is new, and present experimental results relating the relative efficiency of the two methods. We conclude that the new simulation method, Wire Memory bridge fault simulation, is more efficient|especially for larger circuits. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> M. Abramovici and P. R. Menon. </author> <title> A practical approach to fault simulation and test generation for bridging faults. </title> <journal> IEEE Transactions on Computers, </journal> <volume> C-34:658-663, </volume> <year> 1985. </year>
Reference: [2] <author> J. M. Acken. </author> <title> Testing for bridging faults (shorts) in cmos circuits. </title> <booktitle> In Proceedings of Design Automation Conference, </booktitle> <pages> pages 717-718, </pages> <year> 1983. </year>
Reference: [3] <author> J. M. Acken. </author> <title> Deriving Accurate Fault Models. </title> <type> PhD thesis, </type> <institution> Stanford University, Department of Electrical Engineering, </institution> <month> September </month> <year> 1988. </year>
Reference: [4] <author> J. M. Acken and S. D. Millman. </author> <title> Accurate modeling and simulation of bridging faults. </title> <booktitle> In Proceedings of the Custom Integrated Circuits Conference, </booktitle> <pages> pages 17.4.1-17.4.4, </pages> <year> 1991. </year>
Reference: [5] <author> J. M. Acken and S. D. Millman. </author> <title> Fault model evolution for diagnosis: Accuracy vs precision. </title> <booktitle> In Proceedings of the Custom Integrated Circuits Conference, </booktitle> <year> 1992. </year>
Reference: [6] <author> F. Brglez and H. Fujiwara. </author> <title> A neutral netlist of 10 combinatorial benchmark circuits and a target translator in fortran. </title> <booktitle> In International Symposium on Circuits and Systems. IEEE, </booktitle> <month> June </month> <year> 1985. </year>
Reference-contexts: IV. Experimental Results Table 1 shows the number of stuck-at faults, the number of Carafe-extracted bridge faults, and the number of Primitive Bridge Functions associated with bridge faults for the MCNC layouts of the ten ISCAS-85 benchmark circuits <ref> [6] </ref>. Table 2 breaks bridge faults into 2 major categories: bridge faults that are capable of producing feedback and bridge faults that are not capable of producing feedback. Feedback bridge faults are subdivided into two groups.
Reference: [7] <author> F. J. Ferguson and T. Larrabee. </author> <title> Test pattern generation for realistic bridge faults in CMOS ICs. </title> <booktitle> In Proceedings of International Test Conference, </booktitle> <pages> pages 492-499. </pages> <publisher> IEEE, </publisher> <year> 1991. </year>
Reference: [8] <author> F. J. Ferguson and J. P. Shen. </author> <title> A CMOS fault extractor for inductive fault analysis. </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> 7(11) </volume> <pages> 1181-1194, </pages> <month> November </month> <year> 1988. </year>
Reference: [9] <author> A. Friedman. </author> <title> Diagnosis of short-circuit faults in combinational circuits. </title> <journal> IEEE Transactions on Computers, </journal> <pages> pages 750-752, </pages> <month> July </month> <year> 1974. </year>
Reference: [10] <author> Alvin Jee and F. Joel Ferguson. Carafe: </author> <title> An inductive fault analysis tool for cmos vlsi circuits. </title> <booktitle> In Proceedings of the IEEE VLSI Test Symposium, </booktitle> <publisher> page in press, </publisher> <year> 1993. </year>
Reference: [11] <author> T. Larrabee. </author> <title> Test pattern generation using boolean satisfia-bility. </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <pages> pages 6-22, </pages> <month> January </month> <year> 1992. </year>
Reference: [12] <author> K.C.Y. Mei. </author> <title> Bridging and stuck-at faults. </title> <journal> IEEE Transactions on Computers, </journal> <volume> C-23(7):720-727, </volume> <month> July </month> <year> 1974. </year>
Reference: [13] <author> J.P. Shen, W. Maly, and F.J. Ferguson. </author> <title> Inductive fault analysis of MOS integrated circuits. </title> <journal> IEEE Design and Test of Computers, </journal> <volume> 2(6) </volume> <pages> 13-26, </pages> <month> December </month> <year> 1985. </year>
Reference: [14] <author> J. A. Waicukauski, E. B. Eichelberger, D. O. Forlenza, E. Lind-bloom, and T. McCarthy. </author> <title> Fault simulation for structured VLSI. VLSI Design, </title> <address> VI:20-32, </address> <year> 1985. </year>
References-found: 14

