{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710148877499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710148877505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 11:21:17 2024 " "Processing started: Mon Mar 11 11:21:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710148877505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1710148877505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RCB_FPGA -c RCB_FPGA_3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1710148877505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1710148878025 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RCB_FPGA_3_1.vo G:/My Drive/FPGA/git/RCB_Rev_B/simulation/modelsim/ simulation " "Generated file RCB_FPGA_3_1.vo in folder \"G:/My Drive/FPGA/git/RCB_Rev_B/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1710148878105 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_100c_board_slow.mod G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_100c_board_slow.data " "Generated files \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_100c_board_slow.mod\" and \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_100c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1710148878183 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_-40c_board_slow.mod G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_-40c_board_slow.data " "Generated files \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_-40c_board_slow.mod\" and \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_7_1200mv_-40c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1710148878219 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_min_1200mv_-40c_board_fast.mod G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_min_1200mv_-40c_board_fast.data " "Generated files \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_min_1200mv_-40c_board_fast.mod\" and \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_min_1200mv_-40c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1710148878240 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_board.mod G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_board.data " "Generated files \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_board.mod\" and \"G:/My Drive/FPGA/git/RCB_Rev_B/timing/stamp//RCB_FPGA_3_1_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1710148878279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710148878380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 11:21:18 2024 " "Processing ended: Mon Mar 11 11:21:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710148878380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710148878380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710148878380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1710148878380 ""}
