Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Mar 22 19:52:01 2022
| Host         : PC running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file hardware_wrapper_utilization_placed.rpt -pb hardware_wrapper_utilization_placed.pb
| Design       : hardware_wrapper
| Device       : xck26sfvc784-2LV
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 24045 |     0 |          0 |    117120 | 20.53 |
|   LUT as Logic             | 22125 |     0 |          0 |    117120 | 18.89 |
|   LUT as Memory            |  1920 |     0 |          0 |     57600 |  3.33 |
|     LUT as Distributed RAM |  1310 |     0 |            |           |       |
|     LUT as Shift Register  |   610 |     0 |            |           |       |
| CLB Registers              | 34160 |     0 |          0 |    234240 | 14.58 |
|   Register as Flip Flop    | 34160 |     0 |          0 |    234240 | 14.58 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   647 |     0 |          0 |     14640 |  4.42 |
| F7 Muxes                   |   338 |     0 |          0 |     58560 |  0.58 |
| F8 Muxes                   |     6 |     0 |          0 |     29280 |  0.02 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 2     |          Yes |           - |          Set |
| 161   |          Yes |           - |        Reset |
| 411   |          Yes |         Set |            - |
| 33586 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  6139 |     0 |          0 |     14640 | 41.93 |
|   CLBL                                     |  2792 |     0 |            |           |       |
|   CLBM                                     |  3347 |     0 |            |           |       |
| LUT as Logic                               | 22125 |     0 |          0 |    117120 | 18.89 |
|   using O5 output only                     |   309 |       |            |           |       |
|   using O6 output only                     | 16289 |       |            |           |       |
|   using O5 and O6                          |  5527 |       |            |           |       |
| LUT as Memory                              |  1920 |     0 |          0 |     57600 |  3.33 |
|   LUT as Distributed RAM                   |  1310 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   522 |       |            |           |       |
|     using O5 and O6                        |   788 |       |            |           |       |
|   LUT as Shift Register                    |   610 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   218 |       |            |           |       |
|     using O5 and O6                        |   392 |       |            |           |       |
| CLB Registers                              | 34160 |     0 |          0 |    234240 | 14.58 |
|   Register driven from within the CLB      | 16725 |       |            |           |       |
|   Register driven from outside the CLB     | 17435 |       |            |           |       |
|     LUT in front of the register is unused | 14016 |       |            |           |       |
|     LUT in front of the register is used   |  3419 |       |            |           |       |
| Unique Control Sets                        |  1165 |       |          0 |     29280 |  3.98 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 89.5 |     0 |          0 |       144 | 62.15 |
|   RAMB36/FIFO*    |   89 |     0 |          0 |       144 | 61.81 |
|     RAMB36E2 only |   89 |       |            |           |       |
|   RAMB18          |    1 |     0 |          0 |       288 |  0.35 |
|     RAMB18E2 only |    1 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  111 |     0 |          0 |      1248 |  8.89 |
|   DSP48E2 only |  111 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    6 |     6 |          0 |       186 |  3.23 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    3 |     3 |          0 |        35 |  8.57 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    3 |     3 |          0 |        35 |  8.57 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |          0 |       352 |  1.70 |
|   BUFGCE             |    3 |     0 |          0 |       112 |  2.68 |
|   BUFGCE_DIV         |    2 |     0 |          0 |        16 | 12.50 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    2 |     0 |          0 |         4 | 50.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    1 |     1 |          0 |         1 | 100.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 33586 |            Register |
| LUT6       |  9739 |                 CLB |
| LUT3       |  5960 |                 CLB |
| LUT4       |  3831 |                 CLB |
| LUT5       |  3762 |                 CLB |
| LUT2       |  3680 |                 CLB |
| RAMD32     |  1370 |                 CLB |
| SRL16E     |   914 |                 CLB |
| LUT1       |   680 |                 CLB |
| CARRY8     |   647 |                 CLB |
| RAMD64E    |   520 |                 CLB |
| FDSE       |   411 |            Register |
| MUXF7      |   338 |                 CLB |
| RAMS32     |   208 |                 CLB |
| FDCE       |   161 |            Register |
| DSP48E2    |   111 |          Arithmetic |
| RAMB36E2   |    89 |            BLOCKRAM |
| SRLC32E    |    88 |                 CLB |
| MUXF8      |     6 |                 CLB |
| OBUF       |     4 |                 I/O |
| BUFGCE     |     3 |               Clock |
| MMCME4_ADV |     2 |               Clock |
| INBUF      |     2 |                 I/O |
| IBUFCTRL   |     2 |              Others |
| FDPE       |     2 |            Register |
| BUFGCE_DIV |     2 |               Clock |
| SYSMONE4   |     1 |            Advanced |
| RAMB18E2   |     1 |            BLOCKRAM |
| PS8        |     1 |            Advanced |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| hardware_zynq_ultra_ps_e_0_0       |    1 |
| hardware_xbar_0                    |    1 |
| hardware_temp2pwm_0_0              |    1 |
| hardware_system_management_wiz_0_0 |    1 |
| hardware_stepper_0_0               |    1 |
| hardware_pwm_0_0                   |    1 |
| hardware_proc_sys_reset_1_0        |    1 |
| hardware_divider_0_1               |    1 |
| hardware_divider_0_0               |    1 |
| hardware_clk_wiz_1_0               |    1 |
| hardware_clk_wiz_0_2               |    1 |
| hardware_axi_intc_0_0              |    1 |
| hardware_axi_gpio_0_0              |    1 |
| hardware_auto_pc_2                 |    1 |
| hardware_auto_pc_1                 |    1 |
| hardware_auto_pc_0                 |    1 |
| hardware_DPUCZDX8G_0_1             |    1 |
+------------------------------------+------+


