hspi|reg_ack clken_ctrl_X10_Y3_N0
reg_bus|out_fifo[3] clken_ctrl_X10_Y3_N1
reg_bus|out_fifo[0] clken_ctrl_X10_Y3_N1
hspi|reg_rdata_value[2] clken_ctrl_X10_Y3_N0
reg_bus|out_fifo[2] clken_ctrl_X10_Y3_N1
reg_bus|out_fifo[1] clken_ctrl_X10_Y3_N1
hspi|hd[4] clken_ctrl_X1_Y4_N0
hspi|tx_seq_num[2] clken_ctrl_X1_Y4_N1
hspi|hd[2] clken_ctrl_X1_Y4_N0
hspi|tx_seq_num[3] clken_ctrl_X1_Y4_N1
hspi|hd[5] clken_ctrl_X1_Y4_N0
hspi|xfer_rem[2] clken_ctrl_X1_Y5_N0
hspi|xfer_rem[7] clken_ctrl_X1_Y5_N0
hspi|xfer_rem[11] clken_ctrl_X1_Y5_N0
hspi|xfer_rem[0] clken_ctrl_X1_Y5_N0
hspi_fake_cnt[2] clken_ctrl_X2_Y4_N0
hspi_fake_cnt[3] clken_ctrl_X2_Y4_N0
hspi_fake_cnt[4] clken_ctrl_X2_Y4_N0
hspi_fake_cnt[5] clken_ctrl_X2_Y4_N0
hspi_fake_cnt[6] clken_ctrl_X2_Y4_N0
hspi_fake_cnt[7] clken_ctrl_X2_Y4_N0
hspi_fake_cnt[0] clken_ctrl_X2_Y4_N0
hspi_fake_cnt[1] clken_ctrl_X2_Y4_N0
hspi|hd[3] clken_ctrl_X2_Y5_N0
hspi|xfer_rem[9] clken_ctrl_X2_Y5_N1
hspi|xfer_rem[6] clken_ctrl_X2_Y5_N1
hspi|xfer_rem[3] clken_ctrl_X2_Y5_N1
hspi|xfer_rem[10] clken_ctrl_X2_Y5_N1
hspi|xfer_rem[1] clken_ctrl_X2_Y5_N1
hspi|xfer_rem[4] clken_ctrl_X2_Y5_N1
hspi|ack clken_ctrl_X2_Y5_N1
hspi|xfer_rem[5] clken_ctrl_X2_Y5_N1
hspi|xfer_rem[8] clken_ctrl_X2_Y5_N1
hspi|tx_seq_num[1] clken_ctrl_X3_Y4_N0
hspi|hd[1] clken_ctrl_X3_Y4_N1
hspi|hd[6] clken_ctrl_X3_Y4_N1
hspi|hd[7] clken_ctrl_X3_Y4_N1
hspi|hd[0] clken_ctrl_X3_Y4_N1
hspi|tx_seq_num[0] clken_ctrl_X3_Y4_N0
hspi|htvld clken_ctrl_X3_Y5_N0
hspi|state.SEND_HEADER_1 clken_ctrl_X3_Y5_N0
ht_rdy_last_state clken_ctrl_X3_Y5_N1
hspi|state.SEND_CRC_1 clken_ctrl_X3_Y5_N0
hspi|state.SEND_HEADER_3 clken_ctrl_X3_Y5_N0
hspi|state.SEND_PAYLOAD clken_ctrl_X3_Y5_N0
hspi|state.SEND_HEADER_2 clken_ctrl_X3_Y5_N0
hspi|state.SEND_CRC_0 clken_ctrl_X3_Y5_N0
hspi|crc_en clken_ctrl_X3_Y5_N0
hspi|state.IDLE clken_ctrl_X3_Y5_N0
hspi|state.SEND_HEADER_0 clken_ctrl_X3_Y5_N0
reg_bus|bit_shift[0] clken_ctrl_X5_Y3_N0
reg_bus|bit_shift[1] clken_ctrl_X5_Y3_N0
reg_bus|bit_shift[2] clken_ctrl_X5_Y3_N0
reg_bus|bit_shift[3] clken_ctrl_X5_Y3_N0
reg_bus|bit_shift[4] clken_ctrl_X5_Y3_N0
reg_bus|bit_shift[5] clken_ctrl_X5_Y3_N0
reg_bus|bit_shift[6] clken_ctrl_X5_Y3_N0
reg_bus|bit_shift[7] clken_ctrl_X5_Y3_N0
hspi|crc|lfsr_q[1] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[13] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[15] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[2] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[8] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[4] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[14] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[11] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[7] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[10] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[3] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[0] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[9] clken_ctrl_X5_Y4_N0
hspi|crc|lfsr_q[5] clken_ctrl_X5_Y4_N0
hspi|crc_rst clken_ctrl_X5_Y4_N1
hspi|crc|lfsr_q[6] clken_ctrl_X5_Y4_N0
hspi|delay_cnt[12] clken_ctrl_X5_Y5_N0
hspi|delay_cnt[14] clken_ctrl_X5_Y5_N0
hspi|delay_cnt[13] clken_ctrl_X5_Y5_N0
hspi|delay_cnt[9] clken_ctrl_X5_Y5_N0
hspi|htreq clken_ctrl_X5_Y5_N1
reg_bus|miso clken_ctrl_X6_Y3_N0
hspi|crc|lfsr_q[12] clken_ctrl_X6_Y4_N0
hspi|delay_cnt[8] clken_ctrl_X6_Y5_N0
hspi_req_cnt[1] clken_ctrl_X6_Y5_N1
hspi_req_cnt[2] clken_ctrl_X6_Y5_N1
hspi_req_cnt[3] clken_ctrl_X6_Y5_N1
hspi_req_cnt[4] clken_ctrl_X6_Y5_N1
hspi_req_cnt[5] clken_ctrl_X6_Y5_N1
hspi_req_cnt[0] clken_ctrl_X6_Y5_N1
hspi_req_cnt[6] clken_ctrl_X6_Y5_N1
hspi_req_cnt[7] clken_ctrl_X6_Y5_N1
hspi|delay_cnt[11] clken_ctrl_X6_Y5_N0
hspi|delay_cnt[10] clken_ctrl_X6_Y5_N0
reg_bus|adr[4] clken_ctrl_X7_Y3_N0
reg_bus|in_fifo[1] clken_ctrl_X7_Y3_N1
reg_bus|in_fifo[0] clken_ctrl_X7_Y3_N1
reg_bus|in_fifo[5] clken_ctrl_X7_Y3_N1
reg_bus|in_fifo[2] clken_ctrl_X7_Y3_N1
reg_bus|adr[1] clken_ctrl_X7_Y3_N0
reg_bus|in_fifo[6] clken_ctrl_X7_Y3_N1
reg_bus|in_fifo[7] clken_ctrl_X7_Y3_N1
reg_bus|in_fifo[3] clken_ctrl_X7_Y3_N1
reg_bus|adr[0] clken_ctrl_X7_Y3_N0
reg_bus|in_fifo[4] clken_ctrl_X7_Y3_N1
reg_bus|adr[2] clken_ctrl_X7_Y3_N0
reg_bus|adr[3] clken_ctrl_X7_Y3_N0
hspi|delay_cnt[28] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[25] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[31] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[30] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[26] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[27] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[29] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[21] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[23] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[24] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[22] clken_ctrl_X7_Y4_N0
hspi|delay_cnt[1] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[15] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[17] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[2] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[6] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[7] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[5] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[16] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[19] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[4] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[18] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[20] clken_ctrl_X7_Y5_N1
hspi|delay_cnt[0] clken_ctrl_X7_Y5_N0
hspi|delay_cnt[3] clken_ctrl_X7_Y5_N0
rst_cnt[2] clken_ctrl_X8_Y3_N0
rst_cnt[3] clken_ctrl_X8_Y3_N0
rst_cnt[4] clken_ctrl_X8_Y3_N0
rst_cnt[5] clken_ctrl_X8_Y3_N0
rst_cnt[6] clken_ctrl_X8_Y3_N0
rst clken_ctrl_X8_Y3_N0
rst_cnt[7] clken_ctrl_X8_Y3_N0
hspi|reg_rdata_value[3] clken_ctrl_X8_Y3_N1
hspi|reg_rdata_value[0] clken_ctrl_X8_Y3_N1
rst_cnt[0] clken_ctrl_X8_Y3_N0
rst_cnt[1] clken_ctrl_X8_Y3_N0
reg_bus|state.IDLE clken_ctrl_X9_Y3_N0
reg_bus|state.WR_DATA clken_ctrl_X9_Y3_N0
reg_bus|state.SEND_RESULT clken_ctrl_X9_Y3_N0
reg_bus|adr[6] clken_ctrl_X9_Y3_N1
reg_bus|adr[5] clken_ctrl_X9_Y3_N1
reg_bus|state.WAIT_ACK clken_ctrl_X9_Y3_N0
reg_bus|rw clken_ctrl_X9_Y3_N1
reg_bus|out_fifo[5] clken_ctrl_X9_Y3_N0
reg_bus|spi_direction clken_ctrl_X9_Y3_N0
reg_bus|req clken_ctrl_X9_Y3_N0
