

================================================================
== Vitis HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Sun Sep  3 07:07:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  38240414|  38240414|  0.382 sec|  0.382 sec|  38240414|  38240414|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168                   |Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1                   |       14|       14|   0.140 us|   0.140 us|       14|       14|       no|
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174                   |Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2                   |     3074|     3074|  30.740 us|  30.740 us|     3074|     3074|       no|
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180  |Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4  |    36866|    36866|   0.369 ms|   0.369 ms|    36866|    36866|       no|
        |grp_Linear_layer_ds1_Pipeline_l_j31_fu_186                              |Linear_layer_ds1_Pipeline_l_j31                              |     2307|     2307|  23.070 us|  23.070 us|     2307|     2307|       no|
        |grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196             |Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33             |     9243|     9243|  92.430 us|  92.430 us|     9243|     9243|       no|
        |grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204               |Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34               |  2359323|  2359323|  23.593 ms|  23.593 ms|  2359323|  2359323|       no|
        |grp_Linear_layer_ds1_Pipeline_l_j32_fu_212                              |Linear_layer_ds1_Pipeline_l_j32                              |     2307|     2307|  23.070 us|  23.070 us|     2307|     2307|       no|
        |grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222     |Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36     |    36903|    36903|   0.369 ms|   0.369 ms|    36903|    36903|       no|
        |grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233                         |Linear_layer_ds1_Pipeline_l_S_k_4_k4                         |      773|      773|   7.730 us|   7.730 us|      773|      773|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- l_max_inp_i32     |     27732|     27732|      2311|          -|          -|     12|        no|
        |- l_max_W_i33       |   7099392|   7099392|      2311|          -|          -|   3072|        no|
        |- l_gemm_i36_l_j35  |  28680192|  28680192|       778|          -|          -|  36864|        no|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    263|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    2486|   2618|    -|
|Memory           |     3220|    -|      32|      6|    0|
|Multiplexer      |        -|    -|       -|    841|    -|
|Register         |        -|    -|     258|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     3220|    1|    2776|   3728|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |     1150|   ~0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168                   |Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1                   |        0|   0|    6|   49|    0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174                   |Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2                   |        0|   0|   14|   51|    0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180  |Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4  |        0|   0|   51|  195|    0|
    |grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233                         |Linear_layer_ds1_Pipeline_l_S_k_4_k4                         |        0|   1|  213|  201|    0|
    |grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204               |Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34               |        0|   0|  517|  558|    0|
    |grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196             |Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33             |        0|   0|  472|  539|    0|
    |grp_Linear_layer_ds1_Pipeline_l_j31_fu_186                              |Linear_layer_ds1_Pipeline_l_j31                              |        0|   0|  234|  345|    0|
    |grp_Linear_layer_ds1_Pipeline_l_j32_fu_212                              |Linear_layer_ds1_Pipeline_l_j32                              |        0|   0|  282|  357|    0|
    |grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222     |Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36     |        0|   0|  697|  323|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                   |                                                             |        0|   1| 2486| 2618|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |   Memory   |                  Module                 | BRAM_18K| FF | LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |max_W2_U    |Linear_layer_ds1_max_W2_RAM_AUTO_1R1W    |        8|   0|   0|    0|     3072|   32|     1|        98304|
    |q_W2_V_U    |Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W    |     3072|   0|   0|    0|  2359296|   12|     1|     28311552|
    |q_inp2_V_U  |Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W  |       12|   0|   0|    0|     9216|   12|     1|       110592|
    |q_outp4_U   |Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W   |      128|   0|   0|    0|    36864|   32|     1|      1179648|
    |max_inp2_U  |Linear_layer_qkv_max_inp_RAM_AUTO_1R1W   |        0|  32|   6|    0|       12|   32|     1|          384|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |Total       |                                         |     3220|  32|   6|    0|  2408460|  120|     5|     29700480|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln662_fu_258_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln687_fu_313_p2               |         +|   0|  0|  12|          12|           1|
    |add_ln732_1_fu_377_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln732_fu_389_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln733_fu_417_p2               |         +|   0|  0|  12|          12|           1|
    |empty_425_fu_482_p2               |         +|   0|  0|  16|          16|          16|
    |empty_424_fu_473_p2               |         -|   0|  0|  16|          16|          16|
    |sub_ln664_fu_297_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln689_fu_362_p2               |         -|   0|  0|  29|          22|          22|
    |sub_ln735_fu_460_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln736_fu_511_p2               |         -|   0|  0|  29|          22|          22|
    |icmp_ln662_fu_252_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln687_fu_307_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln732_fu_371_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln733_fu_395_p2              |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln732_1_fu_409_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln732_fu_401_p3            |    select|   0|  0|  12|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 263|         200|         160|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  87|         18|    1|         18|
    |grp_fu_644_ce            |  14|          3|    1|          3|
    |grp_fu_644_opcode        |  14|          3|    5|         15|
    |grp_fu_644_p0            |  14|          3|   32|         96|
    |grp_fu_644_p1            |  14|          3|   32|         96|
    |grp_fu_648_ce            |  14|          3|    1|          3|
    |grp_fu_648_opcode        |  14|          3|    5|         15|
    |grp_fu_648_p0            |  14|          3|   32|         96|
    |grp_fu_648_p1            |  14|          3|   32|         96|
    |grp_fu_652_ce            |  14|          3|    1|          3|
    |grp_fu_652_opcode        |  14|          3|    5|         15|
    |grp_fu_652_p0            |  14|          3|   32|         96|
    |grp_fu_652_p1            |  14|          3|   32|         96|
    |grp_fu_656_ce            |  14|          3|    1|          3|
    |grp_fu_656_p0            |  14|          3|   32|         96|
    |grp_fu_656_p1            |  14|          3|   32|         96|
    |grp_fu_660_ce            |   9|          2|    1|          2|
    |grp_fu_664_ce            |  14|          3|    1|          3|
    |grp_fu_664_p0            |  14|          3|   32|         96|
    |grp_fu_664_p1            |  14|          3|   32|         96|
    |grp_fu_668_ce            |  14|          3|    1|          3|
    |grp_fu_668_p0            |  14|          3|   32|         96|
    |grp_fu_668_p1            |  14|          3|   32|         96|
    |grp_fu_672_ce            |   9|          2|    1|          2|
    |grp_fu_676_ce            |   9|          2|    1|          2|
    |i32_fu_92                |   9|          2|    4|          8|
    |i33_fu_116               |   9|          2|   12|         24|
    |i36_fu_124               |   9|          2|    4|          8|
    |indvar_flatten30_fu_128  |   9|          2|   16|         32|
    |j35_fu_120               |   9|          2|   12|         24|
    |max_W2_address0          |  31|          6|   12|         72|
    |max_W2_ce0               |  31|          6|    1|          6|
    |max_W2_d0                |  14|          3|   32|         96|
    |max_W2_we0               |  14|          3|    1|          3|
    |max_inp2_address0        |  31|          6|    4|         24|
    |max_inp2_ce0             |  31|          6|    1|          6|
    |max_inp2_d0              |  14|          3|   32|         96|
    |max_inp2_we0             |  14|          3|    1|          3|
    |q_W2_V_address0          |  14|          3|   22|         66|
    |q_W2_V_ce0               |  14|          3|    1|          3|
    |q_W2_V_we0               |   9|          2|    1|          2|
    |q_inp2_V_address0        |  14|          3|   14|         42|
    |q_inp2_V_ce0             |  14|          3|    1|          3|
    |q_inp2_V_we0             |   9|          2|    1|          2|
    |q_outp4_address0         |  25|          5|   16|         80|
    |q_outp4_ce0              |  25|          5|    1|          5|
    |q_outp4_d0               |  14|          3|   32|         96|
    |q_outp4_we0              |  14|          3|    1|          3|
    |v385_address0            |  14|          3|   14|         42|
    |v385_ce0                 |  14|          3|    1|          3|
    |v561_address0            |  14|          3|   22|         66|
    |v561_ce0                 |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 841|        177|  669|       2057|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  17|   0|   17|          0|
    |empty_425_reg_624                                                                    |  16|   0|   16|          0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start_reg               |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start_reg             |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start_reg     |   1|   0|    1|          0|
    |i32_1_reg_524                                                                        |   4|   0|    4|          0|
    |i32_fu_92                                                                            |   4|   0|    4|          0|
    |i33_1_reg_556                                                                        |  12|   0|   12|          0|
    |i33_fu_116                                                                           |  12|   0|   12|          0|
    |i36_fu_124                                                                           |   4|   0|    4|          0|
    |indvar_flatten30_fu_128                                                              |  16|   0|   16|          0|
    |j35_fu_120                                                                           |  12|   0|   12|          0|
    |max_W2_load_reg_597                                                                  |  32|   0|   32|          0|
    |max_inp2_load_reg_546                                                                |  32|   0|   32|          0|
    |q_outp4_load_reg_639                                                                 |  32|   0|   32|          0|
    |select_ln732_1_reg_612                                                               |   4|   0|    4|          0|
    |select_ln732_reg_605                                                                 |  12|   0|   12|          0|
    |sub_ln664_reg_551                                                                    |   6|   0|   14|          8|
    |sub_ln689_reg_592                                                                    |  14|   0|   22|          8|
    |sub_ln735_reg_619                                                                    |   6|   0|   14|          8|
    |sub_ln736_reg_634                                                                    |  14|   0|   22|          8|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 258|   0|  290|         32|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_290_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_290_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_290_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_290_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_298_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_298_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_298_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_298_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_286_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_286_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_286_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_286_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_294_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_294_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_294_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_294_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_opcode  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_302_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_302_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_302_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|v385_address0        |  out|   14|   ap_memory|              v385|         array|
|v385_ce0             |  out|    1|   ap_memory|              v385|         array|
|v385_q0              |   in|   32|   ap_memory|              v385|         array|
|v561_address0        |  out|   22|   ap_memory|              v561|         array|
|v561_ce0             |  out|    1|   ap_memory|              v561|         array|
|v561_q0              |   in|   32|   ap_memory|              v561|         array|
|v562_address0        |  out|   12|   ap_memory|              v562|         array|
|v562_ce0             |  out|    1|   ap_memory|              v562|         array|
|v562_q0              |   in|   32|   ap_memory|              v562|         array|
|v388_address0        |  out|   16|   ap_memory|              v388|         array|
|v388_ce0             |  out|    1|   ap_memory|              v388|         array|
|v388_we0             |  out|    1|   ap_memory|              v388|         array|
|v388_d0              |  out|   32|   ap_memory|              v388|         array|
+---------------------+-----+-----+------------+------------------+--------------+

