<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no"><title>Verilog-Mode入门 | 大卫的博客园</title><meta name="keywords" content="IC EDA"><meta name="author" content="DavidGu"><meta name="copyright" content="DavidGu"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="ffffff"><meta name="referrer" content="no-referrer"><meta name="description" content="Verilog-Mode工具扫盲">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog-Mode入门">
<meta property="og:url" content="http://david-luge.cn/2024/04/13/IC/EDA/Verilog-Mode%E5%85%A5%E9%97%A8/index.html">
<meta property="og:site_name" content="大卫的博客园">
<meta property="og:description" content="Verilog-Mode工具扫盲">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b">
<meta property="article:published_time" content="2024-04-13T13:10:39.000Z">
<meta property="article:modified_time" content="2024-04-13T13:10:39.000Z">
<meta property="article:author" content="DavidGu">
<meta property="article:tag" content="EDA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b"><link rel="shortcut icon" href="//common.cnblogs.com/favicon.svg"><link rel="canonical" href="http://david-luge.cn/2024/04/13/IC/EDA/Verilog-Mode%E5%85%A5%E9%97%A8/"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = { 
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.json","preload":false,"languages":{"hits_empty":"找不到您查询的内容：${query}"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: {"limitDay":365,"position":"top","messagePrev":"It has been","messageNext":"days since the last update, the content of the article may be outdated."},
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: true
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":50,"languages":{"author":"作者: DavidGu","link":"链接: ","source":"来源: 大卫的博客园","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-center"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'Verilog-Mode入门',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-04-13 21:10:39'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', 'ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          const now = new Date()
          const hour = now.getHours()
          const isNight = hour <= 6 || hour >= 18
          if (t === undefined) isNight ? activateDarkMode() : activateLightMode()
          else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="/css/background.css"><link rel="stylesheet" href="/css/custom.css" media="defer" onload="this.media='all'"><link rel="stylesheet" href="/css/icon.css" media="defer" onload="this.media='all'"><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/Zfour/Butterfly-double-row-display@1.00/cardlistpost.min.css"/>
<style>#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags:before {content:"\A";
  white-space: pre;}#recent-posts > .recent-post-item >.recent-post-info > .article-meta-wrap > .tags > .article-meta__separator{display:none}</style>
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 6.2.0"><link rel="alternate" href="/atom.xml" title="大卫的博客园" type="application/atom+xml">
</head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/HomePage/avatar.jpg" onerror="onerror=null;src='/img/HomePage/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">89</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">13</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">16</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b')"><nav id="nav"><span id="blog_name"><a id="site-name" href="/">大卫的博客园</a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-book"></i><span> 文章</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/statistics/"><i class="fa-fw fa-fw fas fa-chart-line"></i><span> 统计</span></a></li><li><a class="site-page child" href="/categories/"><i class="fa-fw fa-fw fas fa-folder-open"></i><span> 分类</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-heartbeat"></i><span> 生活</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/tools/"><i class="fa-fw fas fa-tools"></i><span> 百宝箱</span></a></li><li><a class="site-page child" href="/chats/"><i class="fa-fw fas fa-comment-dots"></i><span> 碎碎念</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">Verilog-Mode入门</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-04-13T13:10:39.000Z" title="发表于 2024-04-13 21:10:39">2024-04-13</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-04-13T13:10:39.000Z" title="更新于 2024-04-13 21:10:39">2024-04-13</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/">IC</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC/EDA/">EDA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">2.7k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>10分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="Verilog-Mode入门"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="Verilog-Mode"><a href="#Verilog-Mode" class="headerlink" title="Verilog Mode"></a>Verilog Mode</h1><h1 id="What"><a href="#What" class="headerlink" title="What"></a>What</h1><p>Verilog-mode是Emacs的一种编辑模式，主要面对verilog的开发环境，拥有很方便的自动缩进机制和AUTO机制。AUTO机制是Emacs verilog-mode中一些自动化实现脚本的功能，比如自动填充模块参数列表、自动完成模块例化、自动声明连线等。非常适合顶层模块集成使用，避免Designer的重复劳动和低级错误。</p>
<h1 id="Why"><a href="#Why" class="headerlink" title="Why"></a>Why</h1><p>verilog语法中有很多内容是冗余的，模块中必须出现却起不到什么功能作用，列举如下：</p>
<ul>
<li>模块参数列表和模块端口声明input/output；</li>
<li>reg语句和已经被声明为输出的信号；</li>
<li>子模块实例化的连线声明；</li>
<li>子模块的实例化语句和子模块的端口声明；</li>
<li>组合逻辑always语句的敏感信号列表（不过已经可以使用*来代替了）；</li>
</ul>
<p>可见verilog语法中的冗余信息还是不少的，不过这是语法规则导致的，是语言本身的缺陷，作为使用者只能遵守语法规则。这些冗余信息中比如参数列表和模块例化连线，不仅需要花费时间去编写，而且还特别容易出错，给RTL编写以及后续的修改维护都带来很多问题。那么如果解决这些问题，会带来什么效果呢？个人认为有以下几点：</p>
<ul>
<li>代码整洁，便于阅读；</li>
<li>提高编码效率，尤其是顶层实例化；</li>
<li>减少拼写错误；</li>
<li>便于维护，比如修改、增加和删除端口，无需修改参数列表，比如修改、增加和删除子模块端口，无需修改顶层实例化；</li>
</ul>
<h1 id="How"><a href="#How" class="headerlink" title="How"></a>How</h1><p>Emacs verilog-mode的AUTO机制，就是在代码中相应的位置写一些/<em>AUTO</em>/类似的注释，verilog-mode可以自动替换为所需的内容。Emacs编辑器和verilog-mode的AUTO机制结合，可以很方便的看到AUTO的效果，而且AUTO是以注释形式添加到verilog文件，在语法上本身是合法的，不会影响EDA工具的使用。这个环境也可以在Vim编辑器下使用，举例如下：</p>
<h2 id="自动补全"><a href="#自动补全" class="headerlink" title="自动补全"></a>自动补全</h2><ol>
<li>不想写入数据的输入输出信号列表、组合逻辑的敏感信号列表；</li>
</ol>
<blockquote>
<p>/*AUTOARG*/：自动生成模块参数表；</p>
<p>/*AUTOSENSE*/ or /*AS*/：自动生成组合逻辑的敏感信号列表；（在verilog 2000中，已经对语法做出了简化，比如使用@(<em>)来代替敏感信号列表，但是需要EDA工具的支持。不过现在EDA工具都已经支持verilog 2005了，可以将敏感信号列表直接写为@(\</em>)即可，所以AUTOSENSE功能可以不使用。）</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> auto_arg_as(<span class="comment">/*AUTOARG*/</span>);</span><br><span class="line">		<span class="keyword">input</span> a;</span><br><span class="line">		<span class="keyword">input</span> b;</span><br><span class="line">		<span class="keyword">input</span> c;</span><br><span class="line">		<span class="keyword">output</span> d;</span><br><span class="line"><span class="comment">/*AUTOREG*/</span></span><br><span class="line"></span><br><span class="line">		<span class="keyword">always</span> @(<span class="comment">/*AS*/</span>)</span><br><span class="line">			d = a ^ b ^ c;</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//After Auto</span></span><br><span class="line"><span class="keyword">module</span> auto_arg_as(<span class="comment">/*AUTOARG*/</span></span><br><span class="line">	<span class="comment">// Outputs</span></span><br><span class="line">	d,</span><br><span class="line">	<span class="comment">// Inputs</span></span><br><span class="line">	a, b, c</span><br><span class="line">);</span><br><span class="line">	<span class="keyword">input</span> a;</span><br><span class="line">	<span class="keyword">input</span> b;</span><br><span class="line">	<span class="keyword">input</span> c;</span><br><span class="line">	<span class="keyword">output</span> d;</span><br><span class="line"><span class="comment">/*AUTOREG*/</span></span><br><span class="line">	<span class="comment">// Beginning of automatic regs (for this module&#x27;s undeclared outputs)</span></span><br><span class="line">	<span class="keyword">reg</span> d;</span><br><span class="line">	<span class="comment">// End of automatics</span></span><br><span class="line"></span><br><span class="line">	<span class="keyword">always</span> @(<span class="comment">/*AS*/</span>a <span class="keyword">or</span> b <span class="keyword">or</span> c)</span><br><span class="line">			d = a ^ b ^ c;</span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<ol>
<li>不想写内部的wire、reg数据类型定义；</li>
</ol>
<blockquote>
<p>/*AUTOWIRE*/：自动补全wire的定义，在重复例化模块时使用，会将内部连线的信号自动生成wire定义；（注意只在重复例化的时候使用，设计功能模块时勿用）</p>
<p>/*AUTOREG*/：会将reg类型的output信号补全reg的定义；</p>
</blockquote>
<h2 id="自动例化与连线"><a href="#自动例化与连线" class="headerlink" title="自动例化与连线"></a>自动例化与连线</h2><ol>
<li>不想例化重复的模块；</li>
</ol>
<p>如果一个模块被实例化多次，你可以使用verilog的generate语法，也可以使用Emacs verilog-mode的<strong>AUTO_TEMPLATE</strong> 和 <strong>AUTO_INST</strong> 。Verilog-mode向上索引最近的模板，这样对于一个子模块可以写多个模板，只需要将模板写在实例化之前即可。</p>
<blockquote>
<p>/*AUTO_TEMPLATE*/：TEMPLATE中的模块名称必须与实例中的模块名称相同，并且只需列出每次实例化时不同的那些信号就好了，要遵守此格式（每行只有一个端口，并且以逗号结尾，最后以分号结尾）</p>
<p>/*AUTOINST*/：如果没有/*AUTO_TEMPLATE*/，则/*AUTOINST*/会自动补全信号列表，默认实例化的端口名与子模块的端口名一致，如果不一致需要手动将不一致的端口连线，/*AUTOINST*/不会重复覆盖；如果有/*AUTO_TEMPLATE*/，Verilog-mode会向上索引最近的模板，按模板的格式进行例化，这样对于一个子模块可以写多个模板，只需要将模板写在实例化之前即可。</p>
<p>/*AUTOINSTPARAM*/：在实例化时自动填充参数列表；</p>
<p>/*AUTOINPUT*/、/*AUTOOUTPUT*/：在top层中，一般只有子模块的例化，没有任何其它粘合逻辑，这也是最好的。这时top层通过 <strong>AUTOWIRE</strong> 声明了子模块的输出连线，<strong>AUTOINST</strong> 实现了子模块的实例化，其余未声明的信号，就是top模块的输入输出信号，我们可以通过  <strong>AUTOINPUT AUTOOUTPUT</strong> 完成输入输出信号的声明。特别注意Top层仅做例化，不包括其他逻辑。</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> submod(<span class="comment">/*AUTOARG*/</span>);</span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">1</span>:<span class="number">0</span>]  in_a;</span><br><span class="line">	<span class="keyword">input</span>  [<span class="number">1</span>:<span class="number">0</span>]  in_b;</span><br><span class="line">  <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  out_a;</span><br><span class="line">	<span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  out_b;</span><br><span class="line"></span><br><span class="line">	<span class="keyword">assign</span> out_a = in_a ^ in_b;</span><br><span class="line">	<span class="keyword">assign</span> out_b = in_a | in_b;	</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> submod_wrapper0(<span class="comment">/*AUTOARG*/</span>);</span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		I/O</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line">	<span class="comment">/*AUTOINPUT*/</span></span><br><span class="line">	<span class="comment">/*AUTOOUTPUT*/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		Signal</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line">	<span class="comment">/*AUTOWIRE*/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		Inst</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(din_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_stage1_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_0(<span class="comment">/*AUTOINST*/</span>);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(dout_stage1_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_stage2_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_1(<span class="comment">/*AUTOINST*/</span>);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(dout_stage2_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_2(<span class="comment">/*AUTOINST*/</span>);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//Local Variables:</span></span><br><span class="line"><span class="comment">//verilog-library-directories:(&quot;.&quot;)</span></span><br><span class="line"><span class="comment">//End:</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//**********************************************************</span></span><br><span class="line"><span class="comment">//          	           After Auto</span></span><br><span class="line"><span class="comment">//**********************************************************</span></span><br><span class="line"><span class="keyword">module</span> submod_wrapper0(<span class="comment">/*AUTOARG*/</span></span><br><span class="line">	<span class="comment">//Outputs</span></span><br><span class="line">	dout_b, dout_a,</span><br><span class="line">	<span class="comment">//Inputs</span></span><br><span class="line">	din_b, din_a</span><br><span class="line">);</span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		I/O</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line">	<span class="comment">/*AUTOINPUT*/</span></span><br><span class="line">	<span class="comment">//Beginning of automatic inputs (from unused autoinst inputs)</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]  din_a;    <span class="comment">// To u_submod_0 of submod.v</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]  din_b;    <span class="comment">// To u_submod_0 of submod.v</span></span><br><span class="line">	<span class="comment">//End of automatics</span></span><br><span class="line">	<span class="comment">/*AUTOOUTPUT*/</span></span><br><span class="line">	<span class="comment">//Beginning of automatic outputs (from unused autoinst outputs)</span></span><br><span class="line">  <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  dout_a;    <span class="comment">// To u_submod_2 of submod.v</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  dout_b;    <span class="comment">// To u_submod_2 of submod.v</span></span><br><span class="line">	<span class="comment">//End of automatics</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		Signal</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line">	<span class="comment">/*AUTOWIRE*/</span></span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]    dout_stage1_a;    <span class="comment">//From u_submod_0 of submod.v</span></span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]    dout_stage1_b;    <span class="comment">//From u_submod_0 of submod.v</span></span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]    dout_stage2_a;    <span class="comment">//From u_submod_1 of submod.v</span></span><br><span class="line">	<span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]    dout_stage2_b;    <span class="comment">//From u_submod_1 of submod.v</span></span><br><span class="line">	<span class="comment">//End of automatics</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		Inst</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(din_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_stage1_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_0(<span class="comment">/*AUTOINST*/</span></span><br><span class="line">	<span class="comment">// Outputs</span></span><br><span class="line">	<span class="variable">.out_a</span>    (dout_stage1_a[<span class="number">1</span>:<span class="number">0</span>]),  <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.out_b</span>    (dout_stage1_b[<span class="number">1</span>:<span class="number">0</span>]),  <span class="comment">// Templated</span></span><br><span class="line">	<span class="comment">// Inputs</span></span><br><span class="line">	<span class="variable">.in_a</span>    (din_a[<span class="number">1</span>:<span class="number">0</span>]),           <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.in_b</span>    (din_b[<span class="number">1</span>:<span class="number">0</span>])            <span class="comment">// Templated</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(dout_stage1_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_stage2_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_1(<span class="comment">/*AUTOINST*/</span></span><br><span class="line">	<span class="comment">// Outputs</span></span><br><span class="line">	<span class="variable">.out_a</span>    (dout_stage2_a[<span class="number">1</span>:<span class="number">0</span>]),  <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.out_b</span>    (dout_stage2_b[<span class="number">1</span>:<span class="number">0</span>]),  <span class="comment">// Templated</span></span><br><span class="line">	<span class="comment">// Inputs</span></span><br><span class="line">	<span class="variable">.in_a</span>    (dout_stage1_a[<span class="number">1</span>:<span class="number">0</span>]),   <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.in_b</span>    (dout_stage1_b[<span class="number">1</span>:<span class="number">0</span>])    <span class="comment">// Templated</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(dout_stage2_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_2(<span class="comment">/*AUTOINST*/</span></span><br><span class="line">	<span class="comment">// Outputs</span></span><br><span class="line">	<span class="variable">.out_a</span>    (dout_a[<span class="number">1</span>:<span class="number">0</span>]),         <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.out_b</span>    (dout_b[<span class="number">1</span>:<span class="number">0</span>]),         <span class="comment">// Templated</span></span><br><span class="line">	<span class="comment">// Inputs</span></span><br><span class="line">	<span class="variable">.in_a</span>    (dout_stage2_a[<span class="number">1</span>:<span class="number">0</span>]),   <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.in_b</span>    (dout_stage2_b[<span class="number">1</span>:<span class="number">0</span>])    <span class="comment">// Templated</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//Local Variables:</span></span><br><span class="line"><span class="comment">//verilog-library-directories:(&quot;.&quot;)</span></span><br><span class="line"><span class="comment">//End:</span></span><br></pre></td></tr></table></figure>
<h3 id="取消输出"><a href="#取消输出" class="headerlink" title="取消输出"></a>取消输出</h3><p>比如我们尝试在TOP模块做一个glue logic，将两个模块的输出接口（如a_dfx[15:0]和b_dfx[15:0]）组合为一个输出接口（dfx[31:0]）进行输出。如果使用/*AUTOOUTPUT*/方法，会将a_dfx[15:0]，b_dfx[15:0]也放到输出口，此时我们就需要<strong>verilog-auto-output-ignore-regexp</strong>方法来对这类接口进行特殊处理，避免将其放到输出端口上。代码示例如下，其中将匹配到‘_dfx’的信号全部ignore。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> abc(<span class="comment">/*AUTOARG*/</span>);</span><br><span class="line"><span class="comment">/*AUTOINPUT*/</span></span><br><span class="line"><span class="comment">/*AUTOOUTPUT*/</span></span><br><span class="line"><span class="comment">/*AUTOWIRE*/</span></span><br><span class="line"><span class="keyword">assign</span> dfx = &#123;a_dfx[<span class="number">15</span>:<span class="number">0</span>], b_dfx[<span class="number">15</span>:<span class="number">0</span>]&#125;;</span><br><span class="line"><span class="keyword">module</span> u_1(<span class="comment">/*AUTOINST*/</span>);</span><br><span class="line"><span class="keyword">module</span> u_2(<span class="comment">/*AUTOINST*/</span>);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//Localvariables:</span></span><br><span class="line"><span class="comment">//verilog-auto-output-ignore-regexp:(&quot;_dfx&quot;)</span></span><br><span class="line"><span class="comment">//END:</span></span><br></pre></td></tr></table></figure>
<h3 id="正则匹配"><a href="#正则匹配" class="headerlink" title="正则匹配"></a>正则匹配</h3><p>在顶层实例化时，有大量的信号需要重新命名，使用模板的话会增加大量的注释内容，不过往往这些信号命名有特定的规律，我们可以使用正则表达式来处理；</p>
<p>@在正则匹配中匹配到例化名称中最前面的连续数字；建议使用 @ 来匹配例化名称中的数字，使用正则来匹配信号中的数字；</p>
<blockquote>
<p>@ in the template takes the leading digits from the reference.</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// 提取信号中固定位置的数字</span></span><br><span class="line"><span class="variable">.pci_req</span>\([<span class="number">0</span>-<span class="number">9</span>]+\)_j   (pci_req_jtag_[\<span class="number">1</span>]),</span><br><span class="line"><span class="variable">.pci_req12_j</span>           (pci_req_jtag_[<span class="number">12</span>]),</span><br><span class="line"><span class="comment">//---------------------------------------------</span></span><br><span class="line"><span class="comment">// 删除末尾下划线内容</span></span><br><span class="line">.\(.*\)_j              (\<span class="number">1</span>[]),</span><br><span class="line"><span class="variable">.pci_req_j</span>             (pci_req[<span class="number">7</span>:<span class="number">0</span>]),</span><br><span class="line"><span class="comment">//---------------------------------------------</span></span><br><span class="line"><span class="comment">// 对信号矢量化处理(将@改为\([0-9]+\)也是可以的)</span></span><br><span class="line">.\(.*[^<span class="number">0</span>-<span class="number">9</span>]\)@    (\<span class="number">1</span>[\<span class="number">2</span>]),</span><br><span class="line"><span class="variable">.pci_req0</span>         (pci_req[<span class="number">0</span>]),</span><br><span class="line"><span class="variable">.pci_req1</span>         (pci_req[<span class="number">1</span>]),</span><br><span class="line"><span class="variable">.pci_req2</span>         (pci_req[<span class="number">2</span>]),</span><br><span class="line"><span class="variable">.pci_req3</span>         (pci_req[<span class="number">3</span>]),</span><br></pre></td></tr></table></figure>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> submod_wrapper1(<span class="comment">/*AUTOARG*/</span>);</span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		I/O</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line">	<span class="comment">/*AUTOINPUT*/</span></span><br><span class="line">	<span class="comment">/*AUTOOUTPUT*/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		Signal</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line">	<span class="comment">/*AUTOWIRE*/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		Inst</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(din_\1_@[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_\1_@[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_0(<span class="comment">/*AUTOINST*/</span>);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(din_\1_@[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_\1_@[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_1(<span class="comment">/*AUTOINST*/</span>);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(din_\1_@[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_\1_@[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_2(<span class="comment">/*AUTOINST*/</span>);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//Local Variables:</span></span><br><span class="line"><span class="comment">//verilog-library-directories:(&quot;.&quot;)</span></span><br><span class="line"><span class="comment">//End:</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//**********************************************************</span></span><br><span class="line"><span class="comment">//          	           After Auto</span></span><br><span class="line"><span class="comment">//**********************************************************</span></span><br><span class="line"><span class="keyword">module</span> submod_wrapper1(<span class="comment">/*AUTOARG*/</span></span><br><span class="line">	<span class="comment">//Outputs</span></span><br><span class="line">	dout_b_2, dout_b_1, dout_b_0, dout_a_2, dout_a_1, dout_a_0,</span><br><span class="line">	<span class="comment">//Inputs</span></span><br><span class="line">	din_b_2, din_b_1, din_b_0, din_a_2, din_a_1, din_a_0</span><br><span class="line">);</span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		I/O</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line">	<span class="comment">/*AUTOINPUT*/</span></span><br><span class="line">	<span class="comment">//Beginning of automatic inputs (from unused autoinst inputs)</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]  din_a_0;    <span class="comment">// To u_submod_0 of submod.v</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]  din_a_1;    <span class="comment">// To u_submod_1 of submod.v</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]  din_a_2;    <span class="comment">// To u_submod_2 of submod.v</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]  din_b_0;    <span class="comment">// To u_submod_0 of submod.v</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]  din_b_1;    <span class="comment">// To u_submod_1 of submod.v</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>]  din_b_2;    <span class="comment">// To u_submod_2 of submod.v</span></span><br><span class="line">	<span class="comment">//End of automatics</span></span><br><span class="line">	<span class="comment">/*AUTOOUTPUT*/</span></span><br><span class="line">	<span class="comment">//Beginning of automatic outputs (from unused autoinst outputs)</span></span><br><span class="line">  <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  dout_a_0;    <span class="comment">// To u_submod_0 of submod.v</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  dout_a_1;    <span class="comment">// To u_submod_1 of submod.v</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  dout_a_2;    <span class="comment">// To u_submod_2 of submod.v</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  dout_b_0;    <span class="comment">// To u_submod_0 of submod.v</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  dout_b_1;    <span class="comment">// To u_submod_1 of submod.v</span></span><br><span class="line">	<span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>]  dout_b_2;    <span class="comment">// To u_submod_2 of submod.v</span></span><br><span class="line">	<span class="comment">//End of automatics</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		Signal</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line">	<span class="comment">/*AUTOWIRE*/</span></span><br><span class="line"></span><br><span class="line"><span class="comment">/*****************************\</span></span><br><span class="line"><span class="comment">		Inst</span></span><br><span class="line"><span class="comment">\*****************************/</span></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(din_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_stage1_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_0(<span class="comment">/*AUTOINST*/</span></span><br><span class="line">	<span class="comment">// Outputs</span></span><br><span class="line">	<span class="variable">.out_a</span>    (dout_a_0[<span class="number">1</span>:<span class="number">0</span>]),  <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.out_b</span>    (dout_b_0[<span class="number">1</span>:<span class="number">0</span>]),  <span class="comment">// Templated</span></span><br><span class="line">	<span class="comment">// Inputs</span></span><br><span class="line">	<span class="variable">.in_a</span>    (din_a_0[<span class="number">1</span>:<span class="number">0</span>]),           <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.in_b</span>    (din_b_0[<span class="number">1</span>:<span class="number">0</span>])            <span class="comment">// Templated</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(dout_stage1_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_stage2_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_1(<span class="comment">/*AUTOINST*/</span></span><br><span class="line">	<span class="comment">// Outputs</span></span><br><span class="line">	<span class="variable">.out_a</span>    (dout_a_1[<span class="number">1</span>:<span class="number">0</span>]),  <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.out_b</span>    (dout_b_1[<span class="number">1</span>:<span class="number">0</span>]),  <span class="comment">// Templated</span></span><br><span class="line">	<span class="comment">// Inputs</span></span><br><span class="line">	<span class="variable">.in_a</span>    (din_a_1[<span class="number">1</span>:<span class="number">0</span>]),   <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.in_b</span>    (din_b_1[<span class="number">1</span>:<span class="number">0</span>])    <span class="comment">// Templated</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">/*submod AUTO_TEMPLATE(</span></span><br><span class="line"><span class="comment">	.in_\(.*\)(dout_stage2_\1[]),</span></span><br><span class="line"><span class="comment">	.out_\(.*\)(dout_\1[]),</span></span><br><span class="line"><span class="comment">);*/</span></span><br><span class="line">submod u_submod_2(<span class="comment">/*AUTOINST*/</span></span><br><span class="line">	<span class="comment">// Outputs</span></span><br><span class="line">	<span class="variable">.out_a</span>    (dout_a_2[<span class="number">1</span>:<span class="number">0</span>]),         <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.out_b</span>    (dout_b_2[<span class="number">1</span>:<span class="number">0</span>]),         <span class="comment">// Templated</span></span><br><span class="line">	<span class="comment">// Inputs</span></span><br><span class="line">	<span class="variable">.in_a</span>    (din_a_2[<span class="number">1</span>:<span class="number">0</span>]),   <span class="comment">// Templated</span></span><br><span class="line">	<span class="variable">.in_b</span>    (din_b_2[<span class="number">1</span>:<span class="number">0</span>])    <span class="comment">// Templated</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"><span class="comment">//Local Variables:</span></span><br><span class="line"><span class="comment">//verilog-library-directories:(&quot;.&quot;)</span></span><br><span class="line"><span class="comment">//End:</span></span><br></pre></td></tr></table></figure>
<h2 id="获取模块路径"><a href="#获取模块路径" class="headerlink" title="获取模块路径"></a>获取模块路径</h2><p>现在我们可能会好奇，Verilog-Mode如何知道给定的模块声明的路径。</p>
<p>verillog-mode首先在当前文件中查找，以防您在那里定义了多个模块。然后它在verilog-library-extensions中查找带有每个扩展名的模块名，通常是一个’.v’。最后，它在每个定义了在verilog-library-directories的目录中搜索。</p>
<p>因此，如果我们有一个需要在子目录中查找子模块的顶级模块，我们需要告诉verilog-mode在子目录中查找。最好的方法是在每个需要库变量的Verilog文件的末尾定义它们：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Local Variables:</span></span><br><span class="line"><span class="comment">// verilog-library-directories:(&quot;.&quot; &quot;subdir&quot; &quot;subdir2&quot;)</span></span><br><span class="line"><span class="comment">// verilog-library-files:(&quot;/some/path/technology.v&quot; &quot;/some/path/tech2.v&quot;)</span></span><br><span class="line"><span class="comment">// verilog-library-extensions:(&quot;.v&quot; &quot;.h&quot;)</span></span><br><span class="line"><span class="comment">// End:</span></span><br></pre></td></tr></table></figure>
<p>这三个变量的作用如下:<br><code>verilog-library-directories</code><br>变量<code>verilog-library-directories</code>包含了要在其中查找模块的目录列表，至少应包含当前目录。<br><code>verilog-library-extension</code><br>变量<code>verilog-library-extensions</code>包含一个文件扩展名列表，试图将其附加到模块名以生成文件名。通常只是“.v”。<br><code>verilog-library-files</code><br>变量<code>verilog-library-files</code>包含一个文件列表，这些文件将完整地搜索模块。这通常是到技术文件的完整路径，其中定义了许多标准单元。</p>
<h2 id="参考资料"><a href="#参考资料" class="headerlink" title="参考资料"></a>参考资料</h2><p>verilog-mode还有其他实用的功能，不过掌握其20%的知识足够应付80%的场景了。其余的功能还包括缩进对齐，自动补齐复位信号等。不过还是建议只在顶层连线使用verilog-mode功能，内部的IP设计还是需要各Designer仔细检查。</p>
<p><a target="_blank" rel="noopener" href="https://veripool.org/verilog-mode/help/">Verilog-Mode User Guide</a></p>
<p><a target="_blank" rel="noopener" href="https://www.cnblogs.com/Alfred-HOO/articles/16366743.html">Verilog-Mode使用方法总结</a></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="http://david-luge.cn">DavidGu</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="http://david-luge.cn/2024/04/13/IC/EDA/Verilog-Mode%E5%85%A5%E9%97%A8/">http://david-luge.cn/2024/04/13/IC/EDA/Verilog-Mode%E5%85%A5%E9%97%A8/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://david-luge.cn" target="_blank">大卫的博客园</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/EDA/">EDA</a></div><div class="post_share"><div class="social-share" data-image="https://picx.zhimg.com/v2-4259bbf8cc3f2fe52caab6ca6a5591d2_r.jpg?source=172ae18b" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i> 打赏</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/HomePage/wechat_pay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/wechat_pay.jpg" alt="微信"/></a><div class="post-qr-code-desc">微信</div></li><li class="reward-item"><a href="/img/HomePage/alipay.jpg" target="_blank"><img class="post-qr-code-img" src="/img/HomePage/alipay.jpg" alt="支付宝"/></a><div class="post-qr-code-desc">支付宝</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2024/04/08/Git/%E8%81%8A%E8%81%8Agit%E7%9A%84revert/"><img class="prev-cover" src="/img/Page_Cover/git.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">聊聊git的revert</div></div></a></div><div class="next-post pull-right"><a href="/2024/04/15/IC/AXI/AXI4%E4%B8%8EAXI3%E7%9A%84%E5%8C%BA%E5%88%AB/"><img class="next-cover" src="/img/Page_Cover/AXI.png" onerror="onerror=null;src='/img/HomePage/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">AXI4与AXI3的区别</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2023/10/30/IC/EDA/DC%E4%BC%98%E5%8C%96%E7%9A%84%E5%B8%B8%E7%94%A8%E6%96%B9%E6%B3%95/" title="DC优化的常用方法"><img class="cover" src="/img/Page_Cover/DC.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-10-30</div><div class="title">DC优化的常用方法</div></div></a></div><div><a href="/2023/10/23/IC/EDA/DC%E5%85%A5%E9%97%A8/" title="DC入门"><img class="cover" src="/img/Page_Cover/DC.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-10-23</div><div class="title">DC入门</div></div></a></div></div></div><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">欢迎来到电子仓鼠的空间</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Verilog-Mode"><span class="toc-number">1.</span> <span class="toc-text">Verilog Mode</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#What"><span class="toc-number">2.</span> <span class="toc-text">What</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Why"><span class="toc-number">3.</span> <span class="toc-text">Why</span></a></li><li class="toc-item toc-level-1"><a class="toc-link" href="#How"><span class="toc-number">4.</span> <span class="toc-text">How</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%87%AA%E5%8A%A8%E8%A1%A5%E5%85%A8"><span class="toc-number">4.1.</span> <span class="toc-text">自动补全</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%87%AA%E5%8A%A8%E4%BE%8B%E5%8C%96%E4%B8%8E%E8%BF%9E%E7%BA%BF"><span class="toc-number">4.2.</span> <span class="toc-text">自动例化与连线</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%96%E6%B6%88%E8%BE%93%E5%87%BA"><span class="toc-number">4.2.1.</span> <span class="toc-text">取消输出</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%AD%A3%E5%88%99%E5%8C%B9%E9%85%8D"><span class="toc-number">4.2.2.</span> <span class="toc-text">正则匹配</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E8%8E%B7%E5%8F%96%E6%A8%A1%E5%9D%97%E8%B7%AF%E5%BE%84"><span class="toc-number">4.3.</span> <span class="toc-text">获取模块路径</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8F%82%E8%80%83%E8%B5%84%E6%96%99"><span class="toc-number">4.4.</span> <span class="toc-text">参考资料</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/03/29/Linear_Algebra/%E7%BA%BF%E6%80%A7%E4%BB%A3%E6%95%B0-29/" title="线性代数-相似矩阵和若尔当型-29"><img src="/img/Page_Cover/Linear_Algebra.jpg" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="线性代数-相似矩阵和若尔当型-29"/></a><div class="content"><a class="title" href="/2025/03/29/Linear_Algebra/%E7%BA%BF%E6%80%A7%E4%BB%A3%E6%95%B0-29/" title="线性代数-相似矩阵和若尔当型-29">线性代数-相似矩阵和若尔当型-29</a><time datetime="2025-03-29T07:29:39.000Z" title="发表于 2025-03-29 15:29:39">2025-03-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/03/29/Linear_Algebra/%E7%BA%BF%E6%80%A7%E4%BB%A3%E6%95%B0-28/" title="线性代数-正定矩阵和最小值-28"><img src="/img/Page_Cover/Linear_Algebra.jpg" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="线性代数-正定矩阵和最小值-28"/></a><div class="content"><a class="title" href="/2025/03/29/Linear_Algebra/%E7%BA%BF%E6%80%A7%E4%BB%A3%E6%95%B0-28/" title="线性代数-正定矩阵和最小值-28">线性代数-正定矩阵和最小值-28</a><time datetime="2025-03-29T07:28:39.000Z" title="发表于 2025-03-29 15:28:39">2025-03-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/03/29/Linear_Algebra/%E7%BA%BF%E6%80%A7%E4%BB%A3%E6%95%B0-27/" title="线性代数-酉矩阵与快速FFT-27"><img src="/img/Page_Cover/Linear_Algebra.jpg" onerror="this.onerror=null;this.src='/img/HomePage/404.jpg'" alt="线性代数-酉矩阵与快速FFT-27"/></a><div class="content"><a class="title" href="/2025/03/29/Linear_Algebra/%E7%BA%BF%E6%80%A7%E4%BB%A3%E6%95%B0-27/" title="线性代数-酉矩阵与快速FFT-27">线性代数-酉矩阵与快速FFT-27</a><time datetime="2025-03-29T07:27:39.000Z" title="发表于 2025-03-29 15:27:39">2025-03-29</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2022 - 2025  DavidGu <a href="/love/"><i id="heartbeat" class="fa fas fa-heartbeat"></i></a> LugeWang</div><div class="footer_custom_text">欢迎来到大卫的博客园!</div></div><head><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/HCLonely/images@master/others/heartbeat.min.css"></head></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><i class="fas fa-arrow-up"></i></button></div></div><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div></div></div><div id="search-mask"></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><script>function panguFn () {
  if (typeof pangu === 'object') pangu.autoSpacingPage()
  else {
    getScript('https://cdn.jsdelivr.net/npm/pangu/dist/browser/pangu.min.js')
      .then(() => {
        pangu.autoSpacingPage()
      })
  }
}

function panguInit () {
  if (false){
    GLOBAL_CONFIG_SITE.isPost && panguFn()
  } else {
    panguFn()
  }
}

document.addEventListener('DOMContentLoaded', panguInit)</script><script src="/js/search/local-search.js"></script><script>var preloader = {
  endLoading: () => {
    document.body.style.overflow = 'auto';
    document.getElementById('loading-box').classList.add("loaded")
  },
  initLoading: () => {
    document.body.style.overflow = '';
    document.getElementById('loading-box').classList.remove("loaded")

  }
}
window.addEventListener('load',preloader.endLoading())</script><div class="js-pjax"><script>function loadValine () {
  function initValine () {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: '4fFz2tMISVCxeHM6f7dDL8hc-gzGzoHsz',
      appKey: '1KNfIKxigPxTCWkGvMnFysl7',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,
      visitor: false
    }, null))
  }

  if (typeof Valine === 'function') initValine() 
  else getScript('https://cdn.jsdelivr.net/npm/valine/dist/Valine.min.js').then(initValine)
}

if ('Valine' === 'Valine' || !false) {
  if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
  else setTimeout(loadValine, 0)
} else {
  function loadOtherComment () {
    loadValine()
  }
}</script></div><script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/gh/xiabo2/CDN@latest/fishes.js"></script><script type="text/javascript" src="\js\FunnyTitle.js"></script><script id="click-heart" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/click-heart.min.js" async="async" mobile="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>