// Seed: 3500413879
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input id_11,
    inout id_12,
    input logic id_13
);
  assign id_2 = 1 - 1'b0;
  generate
    assign id_1 = id_11;
    if (1) begin
      assign id_2 = id_0;
    end else begin
      logic id_14;
      assign id_1 = 1;
    end
  endgenerate
endmodule
