#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Dec 10 13:49:33 2014
# Process ID: 7804
# Log file: /root/NetFPGA-SUME-2014.2/projects/reference_switch/vivado.log
# Journal file: /root/NetFPGA-SUME-2014.2/projects/reference_switch/vivado.jou
#-----------------------------------------------------------
start_gui
# Vivado Launch Script
#### Change design settings here #######
set design reference_switch 
reference_switch
set top top
top
#set sim_top board
set device xc7vx690t-2-ffg1761
xc7vx690t-2-ffg1761
set proj_dir ./synth
./synth
#set repo_dir ./ip_repo
#set repo_dir ../../../lib/ip_repo
set public_repo_dir /root/NetFPGA-SUME-2014.2/lib/ip_repo
/root/NetFPGA-SUME-2014.2/lib/ip_repo
set repo_dir ./ip_repo
./ip_repo
set impl_constraints $::env(CONSTRAINTS)/vc709_generic.xdc
/root/NetFPGA-SUME-2014.2/lib/hw/std/constraints/vc709_generic.xdc
set bit_settings $::env(CONSTRAINTS)/vc709_generic_bit.xdc 
/root/NetFPGA-SUME-2014.2/lib/hw/std/constraints/vc709_generic_bit.xdc
set project_constraints ./constraints/top.xdc
./constraints/top.xdc
set ip_script ./ip_script.tcl
./ip_script.tcl
set nf_10g_constraints ./constraints/10g_interface.xdc
./constraints/10g_interface.xdc
#####################################
# set IP paths
#####################################
set arbiter_ip $::env(IP_FOLDER)/input_arbiter/input_arbiter_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/input_arbiter/input_arbiter_v1_0_0.zip
# set arbiter_ip $::env(IP_FOLDER)/input_arbiter/component.xml
set output_port_lookup_ip $::env(IP_FOLDER)/output_port_lookup/output_port_lookup_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/output_port_lookup/output_port_lookup_v1_0_0.zip
set output_queues_ip $::env(IP_FOLDER)/output_queues/output_queues_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/output_queues/output_queues_v1_0_0.zip
set nf_10g_if_ip $::env(IP_FOLDER)/nf_10g_interface/nf_10g_interface_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/nf_10g_interface/nf_10g_interface_v1_0_0.zip
set pcie_2_axilite_ip $::env(XILINX_IP_FOLDER)/pcie2axilite_bridge/component.xml
/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores//pcie2axilite_bridge/component.xml
# set axi_lite_ipif_ip $::env(XILINX_PATH)/data/ip/xilinx/axi_lite_ipif_v2_0/component.xml
#####################################
# Project Settings
#####################################
create_project -name ${design} -force -dir "./${proj_dir}" -part ${device}
reference_switch
set_property source_mgmt_mode DisplayOnly [current_project]
#set_property source_mgmt_mode All [current_project]  
set_property top ${top} [current_fileset]
puts "Creating User Datapath reference project"
Creating User Datapath reference project
#####################################
# Project Constraints
#####################################
create_fileset -constrset -quiet constraints
constraints
#file mkdir ${repo_dir}
file copy ${public_repo_dir}/ .
#source ${ip_script}
set_property ip_repo_paths ${repo_dir} [current_fileset]
add_files -fileset constraints -norecurse ${impl_constraints}
/root/NetFPGA-SUME-2014.2/lib/hw/std/constraints/vc709_generic.xdc
add_files -fileset constraints -norecurse ${bit_settings}
/root/NetFPGA-SUME-2014.2/lib/hw/std/constraints/vc709_generic_bit.xdc
add_files -fileset constraints -norecurse ${project_constraints}
ERROR: [Vivado 12-172] File or Directory './constraints/top.xdc' does not exist
pwd
/root/NetFPGA-SUME-2014.2/projects/reference_switch
cd hw
close_project
# Vivado Launch Script
#### Change design settings here #######
set design reference_switch 
reference_switch
set top top
top
#set sim_top board
set device xc7vx690t-2-ffg1761
xc7vx690t-2-ffg1761
set proj_dir ./synth
./synth
#set repo_dir ./ip_repo
#set repo_dir ../../../lib/ip_repo
set public_repo_dir /root/NetFPGA-SUME-2014.2/lib/ip_repo
/root/NetFPGA-SUME-2014.2/lib/ip_repo
set repo_dir ./ip_repo
./ip_repo
set impl_constraints $::env(CONSTRAINTS)/vc709_generic.xdc
/root/NetFPGA-SUME-2014.2/lib/hw/std/constraints/vc709_generic.xdc
set bit_settings $::env(CONSTRAINTS)/vc709_generic_bit.xdc 
/root/NetFPGA-SUME-2014.2/lib/hw/std/constraints/vc709_generic_bit.xdc
set project_constraints ./constraints/top.xdc
./constraints/top.xdc
set ip_script ./ip_script.tcl
./ip_script.tcl
set nf_10g_constraints ./constraints/10g_interface.xdc
./constraints/10g_interface.xdc
#####################################
# set IP paths
#####################################
set arbiter_ip $::env(IP_FOLDER)/input_arbiter/input_arbiter_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/input_arbiter/input_arbiter_v1_0_0.zip
# set arbiter_ip $::env(IP_FOLDER)/input_arbiter/component.xml
set output_port_lookup_ip $::env(IP_FOLDER)/output_port_lookup/output_port_lookup_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/output_port_lookup/output_port_lookup_v1_0_0.zip
set output_queues_ip $::env(IP_FOLDER)/output_queues/output_queues_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/output_queues/output_queues_v1_0_0.zip
set nf_10g_if_ip $::env(IP_FOLDER)/nf_10g_interface/nf_10g_interface_v1_0_0.zip
/root/NetFPGA-SUME-2014.2/lib/hw/std/cores/nf_10g_interface/nf_10g_interface_v1_0_0.zip
set pcie_2_axilite_ip $::env(XILINX_IP_FOLDER)/pcie2axilite_bridge/component.xml
/root/NetFPGA-SUME-2014.2/lib/hw/xilinx/cores//pcie2axilite_bridge/component.xml
# set axi_lite_ipif_ip $::env(XILINX_PATH)/data/ip/xilinx/axi_lite_ipif_v2_0/component.xml
#####################################
# Project Settings
#####################################
create_project -name ${design} -force -dir "./${proj_dir}" -part ${device}
reference_switch
set_property source_mgmt_mode DisplayOnly [current_project]
#set_property source_mgmt_mode All [current_project]  
set_property top ${top} [current_fileset]
puts "Creating User Datapath reference project"
Creating User Datapath reference project
#####################################
# Project Constraints
#####################################
create_fileset -constrset -quiet constraints
constraints
#file mkdir ${repo_dir}
file copy ${public_repo_dir}/ .
#source ${ip_script}
set_property ip_repo_paths ${repo_dir} [current_fileset]
add_files -fileset constraints -norecurse ${impl_constraints}
/root/NetFPGA-SUME-2014.2/lib/hw/std/constraints/vc709_generic.xdc
add_files -fileset constraints -norecurse ${bit_settings}
/root/NetFPGA-SUME-2014.2/lib/hw/std/constraints/vc709_generic_bit.xdc
add_files -fileset constraints -norecurse ${project_constraints}
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/constraints/top.xdc
add_files -fileset constraints -norecurse ${nf_10g_constraints}
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/constraints/10g_interface.xdc
set_property is_enabled false [get_files ${impl_constraints}]
set_property is_enabled true [get_files ${project_constraints}]
set_property is_enabled true [get_files ${bit_settings}]
set_property is_enabled true [get_files ${nf_10g_constraints}]
set_property constrset constraints [get_runs synth_1]
set_property constrset constraints [get_runs impl_1]
 
#####################################
# Project 
#####################################
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
1
#update_ip_catalog -add_ip ${arbiter_ip} -repo_path ${repo_dir}
#update_ip_catalog -add_ip ${output_port_lookup_ip} -repo_path ${repo_dir}
#update_ip_catalog -add_ip ${output_queues_ip} -repo_path ${repo_dir}
#update_ip_catalog -add_ip ${nf_10g_if_ip} -repo_path ${repo_dir}
source ./create_ip/output_port_lookup.tcl
# create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name fallthrough_small_fifo_opl
# set_property -dict [list CONFIG.WIDTH {417}] [get_ips fallthrough_small_fifo_opl]
# set_property -dict [list CONFIG.MAX_DEPTH_BITS {2}] [get_ips fallthrough_small_fifo_opl]
# set_property generate_synth_checkpoint false [get_files  fallthrough_small_fifo_opl.xci]
# set_property is_enabled true [get_files  fallthrough_small_fifo_opl.xci]
# reset_target all [get_ips fallthrough_small_fifo_opl]
# generate_target all [get_ips  fallthrough_small_fifo_opl]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fallthrough_small_fifo_opl'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fallthrough_small_fifo_opl'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fallthrough_small_fifo_opl'...
create_ip -name output_port_lookup -vendor NetFPGA -library NetFPGA -module_name output_port_lookup_ip
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/output_port_lookup_ip.xci
set_property generate_synth_checkpoint false [get_files output_port_lookup_ip.xci]
reset_target all [get_ips output_port_lookup_ip]
generate_target all [get_ips output_port_lookup_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'output_port_lookup_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_port_lookup_ip'...
source ./create_ip/input_arbiter.tcl
# create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name  fallthrough_small_fifo_input_arbiter
# set_property -dict [list CONFIG.WIDTH {417}] [get_ips fallthrough_small_fifo_input_arbiter]
# set_property -dict [list CONFIG.MAX_DEPTH_BITS {5}] [get_ips fallthrough_small_fifo_input_arbiter]
# set_property generate_synth_checkpoint false [get_files  fallthrough_small_fifo_input_arbiter.xci]
# set_property is_enabled true [get_files  fallthrough_small_fifo_input_arbiter.xci]
# reset_target all [get_ips fallthrough_small_fifo_input_arbiter]
# generate_target all [get_ips  fallthrough_small_fifo_input_arbiter]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fallthrough_small_fifo_input_arbiter'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fallthrough_small_fifo_input_arbiter'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fallthrough_small_fifo_input_arbiter'...
create_ip -name input_arbiter -vendor NetFPGA -library NetFPGA -module_name input_arbiter_ip
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/input_arbiter_ip.xci
set_property generate_synth_checkpoint false [get_files input_arbiter_ip.xci]
reset_target all [get_ips input_arbiter_ip]
generate_target all [get_ips input_arbiter_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'input_arbiter_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'input_arbiter_ip'...
source ./create_ip/output_queues.tcl
# create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name  fallthrough_small_fifo_oq_output
# set_property -dict [list CONFIG.WIDTH {385}] [get_ips fallthrough_small_fifo_oq_output]
# set_property -dict [list CONFIG.MAX_DEPTH_BITS {7}] [get_ips fallthrough_small_fifo_oq_output]
# set_property -dict [list CONFIG.PROG_FULL_THRESHOLD {78}] [get_ips fallthrough_small_fifo_oq_output]
# set_property generate_synth_checkpoint false [get_files  fallthrough_small_fifo_oq_output.xci]
# set_property is_enabled true [get_files  fallthrough_small_fifo_oq_output.xci]
# reset_target all [get_ips fallthrough_small_fifo_oq_output]
# generate_target all [get_ips  fallthrough_small_fifo_oq_output]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fallthrough_small_fifo_oq_output'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fallthrough_small_fifo_oq_output'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fallthrough_small_fifo_oq_output'...
# create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name  fallthrough_small_fifo_oq_meta
# set_property -dict [list CONFIG.WIDTH {385}] [get_ips fallthrough_small_fifo_oq_meta]
# set_property -dict [list CONFIG.MAX_DEPTH_BITS {7}] [get_ips fallthrough_small_fifo_oq_meta]
# set_property -dict [list CONFIG.PROG_FULL_THRESHOLD {78}] [get_ips fallthrough_small_fifo_oq_meta]
# set_property generate_synth_checkpoint false [get_files  fallthrough_small_fifo_oq_meta.xci]
# set_property is_enabled true [get_files  fallthrough_small_fifo_oq_meta.xci]
# reset_target all [get_ips fallthrough_small_fifo_oq_meta]
# generate_target all [get_ips  fallthrough_small_fifo_oq_meta]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fallthrough_small_fifo_oq_meta'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fallthrough_small_fifo_oq_meta'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fallthrough_small_fifo_oq_meta'...
create_ip -name output_queues -vendor NetFPGA -library NetFPGA -module_name output_queues_ip
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/output_queues_ip.xci
set_property generate_synth_checkpoint false [get_files output_queues_ip.xci]
reset_target all [get_ips output_queues_ip]
generate_target all [get_ips output_queues_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'output_queues_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'output_queues_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'output_queues_ip'...
#create the IPI Block Diagram
create_bd_design "pcie2axilite_sub"
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/pcie2axilite_sub.bd> 
pcie2axilite_sub
open_bd_design "pcie2axilite_sub"
pcie2axilite_sub
update_ip_catalog -add_ip ${pcie_2_axilite_ip} -repo_path ${repo_dir}
INFO: [IP_Flow 19-1655] Copied IP 'xilinx.com:ip:pcie_2_axilite:1.0' into repository '/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/ip_repo' at /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/ip_repo/pcie2axilite_bridge.
INFO: [IP_Flow 19-725] Reloaded user IP repository '/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/ip_repo'
1
source ./source/pcie2axilite_sub_256.tcl
# set scripts_vivado_version 2014.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    puts "ERROR: This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."
# 
#    return 1
# }
# set design_name pcie2axilite_sub
# if { [get_projects -quiet] eq "" } {
#    puts "ERROR: Please open or create a project!"
#    return 1
# }
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} ne "" && ${cur_design} eq ${design_name} } {
# 
#    # Checks if design is empty or not   
#    if { $list_cells ne "" } {
#       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#       set nRet 1
#    } else {
#       puts "INFO: Constructing design in IPI design <$design_name>..."
#    }
# } elseif { ${cur_design} ne "" && ${cur_design} ne ${design_name} } {
# 
#    if { $list_cells eq "" } {
#       puts "INFO: You have an empty design <${cur_design}>. Will go ahead and create design..."
#    } else {
#       set errMsg "ERROR: Design <${cur_design}> is not empty! Please do not source this script on non-empty designs."
#       set nRet 1
#    }
# } else {
# 
#    if { [get_files -quiet ${design_name}.bd] eq "" } {
#       puts "INFO: Currently there is no design <$design_name> in project, so creating one..."
# 
#       create_bd_design $design_name
# 
#       puts "INFO: Making design <$design_name> as current_bd_design."
#       current_bd_design $design_name
# 
#    } else {
#       set errMsg "ERROR: Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#       set nRet 3
#    }
# 
# }
INFO: Constructing design in IPI design <pcie2axilite_sub>...
# puts "INFO: Currently the variable <design_name> is equal to \"$design_name\"."
INFO: Currently the variable <design_name> is equal to "pcie2axilite_sub".
# if { $nRet != 0 } {
#    puts $errMsg
#    return $nRet
# }
# proc create_root_design { parentCell } {
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      puts "ERROR: Unable to find parent cell <$parentCell>!"
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      puts "ERROR: Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set pcie_7x_mgt [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:pcie_7x_mgt_rtl:1.0 pcie_7x_mgt ]
# 
#   # Create ports
#   set sys_clk [ create_bd_port -dir I -type clk sys_clk ]
#   set sys_reset [ create_bd_port -dir I -type rst sys_reset ]
#   set_property -dict [ list CONFIG.POLARITY {ACTIVE_HIGH}  ] $sys_reset
# 
#  
# 
# 
# 
#  set m07_axi [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M07_AXI]
#  set m06_axi [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M06_AXI]
#  set m05_axi [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI]
#  set m04_axi [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI]
#  set m03_axi [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M03_AXI]
#  set m02_axi [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI]
#  set m01_axi [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI]
#  set m00_axi [create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI]
# 
#  set_property CONFIG.PROTOCOL AXI4LITE [get_bd_intf_ports M00_AXI]
#  set_property CONFIG.PROTOCOL AXI4LITE [get_bd_intf_ports M01_AXI]
#  set_property CONFIG.PROTOCOL AXI4LITE [get_bd_intf_ports M02_AXI]
#  set_property CONFIG.PROTOCOL AXI4LITE [get_bd_intf_ports M03_AXI]
#  set_property CONFIG.PROTOCOL AXI4LITE [get_bd_intf_ports M04_AXI]
#  set_property CONFIG.PROTOCOL AXI4LITE [get_bd_intf_ports M05_AXI]
#  set_property CONFIG.PROTOCOL AXI4LITE [get_bd_intf_ports M06_AXI]
#  set_property CONFIG.PROTOCOL AXI4LITE [get_bd_intf_ports M07_AXI]
#   
#   set axi_resetn [create_bd_port -dir O -type rst axi_aresetn]
#   set axi_aclk [create_bd_port -dir O -type clk axi_clk]
# 
#   # Create instance: axi_bram_ctrl_0, and set properties
#   #set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:3.0 axi_bram_ctrl_0 ]
#   #set_property -dict [ list CONFIG.SINGLE_PORT_BRAM {1}  ] $axi_bram_ctrl_0
# 
#   # Create instance: axi_bram_ctrl_1, and set properties
#   #set axi_bram_ctrl_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:3.0 axi_bram_ctrl_1 ]
#   #set_property -dict [ list CONFIG.SINGLE_PORT_BRAM {1}  ] $axi_bram_ctrl_1
# 
#   # Create instance: axi_interconnect_0, and set properties
#   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
#  
# #configure 8 Master interfaces
#   set_property -dict [list CONFIG.NUM_MI {8}] [get_bd_cells axi_interconnect_0] 
# 
#   # Create instance: blk_mem_gen_0, and set properties
#   #set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.1 blk_mem_gen_0 ]
# 
#   # Create instance: blk_mem_gen_1, and set properties
#   #set blk_mem_gen_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.1 blk_mem_gen_1 ]
# 
#   # Create instance: pcie3_7x_0, and set properties
#   set pcie3_7x_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcie3_7x:3.0 pcie3_7x_0 ]
#   set_property -dict [ list CONFIG.AXISTEN_IF_RC_STRADDLE {true} CONFIG.PF0_DEVICE_ID {0007} CONFIG.PL_LINK_CAP_MAX_LINK_SPEED {8.0_GT/s} CONFIG.PL_LINK_CAP_MAX_LINK_WIDTH {X8} CONFIG.axisten_freq {250} CONFIG.axisten_if_width {256_bit} CONFIG.cfg_ctl_if {false} CONFIG.cfg_ext_if {false} CONFIG.cfg_fc_if {false} CONFIG.cfg_mgmt_if {false} CONFIG.cfg_status_if {false} CONFIG.cfg_tx_msg_if {false} CONFIG.gen_x0y0 {false} CONFIG.mode_selection {Advanced} CONFIG.per_func_status_if {false} CONFIG.pf0_bar0_size {8} CONFIG.pf0_bar1_enabled {true} CONFIG.pf0_bar1_size {4} CONFIG.pf0_bar1_type {Memory} CONFIG.rcv_msg_if {false} CONFIG.shared_logic_in_core {true} CONFIG.tx_fc_if {false} CONFIG.xlnx_ref_board {VC709}  ] $pcie3_7x_0
# 
# 
#   # Create instance: pcie_2_axilite_0, and set properties
#  # set pcie_2_axilite_0 [ create_bd_cell -type ip -vlnv xilinx.com:AXI:pcie_2_axilite:1.0 pcie_2_axilite_0 ]
#   set pcie_2_axilite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:pcie_2_axilite:1.0 pcie_2_axilite_0 ]
#   set_property -dict [ list CONFIG.AXIS_TDATA_WIDTH {256} CONFIG.BAR0SIZE {0xFFFFFFFFFFC00000} CONFIG.BAR1SIZE {0xFFFFFFFFFFF00000} CONFIG.BAR2AXI0_TRANSLATION {0x0000000000000000} CONFIG.BAR2AXI1_TRANSLATION {0x0000000001000000}  ] $pcie_2_axilite_0
# 
#  # Create interface connections
#    
# 
#   #connect_bd_intf_net -intf_net axi_bram_ctrl_0_bram_porta [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
#   #connect_bd_intf_net -intf_net axi_bram_ctrl_1_bram_porta [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTA]
#   #connect_bd_intf_net -intf_net axi_interconnect_0_m00_axi [get_bd_intf_pins axi_bram_ctrl_0/S_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
#   #connect_bd_intf_net -intf_net axi_interconnect_0_m01_axi [get_bd_intf_pins axi_bram_ctrl_1/S_AXI] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
#   connect_bd_intf_net -intf_net pcie3_7x_0_m_axis_cq [get_bd_intf_pins pcie3_7x_0/m_axis_cq] [get_bd_intf_pins pcie_2_axilite_0/s_axis_cq]
#   set_property -dict [ list HDL_ATTRIBUTE.MARK_DEBUG {true}  ] [get_bd_intf_nets pcie3_7x_0_m_axis_cq]
#   connect_bd_intf_net -intf_net pcie3_7x_0_pcie_7x_mgt [get_bd_intf_ports pcie_7x_mgt] [get_bd_intf_pins pcie3_7x_0/pcie_7x_mgt]
#   connect_bd_intf_net -intf_net pcie_2_axilite_0_m_axis_cc [get_bd_intf_pins pcie3_7x_0/s_axis_cc] [get_bd_intf_pins pcie_2_axilite_0/m_axis_cc]
#   set_property -dict [ list HDL_ATTRIBUTE.MARK_DEBUG {true}  ] [get_bd_intf_nets pcie_2_axilite_0_m_axis_cc]
#   connect_bd_intf_net -intf_net s00_axi_1 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins pcie_2_axilite_0/m_axi]
#   set_property -dict [ list HDL_ATTRIBUTE.MARK_DEBUG {true}  ] [get_bd_intf_nets s00_axi_1]
# 
#   # Create port connections
#    connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_ports M00_AXI]
#    connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_ports M01_AXI]
#    connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M02_AXI] [get_bd_intf_ports M02_AXI]
#    connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_ports M03_AXI]
#    connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M04_AXI] [get_bd_intf_ports M04_AXI]
#    connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M05_AXI] [get_bd_intf_ports M05_AXI]
#    connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M06_AXI] [get_bd_intf_ports M06_AXI]
#    connect_bd_intf_net [get_bd_intf_pins axi_interconnect_0/M07_AXI] [get_bd_intf_ports M07_AXI]
# 
# 
# 
# 
# 
#  # connect_bd_net -net pcie3_7x_0_user_clk [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins pcie3_7x_0/user_clk] [get_bd_pins pcie_2_axilite_0/axi_clk]
#  connect_bd_net -net pcie3_7x_0_user_clk [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/M02_ACLK] [get_bd_pins axi_interconnect_0/M03_ACLK] [get_bd_pins axi_interconnect_0/M04_ACLK] [get_bd_pins axi_interconnect_0/M05_ACLK] [get_bd_pins axi_interconnect_0/M06_ACLK] [get_bd_pins axi_interconnect_0/M07_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins pcie3_7x_0/user_clk] [get_bd_pins pcie_2_axilite_0/axi_clk] 
# 
# connect_bd_net [get_bd_pins /pcie3_7x_0/user_lnk_up] [get_bd_ports /axi_aresetn]
# connect_bd_net [get_bd_pins /pcie3_7x_0/user_clk] [get_bd_ports /axi_clk]
# 
# 
# #set_property CONFIG.ASSOCIATED_BUSIF {M01_AXI} [get_bd_ports /axi_clk]
# #set_property CONFIG.ASSOCIATED_BUSIF {M00_AXI:M01_AXI:M02_AXI:M03_AXI:M01_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI} [get_bd_ports /axi_clk]
# set_property CONFIG.ASSOCIATED_BUSIF M00_AXI:M01_AXI:M02_AXI:M03_AXI:M01_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI [get_bd_ports axi_clk]
# 
# set_property CONFIG.ASSOCIATED_BUSIF  [get_bd_intf_pins pcie_2_axilite_0/s_axis_cq] [get_bd_pins pcie_2_axilite_0/axi_clk]
# 
# 
# set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins pcie_2_axilite_0/m_axis_cc]
# #set_property CONFIG.FREQ_HZ 250000000 [get_bd_intf_pins pcie_2_axilite_0/s_axis_cq]
# 
#   
# #connect_bd_net -net pcie3_7x_0_user_lnk_up [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins axi_bram_ctrl_1/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins pcie3_7x_0/user_lnk_up] [get_bd_pins pcie_2_axilite_0/axi_aresetn]
#   connect_bd_net -net pcie3_7x_0_user_lnk_up [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/M02_ARESETN] [get_bd_pins axi_interconnect_0/M03_ARESETN] [get_bd_pins axi_interconnect_0/M04_ARESETN] [get_bd_pins axi_interconnect_0/M05_ARESETN] [get_bd_pins axi_interconnect_0/M06_ARESETN] [get_bd_pins axi_interconnect_0/M07_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins pcie3_7x_0/user_lnk_up] [get_bd_pins pcie_2_axilite_0/axi_aresetn]
#   connect_bd_net -net sys_clk_1 [get_bd_ports sys_clk] [get_bd_pins pcie3_7x_0/sys_clk]
#   connect_bd_net -net sys_reset_1 [get_bd_ports sys_reset] [get_bd_pins pcie3_7x_0/sys_reset]
# 
# 
#   # Create address segments
#  # #create_bd_addr_seg -range 0x2000 -offset 0xC0000000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] SEG_axi_bram_ctrl_0_Mem0
#  # #create_bd_addr_seg -range 0x1000 -offset 0xC2000000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs axi_bram_ctrl_1/S_AXI/Mem0] SEG_axi_bram_ctrl_1_Mem0
#  create_bd_addr_seg -range 0x1000 -offset 0x00000000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs {M00_AXI/Reg}] SEG_axi_range0
#  create_bd_addr_seg -range 0x1000 -offset 0x00001000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs {M01_AXI/Reg}] SEG_axi_range1
#  create_bd_addr_seg -range 0x1000 -offset 0x00002000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs {M02_AXI/Reg}] SEG_axi_range2
#  create_bd_addr_seg -range 0x1000 -offset 0x00003000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs {M03_AXI/Reg}] SEG_axi_range3
#  create_bd_addr_seg -range 0x1000 -offset 0x00004000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs {M04_AXI/Reg}] SEG_axi_range4
#  create_bd_addr_seg -range 0x1000 -offset 0x00005000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs {M05_AXI/Reg}] SEG_axi_range5
#  create_bd_addr_seg -range 0x1000 -offset 0x00006000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs {M06_AXI/Reg}] SEG_axi_range6
#  create_bd_addr_seg -range 0x1000 -offset 0x00007000 [get_bd_addr_spaces pcie_2_axilite_0/m_axi] [get_bd_addr_segs {M07_AXI/Reg}] SEG_axi_range7
# 
# 
# #assign_bd_address [get_bd_addr_segs {M00_AXI/Reg }] SEG_axi_range0
# #set_propert SEG_axi_range0 [set_property offset 0x40A00000 [get_bd_addr_segs {pcie_2_axilite_0/m_axi/SEG_pcie2axilite_sub_Reg}]]
# #set_property range 4K [get_bd_addr_segs {pcie_2_axilite_0/m_axi/SEG_pcie2axilite_sub_Reg}]  
#   
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   save_bd_design
# }
# create_root_design ""
CRITICAL WARNING: [BD 41-737] Cannot set the parameter ASSOCIATED_BUSIF on /pcie_2_axilite_0/axi_clk. It is read-only.
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/pcie2axilite_sub.bd> 
0
validate_bd_design
save_bd_design
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/pcie2axilite_sub.bd> 
0
source ./create_ip/nf10_axis_converter.tcl
# create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name  fallthrough_small_fifo_converter_input
# set_property -dict [list CONFIG.WIDTH {289}] [get_ips fallthrough_small_fifo_converter_input]
# set_property -dict [list CONFIG.MAX_DEPTH_BITS {6}] [get_ips fallthrough_small_fifo_converter_input]
# set_property generate_synth_checkpoint false [get_files  fallthrough_small_fifo_converter_input.xci]
# set_property is_enabled true [get_files  fallthrough_small_fifo_converter_input.xci]
# reset_target all [get_ips fallthrough_small_fifo_converter_input]
# generate_target all [get_ips  fallthrough_small_fifo_converter_input]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fallthrough_small_fifo_converter_input'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fallthrough_small_fifo_converter_input'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fallthrough_small_fifo_converter_input'...
# create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name  fallthrough_small_fifo_converter_info
# set_property -dict [list CONFIG.WIDTH {16}] [get_ips fallthrough_small_fifo_converter_info]
# set_property -dict [list CONFIG.MAX_DEPTH_BITS {5}] [get_ips fallthrough_small_fifo_converter_info]
# set_property generate_synth_checkpoint false [get_files  fallthrough_small_fifo_converter_info.xci]
# set_property is_enabled true [get_files  fallthrough_small_fifo_converter_info.xci]
# reset_target all [get_ips fallthrough_small_fifo_converter_info]
# generate_target all [get_ips  fallthrough_small_fifo_converter_info]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fallthrough_small_fifo_converter_info'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fallthrough_small_fifo_converter_info'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fallthrough_small_fifo_converter_info'...
# create_ip -name fallthrough_small_fifo -vendor NetFPGA -library NetFPGA -module_name  fallthrough_small_fifo_converter_info2
# set_property -dict [list CONFIG.WIDTH {128}] [get_ips fallthrough_small_fifo_converter_info2]
# set_property -dict [list CONFIG.MAX_DEPTH_BITS {5}] [get_ips fallthrough_small_fifo_converter_info2]
# set_property generate_synth_checkpoint false [get_files  fallthrough_small_fifo_converter_info2.xci]
# set_property is_enabled true [get_files  fallthrough_small_fifo_converter_info2.xci]
# reset_target all [get_ips fallthrough_small_fifo_converter_info2]
# generate_target all [get_ips  fallthrough_small_fifo_converter_info2]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fallthrough_small_fifo_converter_info2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fallthrough_small_fifo_converter_info2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fallthrough_small_fifo_converter_info2'...
source ./create_ip/nf_10g_interface.tcl
# create_ip -name nf10_axis_converter -vendor NetFPGA -library NetFPGA -module_name nf10_axis_converter_master
# set_property -dict [list CONFIG.C_M_AXIS_DATA_WIDTH {256}] [get_ips nf10_axis_converter_master]
# set_property -dict [list CONFIG.C_S_AXIS_DATA_WIDTH {64}] [get_ips nf10_axis_converter_master]
# set_property -dict [list CONFIG.C_DEFAULT_SRC_PORT {0}] [get_ips nf10_axis_converter_master]
# set_property -dict [list CONFIG.C_DEFAULT_DST_PORT {0}] [get_ips nf10_axis_converter_master]
# set_property -dict [list CONFIG.C_DEFAULT_VALUE_ENABLE {0}] [get_ips nf10_axis_converter_master]
# set_property generate_synth_checkpoint false [get_files nf10_axis_converter_master.xci]
WARNING: [Coretcl 2-176] No IPs found
# reset_target all [get_ips converter_master]
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips converter_master]
# create_ip -name nf10_axis_converter -vendor NetFPGA -library NetFPGA -module_name nf10_axis_converter_slave
# set_property -dict [list CONFIG.C_M_AXIS_DATA_WIDTH {64}] [get_ips nf10_axis_converter_slave]
# set_property -dict [list CONFIG.C_S_AXIS_DATA_WIDTH {256}] [get_ips nf10_axis_converter_slave]
# set_property -dict [list CONFIG.C_DEFAULT_SRC_PORT {0}] [get_ips nf10_axis_converter_slave]
# set_property -dict [list CONFIG.C_DEFAULT_DST_PORT {0}] [get_ips nf10_axis_converter_slave]
# set_property -dict [list CONFIG.C_DEFAULT_VALUE_ENABLE {0}] [get_ips nf10_axis_converter_slave]
# set_property generate_synth_checkpoint false [get_files nf10_axis_converter_slave.xci]
WARNING: [Coretcl 2-176] No IPs found
# reset_target all [get_ips converter_slave]
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips converter_slave]
create_ip -name nf_10g_interface -vendor NetFPGA -library NetFPGA -module_name nf10_10g_interface
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/nf10_10g_interface.xci
set_property generate_synth_checkpoint false [get_files nf10_10g_interface.xci]
reset_target all [get_ips nf_10g_interface]
WARNING: [Coretcl 2-176] No IPs found
generate_target all [get_ips nf_10g_interface]
WARNING: [Coretcl 2-176] No IPs found
read_verilog "./source/nf10_datapath.v"
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/source/nf10_datapath.v
read_verilog "./source/top.v"
/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/source/top.v
#Setting Synthesis options
create_run -flow {Vivado Synthesis 2013} synth
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constraints
Run is defaulting to part: xc7vx690tffg1761-2
synth
#Setting Implementation options
create_run impl -parent_run synth -flow {Vivado Implementation 2013} 
Run is defaulting to parent run srcset: sources_1
Run is defaulting to parent run constrset: constraints
Run is defaulting to parent run part: xc7vx690tffg1761-2
impl
set_property steps.phys_opt_design.is_enabled true [get_runs impl]
# The following implementation options will increase runtime, but get the best timing results
set_property strategy Performance_Explore [get_runs impl]
# Solves synthesis crash in 2013.2
set_param synth.filterSetMaxDelayWithDataPathOnly true
1
set_property SEVERITY {Warning} [get_drc_checks UCIO-1]
set_property top top [get_filesets sim_1]
generate_target Simulation [get_files /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_axis_converter_master/nf10_axis_converter_master.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nf10_axis_converter_master'...
generate_target Simulation [get_files /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_axis_converter_slave/nf10_axis_converter_slave.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nf10_axis_converter_slave'...
generate_target Simulation [get_files /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/nf10_10g_interface.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'nf10_10g_interface'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xge_sub_dcm_locked_driver_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xge_sub_prtad_driver_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xge_sub_timer_sync_rx_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xge_sub_timer_sync_tx_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xge_sub_ten_gig_eth_pcs_pma_0'...
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2013.12' is enabled with a Design_Linking license.
WARNING: [IP_Flow 19-650] IP license key 'ten_gig_eth_pcs_pma_basekr@2013.12' is enabled with a Design_Linking license.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xge_sub_ten_gig_eth_mac_0'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4969.473 ; gain = 0.016
launch_xsim -simset sim_1 -mode behavioral
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/hw_handoff/pcie2axilite_sub.hwh
Verilog Output written to : pcie2axilite_sub.v
Verilog Output written to : pcie2axilite_sub_wrapper.v
Wrote  : </root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/pcie2axilite_sub.bd> 
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie2axilite_sub_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie2axilite_sub_pcie3_7x_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block pcie3_7x_0 .
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie2axilite_sub_pcie_2_axilite_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block pcie_2_axilite_0 .
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/source -L xil_defaultlib -L generic_baseblocks_v2_1 -L axi_infrastructure_v1_1 -L axi_register_slice_v2_1 -L fifo_generator_v12_0 -L axi_data_fifo_v2_1 -L axi_crossbar_v2_1 -L timer_sync_1588_v1_2 -L ten_gig_eth_pcs_pma_v4_1 -L ten_gig_eth_mac_v13_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav --prj /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.sim/sim_1/behav/top.prj   xil_defaultlib.top   xil_defaultlib.glbl"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/source --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog --include /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/source -L xil_defaultlib -L generic_baseblocks_v2_1 -L axi_infrastructure_v1_1 -L axi_register_slice_v2_1 -L fifo_generator_v12_0 -L axi_data_fifo_v2_1 -L axi_crossbar_v2_1 -L timer_sync_1588_v1_2 -L ten_gig_eth_pcs_pma_v4_1 -L ten_gig_eth_mac_v13_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav --prj /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.sim/sim_1/behav/top.prj xil_defaultlib.top xil_defaultlib.glbl 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_opl/source/small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_opl/source/fallthrough_small_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_opl/sim/fallthrough_small_fifo_opl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_opl
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/pselect_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pselect_f
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/counter_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_f
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/address_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_decoder
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/slave_attachment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave_attachment
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source/small_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module small_async_fifo
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/lib/hw/xilinx/cores/axi_lite_ipif/source/axi_lite_ipif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_ipif
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source/cpu_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sync
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source/opl_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module opl_cpu_regs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/source/output_port_lookup.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_port_lookup
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_port_lookup_ip/sim/output_port_lookup_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_port_lookup_ip
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_input_arbiter/sim/fallthrough_small_fifo_input_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_input_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/source/arbiter_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_cpu_regs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/source/input_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/input_arbiter_ip/sim/input_arbiter_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_arbiter_ip
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_oq_output/sim/fallthrough_small_fifo_oq_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_oq_output
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_oq_meta/sim/fallthrough_small_fifo_oq_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_oq_meta
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/source/boq_cpu_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boq_cpu_regs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/source/output_queues.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_queues
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/output_queues_ip/sim/output_queues_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_queues_ip
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_and
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_latch_and
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_latch_or
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry_or
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_carry
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_command_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_mask_static
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_mask
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_mask_static
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_mask
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel_static
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_sel
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator_static
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_comparator
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_mux_enc
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_mux
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_nto1_mux
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_axi2vector
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_axic_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_vector2axi
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axic_register_slice
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_axi_register_slice
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/simulation/fifo_generator_vlog_beh.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_vlog_beh
INFO: [VRFC 10-311] analyzing module FIFO_GENERATOR_v12_0_CONV_VER
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_sync_stage
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_as
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_beh_ver_ll_afifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_bhv_ver_preload0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0_axic_reg_slice
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_pkg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/input_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/output_blk.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/shft_wrapper.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/shft_ram.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/wr_pf_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/wr_pf_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/rd_pe_as.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/common/rd_pe_ss.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/delay.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/bin_cntr.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/clk_x_pntrs_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/logic_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_prim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_top.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/reset_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_prim_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_extdepth_low_latency.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/builtin_top_v6.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/builtin/fifo_generator_v12_0_builtin.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/bram_sync_reg.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/bram_fifo_rstlogic.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/reset_blk_ramfifo.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/ramfifo/axi_reg_slice.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_top_bi_sim.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_synth.vhd" into library fifo_generator_v12_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/8b540c64/hdl/fifo_generator_v12_0_top.v" into library fifo_generator_v12_0
INFO: [VRFC 10-311] analyzing module fifo_generator_v12_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_fifo_gen
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axic_reg_srl_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_ndeep_srl
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_axi_data_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_arbiter_sasd
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_addr_decoder
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_arbiter_resp
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_crossbar_sasd
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_crossbar.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_crossbar
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_decerr_slave
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_si_transactor
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_splitter.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_splitter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_wdata_mux
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_wdata_router
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/379ac2ec/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" into library axi_crossbar_v2_1
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_axi_crossbar
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_xbar_0/sim/pcie2axilite_sub_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_xbar_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_8k
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_16k
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_cpl
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_rep
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_rep_8k
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_bram_7vx_req
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_init_ctrl_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_init_ctrl_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_lane
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_misc
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_pipe_pipeline
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_force_adapt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_force_adapt
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_drp
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_eq
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_rate
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_reset
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_sync
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_user
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pipe_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_qpll_drp
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_qpll_reset
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_qpll_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_rxeq_scan
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_gt_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_gt_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_gt_common
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_tlp_tph_tbl_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_tlp_tph_tbl_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/source/pcie2axilite_sub_pcie3_7x_0_0_pcie_3_0_7vx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0_pcie_3_0_7vx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie3_7x_0_0/sim/pcie2axilite_sub_pcie3_7x_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie3_7x_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/axi_write_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_write_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/axi_read_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_read_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/tag_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_manager
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/s_axi_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_axi_config
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/saxis_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saxis_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/maxi_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxi_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/maxis_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxis_controller
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/pcie_2_axilite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_2_axilite
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ipshared/xilinx.com/pcie_2_axilite_v1_0/ff56696f/rtl/pcie_2_axilite.v:410]
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/ip/pcie2axilite_sub_pcie_2_axilite_0_0/sim/pcie2axilite_sub_pcie_2_axilite_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_pcie_2_axilite_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/bd/pcie2axilite_sub/hdl/pcie2axilite_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_PQAAIF
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1DSQHE1
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_OI2D8Q
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1EXEENO
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_NO5YH9
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1FRM8DV
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_MNJY0G
INFO: [VRFC 10-311] analyzing module m07_couplers_imp_1GTWGY6
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub
INFO: [VRFC 10-311] analyzing module pcie2axilite_sub_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FHMR11
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_converter_input/sim/fallthrough_small_fifo_converter_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_converter_input
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_converter_info/sim/fallthrough_small_fifo_converter_info.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_converter_info
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/fallthrough_small_fifo_converter_info2/sim/fallthrough_small_fifo_converter_info2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fallthrough_small_fifo_converter_info2
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_axis_converter_master/source/nf10_axis_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nf10_axis_converter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_axis_converter_master/sim/nf10_axis_converter_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nf10_axis_converter_master
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_axis_converter_slave/sim/nf10_axis_converter_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nf10_axis_converter_slave
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/hdl/xge_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub
INFO: [VRFC 10-311] analyzing module xge_sub_axi_10g_ethernet_0_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_dcm_locked_driver_0/sim/xge_sub_dcm_locked_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub_dcm_locked_driver_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ipshared/xilinx.com/xlconstant_v1_1/6af9fc13/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_prtad_driver_0/sim/xge_sub_prtad_driver_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub_prtad_driver_0
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_rx_0/sim/tb_xge_sub_timer_sync_rx_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_rx_0/sim/xge_sub_timer_sync_rx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub_timer_sync_rx_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2.v" into library timer_sync_1588_v1_2
INFO: [VRFC 10-311] analyzing module timer_sync_1588_v1_2
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/lp.vhd" into library timer_sync_1588_v1_2
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/phase_detect.vhd" into library timer_sync_1588_v1_2
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2_sync_block.v" into library timer_sync_1588_v1_2
INFO: [VRFC 10-311] analyzing module timer_sync_1588_v1_2_sync_block
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/timer_sync_1588_v1_2_timer_bit_sample.v" into library timer_sync_1588_v1_2
INFO: [VRFC 10-311] analyzing module timer_sync_1588_v1_2_timer_bit_sample
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/timer_sync_1588_v1_2/ipshared/xilinx.com/timer_sync_1588_v1_2/b4ce08ba/hdl/delay_line.vhd" into library timer_sync_1588_v1_2
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_tx_0/sim/tb_xge_sub_timer_sync_tx_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_timer_sync_tx_0/sim/xge_sub_timer_sync_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xge_sub_timer_sync_tx_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_en.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_en
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer_rst
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_ff_synchronizer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_clock_and_reset.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_local_clock_and_reset
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_resets.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_local_resets
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_local_clocking.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_local_clocking
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_block.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_block
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gt_common.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gt_common
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_shared_clock_and_reset.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_shared_clock_and_reset
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_support.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_support
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_tx_startup_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_TX_STARTUP_FSM
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_rx_startup_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_RX_STARTUP_FSM
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_tx_manual_phase_align.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_TX_MANUAL_PHASE_ALIGN
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_auto_phase_align.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_AUTO_PHASE_ALIGN
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_pulse.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_pulse
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_synchronizer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_synchronizer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_gt.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_gt
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/synth/nf_10g_interface.srcs/sources_1/bd/xge_sub/ip/xge_sub_ten_gig_eth_pcs_pma_0/synth/xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_init.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module xge_sub_ten_gig_eth_pcs_pma_0_gtwizard_10gbaser_init
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_txratefifo_gthe3.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_txratefifo_gthe3
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_txratefifo.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_txratefifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_pcs_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_tx_pcs_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_pcs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_tx_pcs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_tx_encoder.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_tx_encoder
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_tx_encode.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_tx_encode
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_rx_decode.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_rx_decode
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_output.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_output
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_framer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_framer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_frame_lock.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_frame_lock
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_coeff_update_drp.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_coeff_update_drp
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_training_coeff_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_training_coeff_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_baser_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_baser_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_kr_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ten_gig_eth_pcs_pma_kr_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_toggle_detect.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_toggle_detect
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_synchronizer_enable.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_synchronizer_enable
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_synchronizer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_synchronizer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_seq_detect.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_seq_detect
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxusrclk2_clk156_counter_resync.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rxusrclk2_clk156_counter_resync
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxratecounter_gthe3.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rxratecounter_gthe3
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rxratecounter.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rxratecounter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs_test.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_pcs_test
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_pcs_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_pcs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_pcs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_decoder.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_decoder
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_block_lock_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_block_lock_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_rx_ber_mon_fsm.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_ber_mon_fsm
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer_double.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer_double
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pulse_synchronizer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_prbs11.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_prbs11
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_txrx_codec.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pcs_txrx_codec
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pcs_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_scramble.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pcs_scramble
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_pcs_descramble.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_pcs_descramble
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_mdio_interface.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_mdio_interface
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_management_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_mdio.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_management_mdio
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_management_cs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_management_cs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ipif_access.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ipif_access
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ieee_registers.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ieee_registers
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_ieee_counters.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_ieee_counters
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_insert.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_idle_insert
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_detect.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_idle_detect
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_idle_delete.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_idle_delete
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_cf_timer_rx_latency_correct.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_cf_timer_rx_latency_correct
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_timer_rx_latency_correct.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_timer_rx_latency_correct
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_rx_seq_counter.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_rx_seq_counter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ieee_1588/ten_gig_eth_pcs_pma_v4_1_barrel_shift_read.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_barrel_shift_read
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_handoff.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_handoff
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_g_resyncs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_g_resyncs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_g_register.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_g_register
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_syndrome_orig.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_syndrome
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_pn2112.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_pn2112
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_err_pcs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_err_pcs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_err_pattgen_corr.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_err_pattgen_corr
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_enc_parity.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_enc_parity
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_enc.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_enc
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_dec.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_dec
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fec_block_sync.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fec_block_sync
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor6.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor6
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor2_18.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor2_18
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor2_12.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor2_12
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor18.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor18
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_fastxor12.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_fastxor12
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_err_tracker_orig.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT40875
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT66
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT20
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT34
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT43
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT65
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_err_track_ERR_PAT40853
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_elastic_buffer_wrapper.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_elastic_buffer_wrapper
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_elastic_buffer.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_elastic_buffer
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_drp_ipif.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_drp_ipif
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_drp_arbiter.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_drp_arbiter
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_dp_ram.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_dp_ram
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_distributed_dp_ram.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_distributed_dp_ram
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_decimate_config.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_decimate_config
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cs_ipif_access.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_cs_ipif_access
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_common_ieee_registers.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_common_ieee_registers
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_combine_status.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_combine_status
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_coherent_resyncs.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_coherent_resyncs
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cc8ce.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_CC8CE
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_cc2ce.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_CC2CE
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_basekr_ieee_registers.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_basekr_ieee_registers
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_asynch_fifo.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_asynch_fifo
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_tx.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_an_tx
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_top.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_an_top
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_rx_trans.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_an_rx_trans
INFO: [VRFC 10-165] Analyzing Verilog file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1_an_rx.v" into library ten_gig_eth_pcs_pma_v4_1
INFO: [VRFC 10-311] analyzing module ten_gig_eth_pcs_pma_v4_1_an_rx
INFO: [VRFC 10-163] Analyzing VHDL file "/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd" into library ten_gig_eth_pcs_pma_v4_1
ERROR: [VRFC 10-91] ten_gig_eth_pcs_pma_wrapper is not declared [/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd:322]
ERROR: [VRFC 10-757] if you are trying to directly instantiate a design entity, please use expanded name [/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd:322]
ERROR: [VRFC 10-1504] unit xilinx ignored due to previous errors [/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd:205]
INFO: [VRFC 10-240] VHDL file /root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.srcs/sources_1/ip/nf10_10g_interface/ten_gig_eth_pcs_pma_v4_1/ipshared/xilinx.com/ten_gig_eth_pcs_pma_v4_1/b790aefd/hdl/ten_gig_eth_pcs_pma_v4_1.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see '/root/NetFPGA-SUME-2014.2/projects/reference_switch/hw/synth/reference_switch.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 14:06:47 2014...
