{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671541490291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671541490291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 21:04:50 2022 " "Processing started: Tue Dec 20 21:04:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671541490291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671541490291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestRam -c TestRam " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestRam -c TestRam" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671541490291 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671541490493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671541490522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671541490522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testram.v 1 1 " "Found 1 design units, including 1 entities, in source file testram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestRam " "Found entity 1: TestRam" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671541490525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671541490525 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestRam " "Elaborating entity \"TestRam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671541490552 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DBus TestRam.v(16) " "Verilog HDL Always Construct warning at TestRam.v(16): inferring latch(es) for variable \"DBus\", which holds its previous value in one or more paths through the always construct" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671541490554 "|TestRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBus\[0\] TestRam.v(16) " "Inferred latch for \"DBus\[0\]\" at TestRam.v(16)" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671541490555 "|TestRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBus\[1\] TestRam.v(16) " "Inferred latch for \"DBus\[1\]\" at TestRam.v(16)" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671541490555 "|TestRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBus\[2\] TestRam.v(16) " "Inferred latch for \"DBus\[2\]\" at TestRam.v(16)" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671541490555 "|TestRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBus\[3\] TestRam.v(16) " "Inferred latch for \"DBus\[3\]\" at TestRam.v(16)" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671541490555 "|TestRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBus\[4\] TestRam.v(16) " "Inferred latch for \"DBus\[4\]\" at TestRam.v(16)" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671541490555 "|TestRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBus\[5\] TestRam.v(16) " "Inferred latch for \"DBus\[5\]\" at TestRam.v(16)" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671541490555 "|TestRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBus\[6\] TestRam.v(16) " "Inferred latch for \"DBus\[6\]\" at TestRam.v(16)" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671541490555 "|TestRam"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DBus\[7\] TestRam.v(16) " "Inferred latch for \"DBus\[7\]\" at TestRam.v(16)" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671541490555 "|TestRam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:R " "Elaborating entity \"RAM\" for hierarchy \"RAM:R\"" {  } { { "TestRam.v" "R" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:R\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:R\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/suxto/Documents/FPGA/TestRam/RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:R\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:R\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:R\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:R\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490595 ""}  } { { "RAM.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1671541490595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gpg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gpg1 " "Found entity 1: altsyncram_gpg1" {  } { { "db/altsyncram_gpg1.tdf" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/db/altsyncram_gpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671541490645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671541490645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gpg1 RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated " "Elaborating entity \"altsyncram_gpg1\" for hierarchy \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1671541490646 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBus\[0\] RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"DBus\[0\]\" to the node \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671541490895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBus\[1\] RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"DBus\[1\]\" to the node \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671541490895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBus\[2\] RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"DBus\[2\]\" to the node \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671541490895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBus\[3\] RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"DBus\[3\]\" to the node \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671541490895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBus\[4\] RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"DBus\[4\]\" to the node \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671541490895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBus\[5\] RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"DBus\[5\]\" to the node \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671541490895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBus\[6\] RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"DBus\[6\]\" to the node \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671541490895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DBus\[7\] RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"DBus\[7\]\" to the node \"RAM:R\|altsyncram:altsyncram_component\|altsyncram_gpg1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1671541490895 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1671541490895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[0\]\$latch " "Latch DBus\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bnRD " "Ports D and ENA on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490896 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490896 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[0\]_51 " "Latch DBus\[0\]_51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490896 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[1\]\$latch " "Latch DBus\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bnRD " "Ports D and ENA on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[2\]\$latch " "Latch DBus\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bnRD " "Ports D and ENA on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[3\]\$latch " "Latch DBus\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bnRD " "Ports D and ENA on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[4\]\$latch " "Latch DBus\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bnRD " "Ports D and ENA on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[5\]\$latch " "Latch DBus\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bnRD " "Ports D and ENA on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[6\]\$latch " "Latch DBus\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bnRD " "Ports D and ENA on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490897 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490897 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DBus\[7\]\$latch " "Latch DBus\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bnRD " "Ports D and ENA on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490898 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR bnRD " "Ports ENA and CLR on the latch are fed by the same signal bnRD" {  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1671541490898 ""}  } { { "TestRam.v" "" { Text "C:/Users/suxto/Documents/FPGA/TestRam/TestRam.v" 16 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1671541490898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671541490966 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671541491106 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671541491106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671541491134 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671541491134 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671541491134 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1671541491134 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671541491134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671541491151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 21:04:51 2022 " "Processing ended: Tue Dec 20 21:04:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671541491151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671541491151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671541491151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671541491151 ""}
