

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Mon Aug  5 20:26:13 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp2_ap_d1_r5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     7.206|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  860|  860|       172|          -|          -|     5|    no    |
        | + Col_Loop       |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    220|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      91|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      91|    307|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_271_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln14_2_fu_300_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln14_3_fu_310_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln14_fu_258_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln15_1_fu_333_p2  |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_230_p2    |     +    |      0|  0|  15|           5|           9|
    |c_fu_224_p2           |     +    |      0|  0|  12|           3|           1|
    |f_fu_290_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_182_p2           |     +    |      0|  0|  15|           9|           7|
    |r_fu_176_p2           |     +    |      0|  0|  12|           3|           1|
    |sub_ln14_fu_200_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln12_fu_284_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_170_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_218_p2    |   icmp   |      0|  0|   9|           3|           3|
    |flat_array_d0         |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 220|          79|          97|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |c_0_reg_137  |   9|          2|    3|          6|
    |f_0_reg_159  |   9|          2|    5|         10|
    |i_0_reg_114  |   9|          2|    9|         18|
    |i_1_reg_126  |   9|          2|    9|         18|
    |i_2_reg_148  |   9|          2|    9|         18|
    |r_0_reg_103  |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        |  87|         18|   39|         82|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln15_reg_370     |  9|   0|    9|          0|
    |ap_CS_fsm            |  5|   0|    5|          0|
    |c_0_reg_137          |  3|   0|    3|          0|
    |c_reg_365            |  3|   0|    3|          0|
    |f_0_reg_159          |  5|   0|    5|          0|
    |f_reg_393            |  5|   0|    5|          0|
    |i_0_reg_114          |  9|   0|    9|          0|
    |i_1_reg_126          |  9|   0|    9|          0|
    |i_2_reg_148          |  9|   0|    9|          0|
    |i_reg_347            |  9|   0|    9|          0|
    |r_0_reg_103          |  3|   0|    3|          0|
    |r_reg_342            |  3|   0|    3|          0|
    |sub_ln14_reg_352     |  5|   0|    5|          0|
    |tmp_79_cast_reg_380  |  5|   0|    9|          4|
    |tmp_81_cast_reg_385  |  5|   0|    9|          4|
    |trunc_ln14_reg_375   |  1|   0|    1|          0|
    |zext_ln9_reg_357     |  3|   0|    5|          2|
    +---------------------+---+----+-----+-----------+
    |Total                | 91|   0|  101|         10|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |       flat       | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |       flat       | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |       flat       | return value |
|ap_done                    | out |    1| ap_ctrl_hs |       flat       | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |       flat       | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |       flat       | return value |
|flat_array_address0        | out |    9|  ap_memory |    flat_array    |     array    |
|flat_array_ce0             | out |    1|  ap_memory |    flat_array    |     array    |
|flat_array_we0             | out |    1|  ap_memory |    flat_array    |     array    |
|flat_array_d0              | out |   32|  ap_memory |    flat_array    |     array    |
|max_pool_2_out_1_address0  | out |    8|  ap_memory | max_pool_2_out_1 |     array    |
|max_pool_2_out_1_ce0       | out |    1|  ap_memory | max_pool_2_out_1 |     array    |
|max_pool_2_out_1_q0        |  in |   32|  ap_memory | max_pool_2_out_1 |     array    |
|max_pool_2_out_0_address0  | out |    8|  ap_memory | max_pool_2_out_0 |     array    |
|max_pool_2_out_0_ce0       | out |    1|  ap_memory | max_pool_2_out_0 |     array    |
|max_pool_2_out_0_q0        |  in |   32|  ap_memory | max_pool_2_out_0 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

