	.file	"sha256_avr.c"
__SP_H__ = 0x3e
__SP_L__ = 0x3d
__SREG__ = 0x3f
__tmp_reg__ = 0
__zero_reg__ = 1
	.text
.global	sha256_init_avr
	.type	sha256_init_avr, @function
sha256_init_avr:
	push r28
	push r29
	rcall .
	in r28,__SP_L__
	in r29,__SP_H__
/* prologue: function */
/* frame size = 2 */
/* stack size = 4 */
.L__stack_usage = 4
	std Y+2,r25
	std Y+1,r24
	ldd r18,Y+1
	ldd r19,Y+2
	ldi r24,lo8(103)
	ldi r25,lo8(-26)
	ldi r26,lo8(9)
	ldi r27,lo8(106)
	movw r30,r18
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldd r18,Y+1
	ldd r19,Y+2
	ldi r24,lo8(-123)
	ldi r25,lo8(-82)
	ldi r26,lo8(103)
	ldi r27,lo8(-69)
	movw r30,r18
	std Z+4,r24
	std Z+5,r25
	std Z+6,r26
	std Z+7,r27
	ldd r18,Y+1
	ldd r19,Y+2
	ldi r24,lo8(114)
	ldi r25,lo8(-13)
	ldi r26,lo8(110)
	ldi r27,lo8(60)
	movw r30,r18
	std Z+8,r24
	std Z+9,r25
	std Z+10,r26
	std Z+11,r27
	ldd r18,Y+1
	ldd r19,Y+2
	ldi r24,lo8(58)
	ldi r25,lo8(-11)
	ldi r26,lo8(79)
	ldi r27,lo8(-91)
	movw r30,r18
	std Z+12,r24
	std Z+13,r25
	std Z+14,r26
	std Z+15,r27
	ldd r18,Y+1
	ldd r19,Y+2
	ldi r24,lo8(127)
	ldi r25,lo8(82)
	ldi r26,lo8(14)
	ldi r27,lo8(81)
	movw r30,r18
	std Z+16,r24
	std Z+17,r25
	std Z+18,r26
	std Z+19,r27
	ldd r18,Y+1
	ldd r19,Y+2
	ldi r24,lo8(-116)
	ldi r25,lo8(104)
	ldi r26,lo8(5)
	ldi r27,lo8(-101)
	movw r30,r18
	std Z+20,r24
	std Z+21,r25
	std Z+22,r26
	std Z+23,r27
	ldd r18,Y+1
	ldd r19,Y+2
	ldi r24,lo8(-85)
	ldi r25,lo8(-39)
	ldi r26,lo8(-125)
	ldi r27,lo8(31)
	movw r30,r18
	std Z+24,r24
	std Z+25,r25
	std Z+26,r26
	std Z+27,r27
	ldd r18,Y+1
	ldd r19,Y+2
	ldi r24,lo8(25)
	ldi r25,lo8(-51)
	ldi r26,lo8(-32)
	ldi r27,lo8(91)
	movw r30,r18
	std Z+28,r24
	std Z+29,r25
	std Z+30,r26
	std Z+31,r27
	ldd r24,Y+1
	ldd r25,Y+2
	subi r24,-96
	sbci r25,-1
	movw r30,r24
	std Z+1,__zero_reg__
	st Z,__zero_reg__
	nop
/* epilogue start */
	pop __tmp_reg__
	pop __tmp_reg__
	pop r29
	pop r28
	ret
	.size	sha256_init_avr, .-sha256_init_avr
.global	sha256_transform_avr
	.type	sha256_transform_avr, @function
sha256_transform_avr:
	push r14
	push r15
	push r16
	push r17
	push r28
	push r29
	in r28,__SP_L__
	in r29,__SP_H__
	subi r28,-128
	sbc r29,__zero_reg__
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
/* prologue: function */
/* frame size = 128 */
/* stack size = 134 */
.L__stack_usage = 134
	movw r18,r28
	subi r18,-125
	sbci r19,-1
	movw r30,r18
	std Z+1,r25
	st Z,r24
	movw r24,r28
	subi r24,-127
	sbci r25,-1
	movw r30,r24
	std Z+1,r23
	st Z,r22
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	ldd r26,Z+2
	ldd r27,Z+3
	std Y+1,r24
	std Y+2,r25
	std Y+3,r26
	std Y+4,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ldd r24,Z+4
	ldd r25,Z+5
	ldd r26,Z+6
	ldd r27,Z+7
	std Y+5,r24
	std Y+6,r25
	std Y+7,r26
	std Y+8,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ldd r24,Z+8
	ldd r25,Z+9
	ldd r26,Z+10
	ldd r27,Z+11
	std Y+9,r24
	std Y+10,r25
	std Y+11,r26
	std Y+12,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ldd r24,Z+12
	ldd r25,Z+13
	ldd r26,Z+14
	ldd r27,Z+15
	std Y+13,r24
	std Y+14,r25
	std Y+15,r26
	std Y+16,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ldd r24,Z+16
	ldd r25,Z+17
	ldd r26,Z+18
	ldd r27,Z+19
	std Y+17,r24
	std Y+18,r25
	std Y+19,r26
	std Y+20,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ldd r24,Z+20
	ldd r25,Z+21
	ldd r26,Z+22
	ldd r27,Z+23
	std Y+21,r24
	std Y+22,r25
	std Y+23,r26
	std Y+24,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ldd r24,Z+24
	ldd r25,Z+25
	ldd r26,Z+26
	ldd r27,Z+27
	std Y+25,r24
	std Y+26,r25
	std Y+27,r26
	std Y+28,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ldd r24,Z+28
	ldd r25,Z+29
	ldd r26,Z+30
	ldd r27,Z+31
	std Y+29,r24
	std Y+30,r25
	std Y+31,r26
	std Y+32,r27
	std Y+34,__zero_reg__
	std Y+33,__zero_reg__
	rjmp .L3
.L4:
	ldd r24,Y+33
	ldd r25,Y+34
	lsl r24
	rol r25
	lsl r24
	rol r25
	movw r18,r24
	movw r24,r28
	subi r24,-127
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	add r24,r18
	adc r25,r19
	movw r30,r24
	ld r24,Z
	mov r24,r24
	ldi r25,0
	ldi r18,lo8(24)
	ldi r19,0
	movw r20,r24
	rjmp 2f
	1:
	lsl r20
	rol r21
	2:
	dec r18
	brpl 1b
	movw r18,r20
	ldd r24,Y+33
	ldd r25,Y+34
	lsl r24
	rol r25
	lsl r24
	rol r25
	adiw r24,1
	movw r20,r28
	subi r20,-127
	sbci r21,-1
	movw r30,r20
	ld r20,Z
	ldd r21,Z+1
	add r24,r20
	adc r25,r21
	movw r30,r24
	ld r24,Z
	mov r24,r24
	ldi r25,0
	ldi r20,lo8(16)
	ldi r21,0
	rjmp 2f
	1:
	lsl r24
	rol r25
	2:
	dec r20
	brpl 1b
	or r18,r24
	or r19,r25
	ldd r24,Y+33
	ldd r25,Y+34
	lsl r24
	rol r25
	lsl r24
	rol r25
	adiw r24,2
	movw r20,r28
	subi r20,-127
	sbci r21,-1
	movw r30,r20
	ld r20,Z
	ldd r21,Z+1
	add r24,r20
	adc r25,r21
	movw r30,r24
	ld r24,Z
	mov r24,r24
	ldi r25,0
	mov r25,r24
	clr r24
	or r18,r24
	or r19,r25
	ldd r24,Y+33
	ldd r25,Y+34
	lsl r24
	rol r25
	lsl r24
	rol r25
	adiw r24,3
	movw r20,r28
	subi r20,-127
	sbci r21,-1
	movw r30,r20
	ld r20,Z
	ldd r21,Z+1
	add r24,r20
	adc r25,r21
	movw r30,r24
	ld r24,Z
	mov r24,r24
	ldi r25,0
	or r24,r18
	or r25,r19
	mov __tmp_reg__,r25
	lsl r0
	sbc r26,r26
	sbc r27,r27
	ldd r18,Y+33
	ldd r19,Y+34
	lsl r18
	rol r19
	lsl r18
	rol r19
	movw r20,r28
	subi r20,-1
	sbci r21,-1
	add r18,r20
	adc r19,r21
	subi r18,-60
	sbci r19,-1
	movw r30,r18
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	ldd r24,Y+33
	ldd r25,Y+34
	adiw r24,1
	std Y+34,r25
	std Y+33,r24
.L3:
	ldd r24,Y+33
	ldd r25,Y+34
	sbiw r24,16
	brge .+2
	rjmp .L4
	std Y+36,__zero_reg__
	std Y+35,__zero_reg__
	rjmp .L5
.L6:
	ldd r24,Y+17
	ldd r25,Y+18
	ldd r26,Y+19
	ldd r27,Y+20
	movw r14,r24
	movw r16,r26
	set
	bld __zero_reg__,6-1
	1:
	lsr r17
	ror r16
	ror r15
	ror r14
	lsr __zero_reg__
	brne 1b
	movw r18,r24
	movw r20,r26
	mov r0,r17
	ldi r17,26
	1:
	lsl r18
	rol r19
	rol r20
	rol r21
	dec r17
	brne 1b
	mov r17,r0
	or r18,r14
	or r19,r15
	or r20,r16
	or r21,r17
	ldd r24,Y+17
	ldd r25,Y+18
	ldd r26,Y+19
	ldd r27,Y+20
	movw r14,r24
	movw r16,r26
	mov r0,r29
	ldi r29,11
	1:
	lsr r17
	ror r16
	ror r15
	ror r14
	dec r29
	brne 1b
	mov r29,r0
	mov r0,r23
	ldi r23,21
	1:
	lsl r24
	rol r25
	rol r26
	rol r27
	dec r23
	brne 1b
	mov r23,r0
	or r24,r14
	or r25,r15
	or r26,r16
	or r27,r17
	movw r14,r18
	movw r16,r20
	eor r14,r24
	eor r15,r25
	eor r16,r26
	eor r17,r27
	ldd r24,Y+17
	ldd r25,Y+18
	ldd r26,Y+19
	ldd r27,Y+20
	movw r18,r24
	movw r20,r26
	add r18,r24
	adc r19,r25
	adc r20,r26
	adc r21,r27
	add r18,r18
	adc r19,r19
	adc r20,r20
	adc r21,r21
	add r18,r18
	adc r19,r19
	adc r20,r20
	adc r21,r21
	add r18,r18
	adc r19,r19
	adc r20,r20
	adc r21,r21
	add r18,r18
	adc r19,r19
	adc r20,r20
	adc r21,r21
	add r18,r18
	adc r19,r19
	adc r20,r20
	adc r21,r21
	add r18,r18
	adc r19,r19
	adc r20,r20
	adc r21,r21
	mov r0,r23
	ldi r23,25
	1:
	lsr r27
	ror r26
	ror r25
	ror r24
	dec r23
	brne 1b
	mov r23,r0
	or r24,r18
	or r25,r19
	or r26,r20
	or r27,r21
	eor r24,r14
	eor r25,r15
	eor r26,r16
	eor r27,r17
	std Y+37,r24
	std Y+38,r25
	std Y+39,r26
	std Y+40,r27
	ldd r18,Y+17
	ldd r19,Y+18
	ldd r20,Y+19
	ldd r21,Y+20
	ldd r24,Y+21
	ldd r25,Y+22
	ldd r26,Y+23
	ldd r27,Y+24
	and r18,r24
	and r19,r25
	and r20,r26
	and r21,r27
	ldd r24,Y+17
	ldd r25,Y+18
	ldd r26,Y+19
	ldd r27,Y+20
	movw r14,r24
	movw r16,r26
	com r14
	com r15
	com r16
	com r17
	ldd r24,Y+25
	ldd r25,Y+26
	ldd r26,Y+27
	ldd r27,Y+28
	and r24,r14
	and r25,r15
	and r26,r16
	and r27,r17
	eor r24,r18
	eor r25,r19
	eor r26,r20
	eor r27,r21
	std Y+41,r24
	std Y+42,r25
	std Y+43,r26
	std Y+44,r27
	ldd r18,Y+29
	ldd r19,Y+30
	ldd r20,Y+31
	ldd r21,Y+32
	ldd r24,Y+37
	ldd r25,Y+38
	ldd r26,Y+39
	ldd r27,Y+40
	add r18,r24
	adc r19,r25
	adc r20,r26
	adc r21,r27
	ldd r24,Y+41
	ldd r25,Y+42
	ldd r26,Y+43
	ldd r27,Y+44
	add r18,r24
	adc r19,r25
	adc r20,r26
	adc r21,r27
	ldd r24,Y+35
	ldd r25,Y+36
	lsl r24
	rol r25
	lsl r24
	rol r25
	movw r22,r28
	subi r22,-1
	sbci r23,-1
	add r24,r22
	adc r25,r23
	adiw r24,60
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	ldd r26,Z+2
	ldd r27,Z+3
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	subi r24,104
	sbci r25,-48
	sbci r26,117
	sbci r27,-67
	std Y+45,r24
	std Y+46,r25
	std Y+47,r26
	std Y+48,r27
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	movw r14,r24
	movw r16,r26
	lsr r17
	ror r16
	ror r15
	ror r14
	lsr r17
	ror r16
	ror r15
	ror r14
	movw r18,r24
	movw r20,r26
	mov r0,r17
	ldi r17,30
	1:
	lsl r18
	rol r19
	rol r20
	rol r21
	dec r17
	brne 1b
	mov r17,r0
	or r18,r14
	or r19,r15
	or r20,r16
	or r21,r17
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	movw r14,r24
	movw r16,r26
	mov r0,r29
	ldi r29,13
	1:
	lsr r17
	ror r16
	ror r15
	ror r14
	dec r29
	brne 1b
	mov r29,r0
	mov r0,r23
	ldi r23,19
	1:
	lsl r24
	rol r25
	rol r26
	rol r27
	dec r23
	brne 1b
	mov r23,r0
	or r24,r14
	or r25,r15
	or r26,r16
	or r27,r17
	eor r18,r24
	eor r19,r25
	eor r20,r26
	eor r21,r27
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	movw r14,r24
	movw r16,r26
	mov r0,r29
	ldi r29,10
	1:
	lsl r14
	rol r15
	rol r16
	rol r17
	dec r29
	brne 1b
	mov r29,r0
	mov r0,r23
	ldi r23,22
	1:
	lsr r27
	ror r26
	ror r25
	ror r24
	dec r23
	brne 1b
	mov r23,r0
	or r24,r14
	or r25,r15
	or r26,r16
	or r27,r17
	eor r24,r18
	eor r25,r19
	eor r26,r20
	eor r27,r21
	std Y+49,r24
	std Y+50,r25
	std Y+51,r26
	std Y+52,r27
	ldd r18,Y+5
	ldd r19,Y+6
	ldd r20,Y+7
	ldd r21,Y+8
	ldd r24,Y+9
	ldd r25,Y+10
	ldd r26,Y+11
	ldd r27,Y+12
	eor r18,r24
	eor r19,r25
	eor r20,r26
	eor r21,r27
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	and r18,r24
	and r19,r25
	and r20,r26
	and r21,r27
	ldd r14,Y+5
	ldd r15,Y+6
	ldd r16,Y+7
	ldd r17,Y+8
	ldd r24,Y+9
	ldd r25,Y+10
	ldd r26,Y+11
	ldd r27,Y+12
	and r24,r14
	and r25,r15
	and r26,r16
	and r27,r17
	eor r24,r18
	eor r25,r19
	eor r26,r20
	eor r27,r21
	std Y+53,r24
	std Y+54,r25
	std Y+55,r26
	std Y+56,r27
	ldd r18,Y+49
	ldd r19,Y+50
	ldd r20,Y+51
	ldd r21,Y+52
	ldd r24,Y+53
	ldd r25,Y+54
	ldd r26,Y+55
	ldd r27,Y+56
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	std Y+57,r24
	std Y+58,r25
	std Y+59,r26
	std Y+60,r27
	ldd r24,Y+25
	ldd r25,Y+26
	ldd r26,Y+27
	ldd r27,Y+28
	std Y+29,r24
	std Y+30,r25
	std Y+31,r26
	std Y+32,r27
	ldd r24,Y+21
	ldd r25,Y+22
	ldd r26,Y+23
	ldd r27,Y+24
	std Y+25,r24
	std Y+26,r25
	std Y+27,r26
	std Y+28,r27
	ldd r24,Y+17
	ldd r25,Y+18
	ldd r26,Y+19
	ldd r27,Y+20
	std Y+21,r24
	std Y+22,r25
	std Y+23,r26
	std Y+24,r27
	ldd r18,Y+13
	ldd r19,Y+14
	ldd r20,Y+15
	ldd r21,Y+16
	ldd r24,Y+45
	ldd r25,Y+46
	ldd r26,Y+47
	ldd r27,Y+48
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	std Y+17,r24
	std Y+18,r25
	std Y+19,r26
	std Y+20,r27
	ldd r24,Y+9
	ldd r25,Y+10
	ldd r26,Y+11
	ldd r27,Y+12
	std Y+13,r24
	std Y+14,r25
	std Y+15,r26
	std Y+16,r27
	ldd r24,Y+5
	ldd r25,Y+6
	ldd r26,Y+7
	ldd r27,Y+8
	std Y+9,r24
	std Y+10,r25
	std Y+11,r26
	std Y+12,r27
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	std Y+5,r24
	std Y+6,r25
	std Y+7,r26
	std Y+8,r27
	ldd r18,Y+45
	ldd r19,Y+46
	ldd r20,Y+47
	ldd r21,Y+48
	ldd r24,Y+57
	ldd r25,Y+58
	ldd r26,Y+59
	ldd r27,Y+60
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	std Y+1,r24
	std Y+2,r25
	std Y+3,r26
	std Y+4,r27
	ldd r24,Y+35
	ldd r25,Y+36
	adiw r24,1
	std Y+36,r25
	std Y+35,r24
.L5:
	ldd r24,Y+35
	ldd r25,Y+36
	sbiw r24,16
	brge .+2
	rjmp .L6
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	ldd r24,Y+1
	ldd r25,Y+2
	ldd r26,Y+3
	ldd r27,Y+4
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r18,r28
	subi r18,-125
	sbci r19,-1
	movw r30,r18
	ld r18,Z
	ldd r19,Z+1
	movw r30,r18
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	adiw r24,4
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r22,r24
	subi r22,-4
	sbci r23,-1
	ldd r24,Y+5
	ldd r25,Y+6
	ldd r26,Y+7
	ldd r27,Y+8
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	adiw r24,8
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r22,r24
	subi r22,-8
	sbci r23,-1
	ldd r24,Y+9
	ldd r25,Y+10
	ldd r26,Y+11
	ldd r27,Y+12
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	adiw r24,12
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r22,r24
	subi r22,-12
	sbci r23,-1
	ldd r24,Y+13
	ldd r25,Y+14
	ldd r26,Y+15
	ldd r27,Y+16
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	adiw r24,16
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r22,r24
	subi r22,-16
	sbci r23,-1
	ldd r24,Y+17
	ldd r25,Y+18
	ldd r26,Y+19
	ldd r27,Y+20
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	adiw r24,20
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r22,r24
	subi r22,-20
	sbci r23,-1
	ldd r24,Y+21
	ldd r25,Y+22
	ldd r26,Y+23
	ldd r27,Y+24
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	adiw r24,24
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r22,r24
	subi r22,-24
	sbci r23,-1
	ldd r24,Y+25
	ldd r25,Y+26
	ldd r26,Y+27
	ldd r27,Y+28
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	adiw r24,28
	movw r30,r24
	ld r18,Z
	ldd r19,Z+1
	ldd r20,Z+2
	ldd r21,Z+3
	movw r24,r28
	subi r24,-125
	sbci r25,-1
	movw r30,r24
	ld r24,Z
	ldd r25,Z+1
	movw r22,r24
	subi r22,-28
	sbci r23,-1
	ldd r24,Y+29
	ldd r25,Y+30
	ldd r26,Y+31
	ldd r27,Y+32
	add r24,r18
	adc r25,r19
	adc r26,r20
	adc r27,r21
	movw r30,r22
	st Z,r24
	std Z+1,r25
	std Z+2,r26
	std Z+3,r27
	nop
/* epilogue start */
	subi r28,-128
	sbci r29,-1
	in __tmp_reg__,__SREG__
	cli
	out __SP_H__,r29
	out __SREG__,__tmp_reg__
	out __SP_L__,r28
	pop r29
	pop r28
	pop r17
	pop r16
	pop r15
	pop r14
	ret
	.size	sha256_transform_avr, .-sha256_transform_avr
	.ident	"GCC: (GNU) 7.3.0"
