strict digraph "compose( ,  )" {
	node [label="\N"];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f04e7a8ec10>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"11:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f04e7af1490>",
		fillcolor=firebrick,
		label="11:NS
pos <= 'b00;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f04e7af1490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"11:CA" -> "11:NS"	[cond="[]",
		lineno=None];
	"7:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f04e7a8ed10>",
		fillcolor=linen,
		label="7:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"7:CS" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f04e7ae3150>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"8:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f04e7af7210>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "8:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f04e7ae3250>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CS" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f04e7b753d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:CS"	[cond="[]",
		lineno=None];
	"9:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f04e7ae3510>",
		fillcolor=firebrick,
		label="9:NS
pos <= 'b01;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f04e7ae3510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"9:CA" -> "9:NS"	[cond="[]",
		lineno=None];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"11:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f04e7a96850>",
		fillcolor=firebrick,
		label="8:NS
pos <= 'b00;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f04e7a96850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"8:CA" -> "8:NS"	[cond="[]",
		lineno=None];
	"9:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f04e7a8e2d0>",
		fillcolor=firebrick,
		label="10:NS
pos <= 'b10;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f04e7a8e2d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"10:CA" -> "10:NS"	[cond="[]",
		lineno=None];
	"10:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:NS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
