<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a12ti-csg325-1L</Part>
        <TopModelName>eucHW</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>19</Best-caseLatency>
            <Average-caseLatency>19</Average-caseLatency>
            <Worst-caseLatency>19</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
            <Interval-min>20</Interval-min>
            <Interval-max>20</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <sumLoop>
                <TripCount>2</TripCount>
                <Latency>8</Latency>
                <AbsoluteTimeLatency>80</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>8</PipelineDepth>
            </sumLoop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>256</DSP>
            <FF>6799</FF>
            <LUT>29638</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>40</BRAM_18K>
            <DSP>40</DSP>
            <FF>16000</FF>
            <LUT>8000</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>eucHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>eucHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>eucHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>eucHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>eucHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>eucHW</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4096</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ap_vld</name>
            <Object>C</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>eucHW</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_sqrt_fixed_32_32_s_fu_2143</InstName>
                    <ModuleName>sqrt_fixed_32_32_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>2143</ID>
                </Instance>
            </InstancesList>
            <BindInstances>sub_ln12_fu_2214_p2 mul_9s_9s_18_1_1_U2 sub_ln12_1_fu_2248_p2 mac_muladd_9s_9s_18s_18_4_1_U258 sub_ln12_2_fu_2286_p2 mul_9s_9s_18_1_1_U3 sub_ln12_3_fu_2320_p2 mac_muladd_9s_9s_18s_18_4_1_U259 sub_ln12_4_fu_2358_p2 mul_9s_9s_18_1_1_U4 sub_ln12_5_fu_2392_p2 mac_muladd_9s_9s_18s_18_4_1_U260 sub_ln12_6_fu_2430_p2 mul_9s_9s_18_1_1_U5 sub_ln12_7_fu_2464_p2 mac_muladd_9s_9s_18s_18_4_1_U261 sub_ln12_8_fu_2502_p2 mul_9s_9s_18_1_1_U6 sub_ln12_9_fu_2536_p2 mac_muladd_9s_9s_18s_18_4_1_U262 sub_ln12_10_fu_2574_p2 mul_9s_9s_18_1_1_U7 sub_ln12_11_fu_2608_p2 mac_muladd_9s_9s_18s_18_4_1_U263 sub_ln12_12_fu_2646_p2 mul_9s_9s_18_1_1_U8 sub_ln12_13_fu_2680_p2 mac_muladd_9s_9s_18s_18_4_1_U264 sub_ln12_14_fu_2718_p2 mul_9s_9s_18_1_1_U9 sub_ln12_15_fu_2752_p2 mac_muladd_9s_9s_18s_18_4_1_U265 sub_ln12_16_fu_2790_p2 mul_9s_9s_18_1_1_U10 sub_ln12_17_fu_2824_p2 mac_muladd_9s_9s_18s_18_4_1_U266 sub_ln12_18_fu_2862_p2 mul_9s_9s_18_1_1_U11 sub_ln12_19_fu_2896_p2 mac_muladd_9s_9s_18s_18_4_1_U267 sub_ln12_20_fu_2934_p2 mul_9s_9s_18_1_1_U12 sub_ln12_21_fu_2968_p2 mac_muladd_9s_9s_18s_18_4_1_U268 sub_ln12_22_fu_3006_p2 mul_9s_9s_18_1_1_U13 sub_ln12_23_fu_3040_p2 mac_muladd_9s_9s_18s_18_4_1_U269 sub_ln12_24_fu_3078_p2 mul_9s_9s_18_1_1_U14 sub_ln12_25_fu_3112_p2 mac_muladd_9s_9s_18s_18_4_1_U270 sub_ln12_26_fu_3150_p2 mul_9s_9s_18_1_1_U15 sub_ln12_27_fu_3184_p2 mac_muladd_9s_9s_18s_18_4_1_U271 sub_ln12_28_fu_3222_p2 mul_9s_9s_18_1_1_U16 sub_ln12_29_fu_3256_p2 mac_muladd_9s_9s_18s_18_4_1_U272 sub_ln12_30_fu_3294_p2 mul_9s_9s_18_1_1_U17 sub_ln12_31_fu_3328_p2 mac_muladd_9s_9s_18s_18_4_1_U273 sub_ln12_32_fu_3366_p2 mul_9s_9s_18_1_1_U18 sub_ln12_33_fu_3400_p2 mac_muladd_9s_9s_18s_18_4_1_U274 sub_ln12_34_fu_3438_p2 mul_9s_9s_18_1_1_U19 sub_ln12_35_fu_3472_p2 mac_muladd_9s_9s_18s_18_4_1_U275 sub_ln12_36_fu_3510_p2 mul_9s_9s_18_1_1_U20 sub_ln12_37_fu_3544_p2 mac_muladd_9s_9s_18s_18_4_1_U276 sub_ln12_38_fu_3582_p2 mul_9s_9s_18_1_1_U21 sub_ln12_39_fu_3616_p2 mac_muladd_9s_9s_18s_18_4_1_U277 sub_ln12_40_fu_3654_p2 mul_9s_9s_18_1_1_U22 sub_ln12_41_fu_3688_p2 mac_muladd_9s_9s_18s_18_4_1_U278 sub_ln12_42_fu_3726_p2 mul_9s_9s_18_1_1_U23 sub_ln12_43_fu_3760_p2 mac_muladd_9s_9s_18s_18_4_1_U279 sub_ln12_44_fu_3798_p2 mul_9s_9s_18_1_1_U24 sub_ln12_45_fu_3832_p2 mac_muladd_9s_9s_18s_18_4_1_U280 sub_ln12_46_fu_3870_p2 mul_9s_9s_18_1_1_U25 sub_ln12_47_fu_3904_p2 mac_muladd_9s_9s_18s_18_4_1_U281 sub_ln12_48_fu_3942_p2 mul_9s_9s_18_1_1_U26 sub_ln12_49_fu_3976_p2 mac_muladd_9s_9s_18s_18_4_1_U282 sub_ln12_50_fu_4014_p2 mul_9s_9s_18_1_1_U27 sub_ln12_51_fu_4048_p2 mac_muladd_9s_9s_18s_18_4_1_U283 sub_ln12_52_fu_4086_p2 mul_9s_9s_18_1_1_U28 sub_ln12_53_fu_4120_p2 mac_muladd_9s_9s_18s_18_4_1_U284 sub_ln12_54_fu_4158_p2 mul_9s_9s_18_1_1_U29 sub_ln12_55_fu_4192_p2 mac_muladd_9s_9s_18s_18_4_1_U285 sub_ln12_56_fu_4230_p2 mul_9s_9s_18_1_1_U30 sub_ln12_57_fu_4264_p2 mac_muladd_9s_9s_18s_18_4_1_U286 sub_ln12_58_fu_4302_p2 mul_9s_9s_18_1_1_U31 sub_ln12_59_fu_4336_p2 mac_muladd_9s_9s_18s_18_4_1_U287 sub_ln12_60_fu_4374_p2 mul_9s_9s_18_1_1_U32 sub_ln12_61_fu_4408_p2 mac_muladd_9s_9s_18s_18_4_1_U288 sub_ln12_62_fu_4446_p2 mul_9s_9s_18_1_1_U33 sub_ln12_63_fu_4480_p2 mac_muladd_9s_9s_18s_18_4_1_U289 sub_ln12_64_fu_4518_p2 mul_9s_9s_18_1_1_U34 sub_ln12_65_fu_4552_p2 mac_muladd_9s_9s_18s_18_4_1_U290 sub_ln12_66_fu_4590_p2 mul_9s_9s_18_1_1_U35 sub_ln12_67_fu_4624_p2 mac_muladd_9s_9s_18s_18_4_1_U291 sub_ln12_68_fu_4662_p2 mul_9s_9s_18_1_1_U36 sub_ln12_69_fu_4696_p2 mac_muladd_9s_9s_18s_18_4_1_U292 sub_ln12_70_fu_4734_p2 mul_9s_9s_18_1_1_U37 sub_ln12_71_fu_4768_p2 mac_muladd_9s_9s_18s_18_4_1_U293 sub_ln12_72_fu_4806_p2 mul_9s_9s_18_1_1_U38 sub_ln12_73_fu_4840_p2 mac_muladd_9s_9s_18s_18_4_1_U294 sub_ln12_74_fu_4878_p2 mul_9s_9s_18_1_1_U39 sub_ln12_75_fu_4912_p2 mac_muladd_9s_9s_18s_18_4_1_U295 sub_ln12_76_fu_4950_p2 mul_9s_9s_18_1_1_U40 sub_ln12_77_fu_4984_p2 mac_muladd_9s_9s_18s_18_4_1_U296 sub_ln12_78_fu_5022_p2 mul_9s_9s_18_1_1_U41 sub_ln12_79_fu_5056_p2 mac_muladd_9s_9s_18s_18_4_1_U297 sub_ln12_80_fu_5094_p2 mul_9s_9s_18_1_1_U42 sub_ln12_81_fu_5128_p2 mac_muladd_9s_9s_18s_18_4_1_U298 sub_ln12_82_fu_5166_p2 mul_9s_9s_18_1_1_U43 sub_ln12_83_fu_5200_p2 mac_muladd_9s_9s_18s_18_4_1_U299 sub_ln12_84_fu_5238_p2 mul_9s_9s_18_1_1_U44 sub_ln12_85_fu_5272_p2 mac_muladd_9s_9s_18s_18_4_1_U300 sub_ln12_86_fu_5310_p2 mul_9s_9s_18_1_1_U45 sub_ln12_87_fu_5344_p2 mac_muladd_9s_9s_18s_18_4_1_U301 sub_ln12_88_fu_5382_p2 mul_9s_9s_18_1_1_U46 sub_ln12_89_fu_5416_p2 mac_muladd_9s_9s_18s_18_4_1_U302 sub_ln12_90_fu_5454_p2 mul_9s_9s_18_1_1_U47 sub_ln12_91_fu_5488_p2 mac_muladd_9s_9s_18s_18_4_1_U303 sub_ln12_92_fu_5526_p2 mul_9s_9s_18_1_1_U48 sub_ln12_93_fu_5560_p2 mac_muladd_9s_9s_18s_18_4_1_U304 sub_ln12_94_fu_5598_p2 mul_9s_9s_18_1_1_U49 sub_ln12_95_fu_5632_p2 mac_muladd_9s_9s_18s_18_4_1_U305 sub_ln12_96_fu_5670_p2 mul_9s_9s_18_1_1_U50 sub_ln12_97_fu_5704_p2 mac_muladd_9s_9s_18s_18_4_1_U306 sub_ln12_98_fu_5742_p2 mul_9s_9s_18_1_1_U51 sub_ln12_99_fu_5776_p2 mac_muladd_9s_9s_18s_18_4_1_U307 sub_ln12_100_fu_5814_p2 mul_9s_9s_18_1_1_U52 sub_ln12_101_fu_5848_p2 mac_muladd_9s_9s_18s_18_4_1_U308 sub_ln12_102_fu_5886_p2 mul_9s_9s_18_1_1_U53 sub_ln12_103_fu_5920_p2 mac_muladd_9s_9s_18s_18_4_1_U309 sub_ln12_104_fu_5958_p2 mul_9s_9s_18_1_1_U54 sub_ln12_105_fu_5992_p2 mac_muladd_9s_9s_18s_18_4_1_U310 sub_ln12_106_fu_6030_p2 mul_9s_9s_18_1_1_U55 sub_ln12_107_fu_6064_p2 mac_muladd_9s_9s_18s_18_4_1_U311 sub_ln12_108_fu_6102_p2 mul_9s_9s_18_1_1_U56 sub_ln12_109_fu_6136_p2 mac_muladd_9s_9s_18s_18_4_1_U312 sub_ln12_110_fu_6174_p2 mul_9s_9s_18_1_1_U57 sub_ln12_111_fu_6208_p2 mac_muladd_9s_9s_18s_18_4_1_U313 sub_ln12_112_fu_6246_p2 mul_9s_9s_18_1_1_U58 sub_ln12_113_fu_6280_p2 mac_muladd_9s_9s_18s_18_4_1_U314 sub_ln12_114_fu_6318_p2 mul_9s_9s_18_1_1_U59 sub_ln12_115_fu_6352_p2 mac_muladd_9s_9s_18s_18_4_1_U315 sub_ln12_116_fu_6390_p2 mul_9s_9s_18_1_1_U60 sub_ln12_117_fu_6424_p2 mac_muladd_9s_9s_18s_18_4_1_U316 sub_ln12_118_fu_6462_p2 mul_9s_9s_18_1_1_U61 sub_ln12_119_fu_6496_p2 mac_muladd_9s_9s_18s_18_4_1_U317 sub_ln12_120_fu_6534_p2 mul_9s_9s_18_1_1_U62 sub_ln12_121_fu_6568_p2 mac_muladd_9s_9s_18s_18_4_1_U318 sub_ln12_122_fu_6606_p2 mul_9s_9s_18_1_1_U63 sub_ln12_123_fu_6640_p2 mac_muladd_9s_9s_18s_18_4_1_U319 sub_ln12_124_fu_6678_p2 mul_9s_9s_18_1_1_U64 sub_ln12_125_fu_6712_p2 mac_muladd_9s_9s_18s_18_4_1_U320 sub_ln12_126_fu_6750_p2 mul_9s_9s_18_1_1_U65 sub_ln12_127_fu_6784_p2 mac_muladd_9s_9s_18s_18_4_1_U321 sub_ln12_128_fu_6822_p2 mul_9s_9s_18_1_1_U66 sub_ln12_129_fu_6856_p2 mac_muladd_9s_9s_18s_18_4_1_U322 sub_ln12_130_fu_6894_p2 mul_9s_9s_18_1_1_U67 sub_ln12_131_fu_6928_p2 mac_muladd_9s_9s_18s_18_4_1_U323 sub_ln12_132_fu_6966_p2 mul_9s_9s_18_1_1_U68 sub_ln12_133_fu_7000_p2 mac_muladd_9s_9s_18s_18_4_1_U324 sub_ln12_134_fu_7038_p2 mul_9s_9s_18_1_1_U69 sub_ln12_135_fu_7072_p2 mac_muladd_9s_9s_18s_18_4_1_U325 sub_ln12_136_fu_7110_p2 mul_9s_9s_18_1_1_U70 sub_ln12_137_fu_7144_p2 mac_muladd_9s_9s_18s_18_4_1_U326 sub_ln12_138_fu_7182_p2 mul_9s_9s_18_1_1_U71 sub_ln12_139_fu_7216_p2 mac_muladd_9s_9s_18s_18_4_1_U327 sub_ln12_140_fu_7254_p2 mul_9s_9s_18_1_1_U72 sub_ln12_141_fu_7288_p2 mac_muladd_9s_9s_18s_18_4_1_U328 sub_ln12_142_fu_7326_p2 mul_9s_9s_18_1_1_U73 sub_ln12_143_fu_7360_p2 mac_muladd_9s_9s_18s_18_4_1_U329 sub_ln12_144_fu_7398_p2 mul_9s_9s_18_1_1_U74 sub_ln12_145_fu_7432_p2 mac_muladd_9s_9s_18s_18_4_1_U330 sub_ln12_146_fu_7470_p2 mul_9s_9s_18_1_1_U75 sub_ln12_147_fu_7504_p2 mac_muladd_9s_9s_18s_18_4_1_U331 sub_ln12_148_fu_7542_p2 mul_9s_9s_18_1_1_U76 sub_ln12_149_fu_7576_p2 mac_muladd_9s_9s_18s_18_4_1_U332 sub_ln12_150_fu_7614_p2 mul_9s_9s_18_1_1_U77 sub_ln12_151_fu_7648_p2 mac_muladd_9s_9s_18s_18_4_1_U333 sub_ln12_152_fu_7686_p2 mul_9s_9s_18_1_1_U78 sub_ln12_153_fu_7720_p2 mac_muladd_9s_9s_18s_18_4_1_U334 sub_ln12_154_fu_7758_p2 mul_9s_9s_18_1_1_U79 sub_ln12_155_fu_7792_p2 mac_muladd_9s_9s_18s_18_4_1_U335 sub_ln12_156_fu_7830_p2 mul_9s_9s_18_1_1_U80 sub_ln12_157_fu_7864_p2 mac_muladd_9s_9s_18s_18_4_1_U336 sub_ln12_158_fu_7902_p2 mul_9s_9s_18_1_1_U81 sub_ln12_159_fu_7936_p2 mac_muladd_9s_9s_18s_18_4_1_U337 sub_ln12_160_fu_7974_p2 mul_9s_9s_18_1_1_U82 sub_ln12_161_fu_8008_p2 mac_muladd_9s_9s_18s_18_4_1_U338 sub_ln12_162_fu_8046_p2 mul_9s_9s_18_1_1_U83 sub_ln12_163_fu_8080_p2 mac_muladd_9s_9s_18s_18_4_1_U339 sub_ln12_164_fu_8118_p2 mul_9s_9s_18_1_1_U84 sub_ln12_165_fu_8152_p2 mac_muladd_9s_9s_18s_18_4_1_U340 sub_ln12_166_fu_8190_p2 mul_9s_9s_18_1_1_U85 sub_ln12_167_fu_8224_p2 mac_muladd_9s_9s_18s_18_4_1_U341 sub_ln12_168_fu_8262_p2 mul_9s_9s_18_1_1_U86 sub_ln12_169_fu_8296_p2 mac_muladd_9s_9s_18s_18_4_1_U342 sub_ln12_170_fu_8334_p2 mul_9s_9s_18_1_1_U87 sub_ln12_171_fu_8368_p2 mac_muladd_9s_9s_18s_18_4_1_U343 sub_ln12_172_fu_8406_p2 mul_9s_9s_18_1_1_U88 sub_ln12_173_fu_8440_p2 mac_muladd_9s_9s_18s_18_4_1_U344 sub_ln12_174_fu_8478_p2 mul_9s_9s_18_1_1_U89 sub_ln12_175_fu_8512_p2 mac_muladd_9s_9s_18s_18_4_1_U345 sub_ln12_176_fu_8550_p2 mul_9s_9s_18_1_1_U90 sub_ln12_177_fu_8584_p2 mac_muladd_9s_9s_18s_18_4_1_U346 sub_ln12_178_fu_8622_p2 mul_9s_9s_18_1_1_U91 sub_ln12_179_fu_8656_p2 mac_muladd_9s_9s_18s_18_4_1_U347 sub_ln12_180_fu_8694_p2 mul_9s_9s_18_1_1_U92 sub_ln12_181_fu_8728_p2 mac_muladd_9s_9s_18s_18_4_1_U348 sub_ln12_182_fu_8766_p2 mul_9s_9s_18_1_1_U93 sub_ln12_183_fu_8800_p2 mac_muladd_9s_9s_18s_18_4_1_U349 sub_ln12_184_fu_8838_p2 mul_9s_9s_18_1_1_U94 sub_ln12_185_fu_8872_p2 mac_muladd_9s_9s_18s_18_4_1_U350 sub_ln12_186_fu_8910_p2 mul_9s_9s_18_1_1_U95 sub_ln12_187_fu_8944_p2 mac_muladd_9s_9s_18s_18_4_1_U351 sub_ln12_188_fu_8982_p2 mul_9s_9s_18_1_1_U96 sub_ln12_189_fu_9016_p2 mac_muladd_9s_9s_18s_18_4_1_U352 sub_ln12_190_fu_9054_p2 mul_9s_9s_18_1_1_U97 sub_ln12_191_fu_9088_p2 mac_muladd_9s_9s_18s_18_4_1_U353 sub_ln12_192_fu_9126_p2 mul_9s_9s_18_1_1_U98 sub_ln12_193_fu_9160_p2 mac_muladd_9s_9s_18s_18_4_1_U354 sub_ln12_194_fu_9198_p2 mul_9s_9s_18_1_1_U99 sub_ln12_195_fu_9232_p2 mac_muladd_9s_9s_18s_18_4_1_U355 sub_ln12_196_fu_9270_p2 mul_9s_9s_18_1_1_U100 sub_ln12_197_fu_9304_p2 mac_muladd_9s_9s_18s_18_4_1_U356 sub_ln12_198_fu_9342_p2 mul_9s_9s_18_1_1_U101 sub_ln12_199_fu_9376_p2 mac_muladd_9s_9s_18s_18_4_1_U357 sub_ln12_200_fu_9414_p2 mul_9s_9s_18_1_1_U102 sub_ln12_201_fu_9448_p2 mac_muladd_9s_9s_18s_18_4_1_U358 sub_ln12_202_fu_9486_p2 mul_9s_9s_18_1_1_U103 sub_ln12_203_fu_9520_p2 mac_muladd_9s_9s_18s_18_4_1_U359 sub_ln12_204_fu_9558_p2 mul_9s_9s_18_1_1_U104 sub_ln12_205_fu_9592_p2 mac_muladd_9s_9s_18s_18_4_1_U360 sub_ln12_206_fu_9630_p2 mul_9s_9s_18_1_1_U105 sub_ln12_207_fu_9664_p2 mac_muladd_9s_9s_18s_18_4_1_U361 sub_ln12_208_fu_9702_p2 mul_9s_9s_18_1_1_U106 sub_ln12_209_fu_9736_p2 mac_muladd_9s_9s_18s_18_4_1_U362 sub_ln12_210_fu_9774_p2 mul_9s_9s_18_1_1_U107 sub_ln12_211_fu_9808_p2 mac_muladd_9s_9s_18s_18_4_1_U363 sub_ln12_212_fu_9846_p2 mul_9s_9s_18_1_1_U108 sub_ln12_213_fu_9880_p2 mac_muladd_9s_9s_18s_18_4_1_U364 sub_ln12_214_fu_9918_p2 mul_9s_9s_18_1_1_U109 sub_ln12_215_fu_9952_p2 mac_muladd_9s_9s_18s_18_4_1_U365 sub_ln12_216_fu_9990_p2 mul_9s_9s_18_1_1_U110 sub_ln12_217_fu_10024_p2 mac_muladd_9s_9s_18s_18_4_1_U366 sub_ln12_218_fu_10062_p2 mul_9s_9s_18_1_1_U111 sub_ln12_219_fu_10096_p2 mac_muladd_9s_9s_18s_18_4_1_U367 sub_ln12_220_fu_10134_p2 mul_9s_9s_18_1_1_U112 sub_ln12_221_fu_10168_p2 mac_muladd_9s_9s_18s_18_4_1_U368 sub_ln12_222_fu_10206_p2 mul_9s_9s_18_1_1_U113 sub_ln12_223_fu_10240_p2 mac_muladd_9s_9s_18s_18_4_1_U369 sub_ln12_224_fu_10278_p2 mul_9s_9s_18_1_1_U114 sub_ln12_225_fu_10312_p2 mac_muladd_9s_9s_18s_18_4_1_U370 sub_ln12_226_fu_10350_p2 mul_9s_9s_18_1_1_U115 sub_ln12_227_fu_10384_p2 mac_muladd_9s_9s_18s_18_4_1_U371 sub_ln12_228_fu_10422_p2 mul_9s_9s_18_1_1_U116 sub_ln12_229_fu_10456_p2 mac_muladd_9s_9s_18s_18_4_1_U372 sub_ln12_230_fu_10494_p2 mul_9s_9s_18_1_1_U117 sub_ln12_231_fu_10528_p2 mac_muladd_9s_9s_18s_18_4_1_U373 sub_ln12_232_fu_10566_p2 mul_9s_9s_18_1_1_U118 sub_ln12_233_fu_10600_p2 mac_muladd_9s_9s_18s_18_4_1_U374 sub_ln12_234_fu_10638_p2 mul_9s_9s_18_1_1_U119 sub_ln12_235_fu_10672_p2 mac_muladd_9s_9s_18s_18_4_1_U375 sub_ln12_236_fu_10710_p2 mul_9s_9s_18_1_1_U120 sub_ln12_237_fu_10744_p2 mac_muladd_9s_9s_18s_18_4_1_U376 sub_ln12_238_fu_10782_p2 mul_9s_9s_18_1_1_U121 sub_ln12_239_fu_10816_p2 mac_muladd_9s_9s_18s_18_4_1_U377 sub_ln12_240_fu_10854_p2 mul_9s_9s_18_1_1_U122 sub_ln12_241_fu_10888_p2 mac_muladd_9s_9s_18s_18_4_1_U378 sub_ln12_242_fu_10926_p2 mul_9s_9s_18_1_1_U123 sub_ln12_243_fu_10960_p2 mac_muladd_9s_9s_18s_18_4_1_U379 sub_ln12_244_fu_10998_p2 mul_9s_9s_18_1_1_U124 sub_ln12_245_fu_11032_p2 mac_muladd_9s_9s_18s_18_4_1_U380 sub_ln12_246_fu_11070_p2 mul_9s_9s_18_1_1_U125 sub_ln12_247_fu_11104_p2 mac_muladd_9s_9s_18s_18_4_1_U381 sub_ln12_248_fu_11142_p2 mul_9s_9s_18_1_1_U126 sub_ln12_249_fu_11176_p2 mac_muladd_9s_9s_18s_18_4_1_U382 sub_ln12_250_fu_11214_p2 mul_9s_9s_18_1_1_U127 sub_ln12_251_fu_11248_p2 mac_muladd_9s_9s_18s_18_4_1_U383 sub_ln12_252_fu_11286_p2 mul_9s_9s_18_1_1_U128 sub_ln12_253_fu_11320_p2 mac_muladd_9s_9s_18s_18_4_1_U384 sub_ln12_254_fu_11358_p2 mul_9s_9s_18_1_1_U129 sub_ln12_255_fu_11392_p2 mac_muladd_9s_9s_18s_18_4_1_U385 sub_ln12_256_fu_11430_p2 mul_9s_9s_18_1_1_U130 sub_ln12_257_fu_11464_p2 mac_muladd_9s_9s_18s_18_4_1_U386 sub_ln12_258_fu_11502_p2 mul_9s_9s_18_1_1_U131 sub_ln12_259_fu_11536_p2 mac_muladd_9s_9s_18s_18_4_1_U387 sub_ln12_260_fu_11574_p2 mul_9s_9s_18_1_1_U132 sub_ln12_261_fu_11608_p2 mac_muladd_9s_9s_18s_18_4_1_U388 sub_ln12_262_fu_11646_p2 mul_9s_9s_18_1_1_U133 sub_ln12_263_fu_11680_p2 mac_muladd_9s_9s_18s_18_4_1_U389 sub_ln12_264_fu_11718_p2 mul_9s_9s_18_1_1_U134 sub_ln12_265_fu_11752_p2 mac_muladd_9s_9s_18s_18_4_1_U390 sub_ln12_266_fu_11790_p2 mul_9s_9s_18_1_1_U135 sub_ln12_267_fu_11824_p2 mac_muladd_9s_9s_18s_18_4_1_U391 sub_ln12_268_fu_11862_p2 mul_9s_9s_18_1_1_U136 sub_ln12_269_fu_11896_p2 mac_muladd_9s_9s_18s_18_4_1_U392 sub_ln12_270_fu_11934_p2 mul_9s_9s_18_1_1_U137 sub_ln12_271_fu_11968_p2 mac_muladd_9s_9s_18s_18_4_1_U393 sub_ln12_272_fu_12006_p2 mul_9s_9s_18_1_1_U138 sub_ln12_273_fu_12040_p2 mac_muladd_9s_9s_18s_18_4_1_U394 sub_ln12_274_fu_12078_p2 mul_9s_9s_18_1_1_U139 sub_ln12_275_fu_12112_p2 mac_muladd_9s_9s_18s_18_4_1_U395 sub_ln12_276_fu_12150_p2 mul_9s_9s_18_1_1_U140 sub_ln12_277_fu_12184_p2 mac_muladd_9s_9s_18s_18_4_1_U396 sub_ln12_278_fu_12222_p2 mul_9s_9s_18_1_1_U141 sub_ln12_279_fu_12256_p2 mac_muladd_9s_9s_18s_18_4_1_U397 sub_ln12_280_fu_12294_p2 mul_9s_9s_18_1_1_U142 sub_ln12_281_fu_12328_p2 mac_muladd_9s_9s_18s_18_4_1_U398 sub_ln12_282_fu_12366_p2 mul_9s_9s_18_1_1_U143 sub_ln12_283_fu_12400_p2 mac_muladd_9s_9s_18s_18_4_1_U399 sub_ln12_284_fu_12438_p2 mul_9s_9s_18_1_1_U144 sub_ln12_285_fu_12472_p2 mac_muladd_9s_9s_18s_18_4_1_U400 sub_ln12_286_fu_12510_p2 mul_9s_9s_18_1_1_U145 sub_ln12_287_fu_12544_p2 mac_muladd_9s_9s_18s_18_4_1_U401 sub_ln12_288_fu_12582_p2 mul_9s_9s_18_1_1_U146 sub_ln12_289_fu_12616_p2 mac_muladd_9s_9s_18s_18_4_1_U402 sub_ln12_290_fu_12654_p2 mul_9s_9s_18_1_1_U147 sub_ln12_291_fu_12688_p2 mac_muladd_9s_9s_18s_18_4_1_U403 sub_ln12_292_fu_12726_p2 mul_9s_9s_18_1_1_U148 sub_ln12_293_fu_12760_p2 mac_muladd_9s_9s_18s_18_4_1_U404 sub_ln12_294_fu_12798_p2 mul_9s_9s_18_1_1_U149 sub_ln12_295_fu_12832_p2 mac_muladd_9s_9s_18s_18_4_1_U405 sub_ln12_296_fu_12870_p2 mul_9s_9s_18_1_1_U150 sub_ln12_297_fu_12904_p2 mac_muladd_9s_9s_18s_18_4_1_U406 sub_ln12_298_fu_12942_p2 mul_9s_9s_18_1_1_U151 sub_ln12_299_fu_12976_p2 mac_muladd_9s_9s_18s_18_4_1_U407 sub_ln12_300_fu_13014_p2 mul_9s_9s_18_1_1_U152 sub_ln12_301_fu_13048_p2 mac_muladd_9s_9s_18s_18_4_1_U408 sub_ln12_302_fu_13086_p2 mul_9s_9s_18_1_1_U153 sub_ln12_303_fu_13120_p2 mac_muladd_9s_9s_18s_18_4_1_U409 sub_ln12_304_fu_13158_p2 mul_9s_9s_18_1_1_U154 sub_ln12_305_fu_13192_p2 mac_muladd_9s_9s_18s_18_4_1_U410 sub_ln12_306_fu_13230_p2 mul_9s_9s_18_1_1_U155 sub_ln12_307_fu_13264_p2 mac_muladd_9s_9s_18s_18_4_1_U411 sub_ln12_308_fu_13302_p2 mul_9s_9s_18_1_1_U156 sub_ln12_309_fu_13336_p2 mac_muladd_9s_9s_18s_18_4_1_U412 sub_ln12_310_fu_13374_p2 mul_9s_9s_18_1_1_U157 sub_ln12_311_fu_13408_p2 mac_muladd_9s_9s_18s_18_4_1_U413 sub_ln12_312_fu_13446_p2 mul_9s_9s_18_1_1_U158 sub_ln12_313_fu_13480_p2 mac_muladd_9s_9s_18s_18_4_1_U414 sub_ln12_314_fu_13518_p2 mul_9s_9s_18_1_1_U159 sub_ln12_315_fu_13552_p2 mac_muladd_9s_9s_18s_18_4_1_U415 sub_ln12_316_fu_13590_p2 mul_9s_9s_18_1_1_U160 sub_ln12_317_fu_13624_p2 mac_muladd_9s_9s_18s_18_4_1_U416 sub_ln12_318_fu_13662_p2 mul_9s_9s_18_1_1_U161 sub_ln12_319_fu_13696_p2 mac_muladd_9s_9s_18s_18_4_1_U417 sub_ln12_320_fu_13734_p2 mul_9s_9s_18_1_1_U162 sub_ln12_321_fu_13768_p2 mac_muladd_9s_9s_18s_18_4_1_U418 sub_ln12_322_fu_13806_p2 mul_9s_9s_18_1_1_U163 sub_ln12_323_fu_13840_p2 mac_muladd_9s_9s_18s_18_4_1_U419 sub_ln12_324_fu_13878_p2 mul_9s_9s_18_1_1_U164 sub_ln12_325_fu_13912_p2 mac_muladd_9s_9s_18s_18_4_1_U420 sub_ln12_326_fu_13950_p2 mul_9s_9s_18_1_1_U165 sub_ln12_327_fu_13984_p2 mac_muladd_9s_9s_18s_18_4_1_U421 sub_ln12_328_fu_14022_p2 mul_9s_9s_18_1_1_U166 sub_ln12_329_fu_14056_p2 mac_muladd_9s_9s_18s_18_4_1_U422 sub_ln12_330_fu_14094_p2 mul_9s_9s_18_1_1_U167 sub_ln12_331_fu_14128_p2 mac_muladd_9s_9s_18s_18_4_1_U423 sub_ln12_332_fu_14166_p2 mul_9s_9s_18_1_1_U168 sub_ln12_333_fu_14200_p2 mac_muladd_9s_9s_18s_18_4_1_U424 sub_ln12_334_fu_14238_p2 mul_9s_9s_18_1_1_U169 sub_ln12_335_fu_14272_p2 mac_muladd_9s_9s_18s_18_4_1_U425 sub_ln12_336_fu_14310_p2 mul_9s_9s_18_1_1_U170 sub_ln12_337_fu_14344_p2 mac_muladd_9s_9s_18s_18_4_1_U426 sub_ln12_338_fu_14382_p2 mul_9s_9s_18_1_1_U171 sub_ln12_339_fu_14416_p2 mac_muladd_9s_9s_18s_18_4_1_U427 sub_ln12_340_fu_14454_p2 mul_9s_9s_18_1_1_U172 sub_ln12_341_fu_14488_p2 mac_muladd_9s_9s_18s_18_4_1_U428 sub_ln12_342_fu_14526_p2 mul_9s_9s_18_1_1_U173 sub_ln12_343_fu_14560_p2 mac_muladd_9s_9s_18s_18_4_1_U429 sub_ln12_344_fu_14598_p2 mul_9s_9s_18_1_1_U174 sub_ln12_345_fu_14632_p2 mac_muladd_9s_9s_18s_18_4_1_U430 sub_ln12_346_fu_14670_p2 mul_9s_9s_18_1_1_U175 sub_ln12_347_fu_14704_p2 mac_muladd_9s_9s_18s_18_4_1_U431 sub_ln12_348_fu_14742_p2 mul_9s_9s_18_1_1_U176 sub_ln12_349_fu_14776_p2 mac_muladd_9s_9s_18s_18_4_1_U432 sub_ln12_350_fu_14814_p2 mul_9s_9s_18_1_1_U177 sub_ln12_351_fu_14848_p2 mac_muladd_9s_9s_18s_18_4_1_U433 sub_ln12_352_fu_14886_p2 mul_9s_9s_18_1_1_U178 sub_ln12_353_fu_14920_p2 mac_muladd_9s_9s_18s_18_4_1_U434 sub_ln12_354_fu_14958_p2 mul_9s_9s_18_1_1_U179 sub_ln12_355_fu_14992_p2 mac_muladd_9s_9s_18s_18_4_1_U435 sub_ln12_356_fu_15030_p2 mul_9s_9s_18_1_1_U180 sub_ln12_357_fu_15064_p2 mac_muladd_9s_9s_18s_18_4_1_U436 sub_ln12_358_fu_15102_p2 mul_9s_9s_18_1_1_U181 sub_ln12_359_fu_15136_p2 mac_muladd_9s_9s_18s_18_4_1_U437 sub_ln12_360_fu_15174_p2 mul_9s_9s_18_1_1_U182 sub_ln12_361_fu_15208_p2 mac_muladd_9s_9s_18s_18_4_1_U438 sub_ln12_362_fu_15246_p2 mul_9s_9s_18_1_1_U183 sub_ln12_363_fu_15280_p2 mac_muladd_9s_9s_18s_18_4_1_U439 sub_ln12_364_fu_15318_p2 mul_9s_9s_18_1_1_U184 sub_ln12_365_fu_15352_p2 mac_muladd_9s_9s_18s_18_4_1_U440 sub_ln12_366_fu_15390_p2 mul_9s_9s_18_1_1_U185 sub_ln12_367_fu_15424_p2 mac_muladd_9s_9s_18s_18_4_1_U441 sub_ln12_368_fu_15462_p2 mul_9s_9s_18_1_1_U186 sub_ln12_369_fu_15496_p2 mac_muladd_9s_9s_18s_18_4_1_U442 sub_ln12_370_fu_15534_p2 mul_9s_9s_18_1_1_U187 sub_ln12_371_fu_15568_p2 mac_muladd_9s_9s_18s_18_4_1_U443 sub_ln12_372_fu_15606_p2 mul_9s_9s_18_1_1_U188 sub_ln12_373_fu_15640_p2 mac_muladd_9s_9s_18s_18_4_1_U444 sub_ln12_374_fu_15678_p2 mul_9s_9s_18_1_1_U189 sub_ln12_375_fu_15712_p2 mac_muladd_9s_9s_18s_18_4_1_U445 sub_ln12_376_fu_15750_p2 mul_9s_9s_18_1_1_U190 sub_ln12_377_fu_15784_p2 mac_muladd_9s_9s_18s_18_4_1_U446 sub_ln12_378_fu_15822_p2 mul_9s_9s_18_1_1_U191 sub_ln12_379_fu_15856_p2 mac_muladd_9s_9s_18s_18_4_1_U447 sub_ln12_380_fu_15894_p2 mul_9s_9s_18_1_1_U192 sub_ln12_381_fu_15928_p2 mac_muladd_9s_9s_18s_18_4_1_U448 sub_ln12_382_fu_15966_p2 mul_9s_9s_18_1_1_U193 sub_ln12_383_fu_16000_p2 mac_muladd_9s_9s_18s_18_4_1_U449 sub_ln12_384_fu_16038_p2 mul_9s_9s_18_1_1_U194 sub_ln12_385_fu_16072_p2 mac_muladd_9s_9s_18s_18_4_1_U450 sub_ln12_386_fu_16110_p2 mul_9s_9s_18_1_1_U195 sub_ln12_387_fu_16144_p2 mac_muladd_9s_9s_18s_18_4_1_U451 sub_ln12_388_fu_16182_p2 mul_9s_9s_18_1_1_U196 sub_ln12_389_fu_16216_p2 mac_muladd_9s_9s_18s_18_4_1_U452 sub_ln12_390_fu_16254_p2 mul_9s_9s_18_1_1_U197 sub_ln12_391_fu_16288_p2 mac_muladd_9s_9s_18s_18_4_1_U453 sub_ln12_392_fu_16326_p2 mul_9s_9s_18_1_1_U198 sub_ln12_393_fu_16360_p2 mac_muladd_9s_9s_18s_18_4_1_U454 sub_ln12_394_fu_16398_p2 mul_9s_9s_18_1_1_U199 sub_ln12_395_fu_16432_p2 mac_muladd_9s_9s_18s_18_4_1_U455 sub_ln12_396_fu_16470_p2 mul_9s_9s_18_1_1_U200 sub_ln12_397_fu_16504_p2 mac_muladd_9s_9s_18s_18_4_1_U456 sub_ln12_398_fu_16542_p2 mul_9s_9s_18_1_1_U201 sub_ln12_399_fu_16576_p2 mac_muladd_9s_9s_18s_18_4_1_U457 sub_ln12_400_fu_16614_p2 mul_9s_9s_18_1_1_U202 sub_ln12_401_fu_16648_p2 mac_muladd_9s_9s_18s_18_4_1_U458 sub_ln12_402_fu_16686_p2 mul_9s_9s_18_1_1_U203 sub_ln12_403_fu_16720_p2 mac_muladd_9s_9s_18s_18_4_1_U459 sub_ln12_404_fu_16758_p2 mul_9s_9s_18_1_1_U204 sub_ln12_405_fu_16792_p2 mac_muladd_9s_9s_18s_18_4_1_U460 sub_ln12_406_fu_16830_p2 mul_9s_9s_18_1_1_U205 sub_ln12_407_fu_16864_p2 mac_muladd_9s_9s_18s_18_4_1_U461 sub_ln12_408_fu_16902_p2 mul_9s_9s_18_1_1_U206 sub_ln12_409_fu_16936_p2 mac_muladd_9s_9s_18s_18_4_1_U462 sub_ln12_410_fu_16974_p2 mul_9s_9s_18_1_1_U207 sub_ln12_411_fu_17008_p2 mac_muladd_9s_9s_18s_18_4_1_U463 sub_ln12_412_fu_17046_p2 mul_9s_9s_18_1_1_U208 sub_ln12_413_fu_17080_p2 mac_muladd_9s_9s_18s_18_4_1_U464 sub_ln12_414_fu_17118_p2 mul_9s_9s_18_1_1_U209 sub_ln12_415_fu_17152_p2 mac_muladd_9s_9s_18s_18_4_1_U465 sub_ln12_416_fu_17190_p2 mul_9s_9s_18_1_1_U210 sub_ln12_417_fu_17224_p2 mac_muladd_9s_9s_18s_18_4_1_U466 sub_ln12_418_fu_17262_p2 mul_9s_9s_18_1_1_U211 sub_ln12_419_fu_17296_p2 mac_muladd_9s_9s_18s_18_4_1_U467 sub_ln12_420_fu_17334_p2 mul_9s_9s_18_1_1_U212 sub_ln12_421_fu_17368_p2 mac_muladd_9s_9s_18s_18_4_1_U468 sub_ln12_422_fu_17406_p2 mul_9s_9s_18_1_1_U213 sub_ln12_423_fu_17440_p2 mac_muladd_9s_9s_18s_18_4_1_U469 sub_ln12_424_fu_17478_p2 mul_9s_9s_18_1_1_U214 sub_ln12_425_fu_17512_p2 mac_muladd_9s_9s_18s_18_4_1_U470 sub_ln12_426_fu_17550_p2 mul_9s_9s_18_1_1_U215 sub_ln12_427_fu_17584_p2 mac_muladd_9s_9s_18s_18_4_1_U471 sub_ln12_428_fu_17622_p2 mul_9s_9s_18_1_1_U216 sub_ln12_429_fu_17656_p2 mac_muladd_9s_9s_18s_18_4_1_U472 sub_ln12_430_fu_17694_p2 mul_9s_9s_18_1_1_U217 sub_ln12_431_fu_17728_p2 mac_muladd_9s_9s_18s_18_4_1_U473 sub_ln12_432_fu_17766_p2 mul_9s_9s_18_1_1_U218 sub_ln12_433_fu_17800_p2 mac_muladd_9s_9s_18s_18_4_1_U474 sub_ln12_434_fu_17838_p2 mul_9s_9s_18_1_1_U219 sub_ln12_435_fu_17872_p2 mac_muladd_9s_9s_18s_18_4_1_U475 sub_ln12_436_fu_17910_p2 mul_9s_9s_18_1_1_U220 sub_ln12_437_fu_17944_p2 mac_muladd_9s_9s_18s_18_4_1_U476 sub_ln12_438_fu_17982_p2 mul_9s_9s_18_1_1_U221 sub_ln12_439_fu_18016_p2 mac_muladd_9s_9s_18s_18_4_1_U477 sub_ln12_440_fu_18054_p2 mul_9s_9s_18_1_1_U222 sub_ln12_441_fu_18088_p2 mac_muladd_9s_9s_18s_18_4_1_U478 sub_ln12_442_fu_18126_p2 mul_9s_9s_18_1_1_U223 sub_ln12_443_fu_18160_p2 mac_muladd_9s_9s_18s_18_4_1_U479 sub_ln12_444_fu_18198_p2 mul_9s_9s_18_1_1_U224 sub_ln12_445_fu_18232_p2 mac_muladd_9s_9s_18s_18_4_1_U480 sub_ln12_446_fu_18270_p2 mul_9s_9s_18_1_1_U225 sub_ln12_447_fu_18304_p2 mac_muladd_9s_9s_18s_18_4_1_U481 sub_ln12_448_fu_18342_p2 mul_9s_9s_18_1_1_U226 sub_ln12_449_fu_18376_p2 mac_muladd_9s_9s_18s_18_4_1_U482 sub_ln12_450_fu_18414_p2 mul_9s_9s_18_1_1_U227 sub_ln12_451_fu_18448_p2 mac_muladd_9s_9s_18s_18_4_1_U483 sub_ln12_452_fu_18486_p2 mul_9s_9s_18_1_1_U228 sub_ln12_453_fu_18520_p2 mac_muladd_9s_9s_18s_18_4_1_U484 sub_ln12_454_fu_18558_p2 mul_9s_9s_18_1_1_U229 sub_ln12_455_fu_18592_p2 mac_muladd_9s_9s_18s_18_4_1_U485 sub_ln12_456_fu_18630_p2 mul_9s_9s_18_1_1_U230 sub_ln12_457_fu_18664_p2 mac_muladd_9s_9s_18s_18_4_1_U486 sub_ln12_458_fu_18702_p2 mul_9s_9s_18_1_1_U231 sub_ln12_459_fu_18736_p2 mac_muladd_9s_9s_18s_18_4_1_U487 sub_ln12_460_fu_18774_p2 mul_9s_9s_18_1_1_U232 sub_ln12_461_fu_18808_p2 mac_muladd_9s_9s_18s_18_4_1_U488 sub_ln12_462_fu_18846_p2 mul_9s_9s_18_1_1_U233 sub_ln12_463_fu_18880_p2 mac_muladd_9s_9s_18s_18_4_1_U489 sub_ln12_464_fu_18918_p2 mul_9s_9s_18_1_1_U234 sub_ln12_465_fu_18952_p2 mac_muladd_9s_9s_18s_18_4_1_U490 sub_ln12_466_fu_18990_p2 mul_9s_9s_18_1_1_U235 sub_ln12_467_fu_19024_p2 mac_muladd_9s_9s_18s_18_4_1_U491 sub_ln12_468_fu_19062_p2 mul_9s_9s_18_1_1_U236 sub_ln12_469_fu_19096_p2 mac_muladd_9s_9s_18s_18_4_1_U492 sub_ln12_470_fu_19134_p2 mul_9s_9s_18_1_1_U237 sub_ln12_471_fu_19168_p2 mac_muladd_9s_9s_18s_18_4_1_U493 sub_ln12_472_fu_19206_p2 mul_9s_9s_18_1_1_U238 sub_ln12_473_fu_19240_p2 mac_muladd_9s_9s_18s_18_4_1_U494 sub_ln12_474_fu_19278_p2 mul_9s_9s_18_1_1_U239 sub_ln12_475_fu_19312_p2 mac_muladd_9s_9s_18s_18_4_1_U495 sub_ln12_476_fu_19350_p2 mul_9s_9s_18_1_1_U240 sub_ln12_477_fu_19384_p2 mac_muladd_9s_9s_18s_18_4_1_U496 sub_ln12_478_fu_19422_p2 mul_9s_9s_18_1_1_U241 sub_ln12_479_fu_19456_p2 mac_muladd_9s_9s_18s_18_4_1_U497 sub_ln12_480_fu_19494_p2 mul_9s_9s_18_1_1_U242 sub_ln12_481_fu_19528_p2 mac_muladd_9s_9s_18s_18_4_1_U498 sub_ln12_482_fu_19566_p2 mul_9s_9s_18_1_1_U243 sub_ln12_483_fu_19600_p2 mac_muladd_9s_9s_18s_18_4_1_U499 sub_ln12_484_fu_19638_p2 mul_9s_9s_18_1_1_U244 sub_ln12_485_fu_19672_p2 mac_muladd_9s_9s_18s_18_4_1_U500 sub_ln12_486_fu_19710_p2 mul_9s_9s_18_1_1_U245 sub_ln12_487_fu_19744_p2 mac_muladd_9s_9s_18s_18_4_1_U501 sub_ln12_488_fu_19782_p2 mul_9s_9s_18_1_1_U246 sub_ln12_489_fu_19816_p2 mac_muladd_9s_9s_18s_18_4_1_U502 sub_ln12_490_fu_19854_p2 mul_9s_9s_18_1_1_U247 sub_ln12_491_fu_19888_p2 mac_muladd_9s_9s_18s_18_4_1_U503 sub_ln12_492_fu_19926_p2 mul_9s_9s_18_1_1_U248 sub_ln12_493_fu_19960_p2 mac_muladd_9s_9s_18s_18_4_1_U504 sub_ln12_494_fu_19998_p2 mul_9s_9s_18_1_1_U249 sub_ln12_495_fu_20032_p2 mac_muladd_9s_9s_18s_18_4_1_U505 sub_ln12_496_fu_20070_p2 mul_9s_9s_18_1_1_U250 sub_ln12_497_fu_20104_p2 mac_muladd_9s_9s_18s_18_4_1_U506 sub_ln12_498_fu_20142_p2 mul_9s_9s_18_1_1_U251 sub_ln12_499_fu_20176_p2 mac_muladd_9s_9s_18s_18_4_1_U507 sub_ln12_500_fu_20214_p2 mul_9s_9s_18_1_1_U252 sub_ln12_501_fu_20248_p2 mac_muladd_9s_9s_18s_18_4_1_U508 sub_ln12_502_fu_20286_p2 mul_9s_9s_18_1_1_U253 sub_ln12_503_fu_20320_p2 mac_muladd_9s_9s_18s_18_4_1_U509 sub_ln12_504_fu_20358_p2 mul_9s_9s_18_1_1_U254 sub_ln12_505_fu_20392_p2 mac_muladd_9s_9s_18s_18_4_1_U510 sub_ln12_506_fu_20430_p2 mul_9s_9s_18_1_1_U255 sub_ln12_507_fu_20464_p2 mac_muladd_9s_9s_18s_18_4_1_U511 sub_ln12_508_fu_20502_p2 mul_9s_9s_18_1_1_U256 sub_ln12_509_fu_20536_p2 mac_muladd_9s_9s_18s_18_4_1_U512 sub_ln12_510_fu_20574_p2 mul_9s_9s_18_1_1_U257 sub_ln12_511_fu_20608_p2 mac_muladd_9s_9s_18s_18_4_1_U513 mac_muladd_9s_9s_18s_18_4_1_U258 mac_muladd_9s_9s_18s_18_4_1_U259 add_ln12_2_fu_22928_p2 mac_muladd_9s_9s_18s_18_4_1_U260 mac_muladd_9s_9s_18s_18_4_1_U261 add_ln12_5_fu_22944_p2 add_ln12_6_fu_22954_p2 mac_muladd_9s_9s_18s_18_4_1_U262 mac_muladd_9s_9s_18s_18_4_1_U263 add_ln12_9_fu_22966_p2 mac_muladd_9s_9s_18s_18_4_1_U264 mac_muladd_9s_9s_18s_18_4_1_U265 add_ln12_12_fu_22982_p2 add_ln12_13_fu_22992_p2 add_ln12_14_fu_25360_p2 mac_muladd_9s_9s_18s_18_4_1_U266 mac_muladd_9s_9s_18s_18_4_1_U267 add_ln12_17_fu_23004_p2 mac_muladd_9s_9s_18s_18_4_1_U268 mac_muladd_9s_9s_18s_18_4_1_U269 add_ln12_20_fu_23020_p2 add_ln12_21_fu_23030_p2 mac_muladd_9s_9s_18s_18_4_1_U270 mac_muladd_9s_9s_18s_18_4_1_U271 add_ln12_24_fu_23042_p2 mac_muladd_9s_9s_18s_18_4_1_U272 mac_muladd_9s_9s_18s_18_4_1_U273 add_ln12_27_fu_23058_p2 add_ln12_28_fu_23068_p2 add_ln12_29_fu_25376_p2 add_ln12_30_fu_25386_p2 mac_muladd_9s_9s_18s_18_4_1_U274 mac_muladd_9s_9s_18s_18_4_1_U275 add_ln12_33_fu_23080_p2 mac_muladd_9s_9s_18s_18_4_1_U276 mac_muladd_9s_9s_18s_18_4_1_U277 add_ln12_36_fu_23096_p2 add_ln12_37_fu_23106_p2 mac_muladd_9s_9s_18s_18_4_1_U278 mac_muladd_9s_9s_18s_18_4_1_U279 add_ln12_40_fu_23118_p2 mac_muladd_9s_9s_18s_18_4_1_U280 mac_muladd_9s_9s_18s_18_4_1_U281 add_ln12_43_fu_23134_p2 add_ln12_44_fu_23144_p2 add_ln12_45_fu_25402_p2 mac_muladd_9s_9s_18s_18_4_1_U282 mac_muladd_9s_9s_18s_18_4_1_U283 add_ln12_48_fu_23156_p2 mac_muladd_9s_9s_18s_18_4_1_U284 mac_muladd_9s_9s_18s_18_4_1_U285 add_ln12_51_fu_23172_p2 add_ln12_52_fu_23182_p2 mac_muladd_9s_9s_18s_18_4_1_U286 mac_muladd_9s_9s_18s_18_4_1_U287 add_ln12_55_fu_23194_p2 mac_muladd_9s_9s_18s_18_4_1_U288 mac_muladd_9s_9s_18s_18_4_1_U289 add_ln12_58_fu_23210_p2 add_ln12_59_fu_23220_p2 add_ln12_60_fu_25418_p2 add_ln12_61_fu_25428_p2 add_ln12_62_fu_25438_p2 mac_muladd_9s_9s_18s_18_4_1_U290 mac_muladd_9s_9s_18s_18_4_1_U291 add_ln12_65_fu_23232_p2 mac_muladd_9s_9s_18s_18_4_1_U292 mac_muladd_9s_9s_18s_18_4_1_U293 add_ln12_68_fu_23248_p2 add_ln12_69_fu_23258_p2 mac_muladd_9s_9s_18s_18_4_1_U294 mac_muladd_9s_9s_18s_18_4_1_U295 add_ln12_72_fu_23270_p2 mac_muladd_9s_9s_18s_18_4_1_U296 mac_muladd_9s_9s_18s_18_4_1_U297 add_ln12_75_fu_23286_p2 add_ln12_76_fu_23296_p2 add_ln12_77_fu_25450_p2 mac_muladd_9s_9s_18s_18_4_1_U298 mac_muladd_9s_9s_18s_18_4_1_U299 add_ln12_80_fu_23308_p2 mac_muladd_9s_9s_18s_18_4_1_U300 mac_muladd_9s_9s_18s_18_4_1_U301 add_ln12_83_fu_23324_p2 add_ln12_84_fu_23334_p2 mac_muladd_9s_9s_18s_18_4_1_U302 mac_muladd_9s_9s_18s_18_4_1_U303 add_ln12_87_fu_23346_p2 mac_muladd_9s_9s_18s_18_4_1_U304 mac_muladd_9s_9s_18s_18_4_1_U305 add_ln12_90_fu_23362_p2 add_ln12_91_fu_23372_p2 add_ln12_92_fu_25466_p2 add_ln12_93_fu_25476_p2 mac_muladd_9s_9s_18s_18_4_1_U306 mac_muladd_9s_9s_18s_18_4_1_U307 add_ln12_96_fu_23384_p2 mac_muladd_9s_9s_18s_18_4_1_U308 mac_muladd_9s_9s_18s_18_4_1_U309 add_ln12_99_fu_23400_p2 add_ln12_100_fu_23410_p2 mac_muladd_9s_9s_18s_18_4_1_U310 mac_muladd_9s_9s_18s_18_4_1_U311 add_ln12_103_fu_23422_p2 mac_muladd_9s_9s_18s_18_4_1_U312 mac_muladd_9s_9s_18s_18_4_1_U313 add_ln12_106_fu_23438_p2 add_ln12_107_fu_23448_p2 add_ln12_108_fu_25492_p2 mac_muladd_9s_9s_18s_18_4_1_U314 mac_muladd_9s_9s_18s_18_4_1_U315 add_ln12_111_fu_23460_p2 mac_muladd_9s_9s_18s_18_4_1_U316 mac_muladd_9s_9s_18s_18_4_1_U317 add_ln12_114_fu_23476_p2 add_ln12_115_fu_23486_p2 mac_muladd_9s_9s_18s_18_4_1_U318 mac_muladd_9s_9s_18s_18_4_1_U319 add_ln12_118_fu_23498_p2 mac_muladd_9s_9s_18s_18_4_1_U320 mac_muladd_9s_9s_18s_18_4_1_U321 add_ln12_121_fu_23514_p2 add_ln12_122_fu_23524_p2 add_ln12_123_fu_25508_p2 add_ln12_124_fu_25518_p2 add_ln12_125_fu_25528_p2 add_ln12_126_fu_26080_p2 mac_muladd_9s_9s_18s_18_4_1_U322 mac_muladd_9s_9s_18s_18_4_1_U323 add_ln12_129_fu_23536_p2 mac_muladd_9s_9s_18s_18_4_1_U324 mac_muladd_9s_9s_18s_18_4_1_U325 add_ln12_132_fu_23552_p2 add_ln12_133_fu_23562_p2 mac_muladd_9s_9s_18s_18_4_1_U326 mac_muladd_9s_9s_18s_18_4_1_U327 add_ln12_136_fu_23574_p2 mac_muladd_9s_9s_18s_18_4_1_U328 mac_muladd_9s_9s_18s_18_4_1_U329 add_ln12_139_fu_23590_p2 add_ln12_140_fu_23600_p2 add_ln12_141_fu_25540_p2 mac_muladd_9s_9s_18s_18_4_1_U330 mac_muladd_9s_9s_18s_18_4_1_U331 add_ln12_144_fu_23612_p2 mac_muladd_9s_9s_18s_18_4_1_U332 mac_muladd_9s_9s_18s_18_4_1_U333 add_ln12_147_fu_23628_p2 add_ln12_148_fu_23638_p2 mac_muladd_9s_9s_18s_18_4_1_U334 mac_muladd_9s_9s_18s_18_4_1_U335 add_ln12_151_fu_23650_p2 mac_muladd_9s_9s_18s_18_4_1_U336 mac_muladd_9s_9s_18s_18_4_1_U337 add_ln12_154_fu_23666_p2 add_ln12_155_fu_23676_p2 add_ln12_156_fu_25556_p2 add_ln12_157_fu_25566_p2 mac_muladd_9s_9s_18s_18_4_1_U338 mac_muladd_9s_9s_18s_18_4_1_U339 add_ln12_160_fu_23688_p2 mac_muladd_9s_9s_18s_18_4_1_U340 mac_muladd_9s_9s_18s_18_4_1_U341 add_ln12_163_fu_23704_p2 add_ln12_164_fu_23714_p2 mac_muladd_9s_9s_18s_18_4_1_U342 mac_muladd_9s_9s_18s_18_4_1_U343 add_ln12_167_fu_23726_p2 mac_muladd_9s_9s_18s_18_4_1_U344 mac_muladd_9s_9s_18s_18_4_1_U345 add_ln12_170_fu_23742_p2 add_ln12_171_fu_23752_p2 add_ln12_172_fu_25582_p2 mac_muladd_9s_9s_18s_18_4_1_U346 mac_muladd_9s_9s_18s_18_4_1_U347 add_ln12_175_fu_23764_p2 mac_muladd_9s_9s_18s_18_4_1_U348 mac_muladd_9s_9s_18s_18_4_1_U349 add_ln12_178_fu_23780_p2 add_ln12_179_fu_23790_p2 mac_muladd_9s_9s_18s_18_4_1_U350 mac_muladd_9s_9s_18s_18_4_1_U351 add_ln12_182_fu_23802_p2 mac_muladd_9s_9s_18s_18_4_1_U352 mac_muladd_9s_9s_18s_18_4_1_U353 add_ln12_185_fu_23818_p2 add_ln12_186_fu_23828_p2 add_ln12_187_fu_25598_p2 add_ln12_188_fu_25608_p2 add_ln12_189_fu_25618_p2 mac_muladd_9s_9s_18s_18_4_1_U354 mac_muladd_9s_9s_18s_18_4_1_U355 add_ln12_192_fu_23840_p2 mac_muladd_9s_9s_18s_18_4_1_U356 mac_muladd_9s_9s_18s_18_4_1_U357 add_ln12_195_fu_23856_p2 add_ln12_196_fu_23866_p2 mac_muladd_9s_9s_18s_18_4_1_U358 mac_muladd_9s_9s_18s_18_4_1_U359 add_ln12_199_fu_23878_p2 mac_muladd_9s_9s_18s_18_4_1_U360 mac_muladd_9s_9s_18s_18_4_1_U361 add_ln12_202_fu_23894_p2 add_ln12_203_fu_23904_p2 add_ln12_204_fu_25630_p2 mac_muladd_9s_9s_18s_18_4_1_U362 mac_muladd_9s_9s_18s_18_4_1_U363 add_ln12_207_fu_23916_p2 mac_muladd_9s_9s_18s_18_4_1_U364 mac_muladd_9s_9s_18s_18_4_1_U365 add_ln12_210_fu_23932_p2 add_ln12_211_fu_23942_p2 mac_muladd_9s_9s_18s_18_4_1_U366 mac_muladd_9s_9s_18s_18_4_1_U367 add_ln12_214_fu_23954_p2 mac_muladd_9s_9s_18s_18_4_1_U368 mac_muladd_9s_9s_18s_18_4_1_U369 add_ln12_217_fu_23970_p2 add_ln12_218_fu_23980_p2 add_ln12_219_fu_25646_p2 add_ln12_220_fu_25656_p2 mac_muladd_9s_9s_18s_18_4_1_U370 mac_muladd_9s_9s_18s_18_4_1_U371 add_ln12_223_fu_23992_p2 mac_muladd_9s_9s_18s_18_4_1_U372 mac_muladd_9s_9s_18s_18_4_1_U373 add_ln12_226_fu_24008_p2 add_ln12_227_fu_24018_p2 mac_muladd_9s_9s_18s_18_4_1_U374 mac_muladd_9s_9s_18s_18_4_1_U375 add_ln12_230_fu_24030_p2 mac_muladd_9s_9s_18s_18_4_1_U376 mac_muladd_9s_9s_18s_18_4_1_U377 add_ln12_233_fu_24046_p2 add_ln12_234_fu_24056_p2 add_ln12_235_fu_25672_p2 mac_muladd_9s_9s_18s_18_4_1_U378 mac_muladd_9s_9s_18s_18_4_1_U379 add_ln12_238_fu_24068_p2 mac_muladd_9s_9s_18s_18_4_1_U380 mac_muladd_9s_9s_18s_18_4_1_U381 add_ln12_241_fu_24084_p2 add_ln12_242_fu_24094_p2 mac_muladd_9s_9s_18s_18_4_1_U382 mac_muladd_9s_9s_18s_18_4_1_U383 add_ln12_245_fu_24106_p2 mac_muladd_9s_9s_18s_18_4_1_U384 mac_muladd_9s_9s_18s_18_4_1_U385 add_ln12_248_fu_24122_p2 add_ln12_249_fu_24132_p2 add_ln12_250_fu_25688_p2 add_ln12_251_fu_25698_p2 add_ln12_252_fu_25708_p2 add_ln12_253_fu_26096_p2 add_ln12_254_fu_26106_p2 mac_muladd_9s_9s_18s_18_4_1_U386 mac_muladd_9s_9s_18s_18_4_1_U387 add_ln12_257_fu_24144_p2 mac_muladd_9s_9s_18s_18_4_1_U388 mac_muladd_9s_9s_18s_18_4_1_U389 add_ln12_260_fu_24160_p2 add_ln12_261_fu_24170_p2 mac_muladd_9s_9s_18s_18_4_1_U390 mac_muladd_9s_9s_18s_18_4_1_U391 add_ln12_264_fu_24182_p2 mac_muladd_9s_9s_18s_18_4_1_U392 mac_muladd_9s_9s_18s_18_4_1_U393 add_ln12_267_fu_24198_p2 add_ln12_268_fu_24208_p2 add_ln12_269_fu_25720_p2 mac_muladd_9s_9s_18s_18_4_1_U394 mac_muladd_9s_9s_18s_18_4_1_U395 add_ln12_272_fu_24220_p2 mac_muladd_9s_9s_18s_18_4_1_U396 mac_muladd_9s_9s_18s_18_4_1_U397 add_ln12_275_fu_24236_p2 add_ln12_276_fu_24246_p2 mac_muladd_9s_9s_18s_18_4_1_U398 mac_muladd_9s_9s_18s_18_4_1_U399 add_ln12_279_fu_24258_p2 mac_muladd_9s_9s_18s_18_4_1_U400 mac_muladd_9s_9s_18s_18_4_1_U401 add_ln12_282_fu_24274_p2 add_ln12_283_fu_24284_p2 add_ln12_284_fu_25736_p2 add_ln12_285_fu_25746_p2 mac_muladd_9s_9s_18s_18_4_1_U402 mac_muladd_9s_9s_18s_18_4_1_U403 add_ln12_288_fu_24296_p2 mac_muladd_9s_9s_18s_18_4_1_U404 mac_muladd_9s_9s_18s_18_4_1_U405 add_ln12_291_fu_24312_p2 add_ln12_292_fu_24322_p2 mac_muladd_9s_9s_18s_18_4_1_U406 mac_muladd_9s_9s_18s_18_4_1_U407 add_ln12_295_fu_24334_p2 mac_muladd_9s_9s_18s_18_4_1_U408 mac_muladd_9s_9s_18s_18_4_1_U409 add_ln12_298_fu_24350_p2 add_ln12_299_fu_24360_p2 add_ln12_300_fu_25762_p2 mac_muladd_9s_9s_18s_18_4_1_U410 mac_muladd_9s_9s_18s_18_4_1_U411 add_ln12_303_fu_24372_p2 mac_muladd_9s_9s_18s_18_4_1_U412 mac_muladd_9s_9s_18s_18_4_1_U413 add_ln12_306_fu_24388_p2 add_ln12_307_fu_24398_p2 mac_muladd_9s_9s_18s_18_4_1_U414 mac_muladd_9s_9s_18s_18_4_1_U415 add_ln12_310_fu_24410_p2 mac_muladd_9s_9s_18s_18_4_1_U416 mac_muladd_9s_9s_18s_18_4_1_U417 add_ln12_313_fu_24426_p2 add_ln12_314_fu_24436_p2 add_ln12_315_fu_25778_p2 add_ln12_316_fu_25788_p2 add_ln12_317_fu_25798_p2 mac_muladd_9s_9s_18s_18_4_1_U418 mac_muladd_9s_9s_18s_18_4_1_U419 add_ln12_320_fu_24448_p2 mac_muladd_9s_9s_18s_18_4_1_U420 mac_muladd_9s_9s_18s_18_4_1_U421 add_ln12_323_fu_24464_p2 add_ln12_324_fu_24474_p2 mac_muladd_9s_9s_18s_18_4_1_U422 mac_muladd_9s_9s_18s_18_4_1_U423 add_ln12_327_fu_24486_p2 mac_muladd_9s_9s_18s_18_4_1_U424 mac_muladd_9s_9s_18s_18_4_1_U425 add_ln12_330_fu_24502_p2 add_ln12_331_fu_24512_p2 add_ln12_332_fu_25810_p2 mac_muladd_9s_9s_18s_18_4_1_U426 mac_muladd_9s_9s_18s_18_4_1_U427 add_ln12_335_fu_24524_p2 mac_muladd_9s_9s_18s_18_4_1_U428 mac_muladd_9s_9s_18s_18_4_1_U429 add_ln12_338_fu_24540_p2 add_ln12_339_fu_24550_p2 mac_muladd_9s_9s_18s_18_4_1_U430 mac_muladd_9s_9s_18s_18_4_1_U431 add_ln12_342_fu_24562_p2 mac_muladd_9s_9s_18s_18_4_1_U432 mac_muladd_9s_9s_18s_18_4_1_U433 add_ln12_345_fu_24578_p2 add_ln12_346_fu_24588_p2 add_ln12_347_fu_25826_p2 add_ln12_348_fu_25836_p2 mac_muladd_9s_9s_18s_18_4_1_U434 mac_muladd_9s_9s_18s_18_4_1_U435 add_ln12_351_fu_24600_p2 mac_muladd_9s_9s_18s_18_4_1_U436 mac_muladd_9s_9s_18s_18_4_1_U437 add_ln12_354_fu_24616_p2 add_ln12_355_fu_24626_p2 mac_muladd_9s_9s_18s_18_4_1_U438 mac_muladd_9s_9s_18s_18_4_1_U439 add_ln12_358_fu_24638_p2 mac_muladd_9s_9s_18s_18_4_1_U440 mac_muladd_9s_9s_18s_18_4_1_U441 add_ln12_361_fu_24654_p2 add_ln12_362_fu_24664_p2 add_ln12_363_fu_25852_p2 mac_muladd_9s_9s_18s_18_4_1_U442 mac_muladd_9s_9s_18s_18_4_1_U443 add_ln12_366_fu_24676_p2 mac_muladd_9s_9s_18s_18_4_1_U444 mac_muladd_9s_9s_18s_18_4_1_U445 add_ln12_369_fu_24692_p2 add_ln12_370_fu_24702_p2 mac_muladd_9s_9s_18s_18_4_1_U446 mac_muladd_9s_9s_18s_18_4_1_U447 add_ln12_373_fu_24714_p2 mac_muladd_9s_9s_18s_18_4_1_U448 mac_muladd_9s_9s_18s_18_4_1_U449 add_ln12_376_fu_24730_p2 add_ln12_377_fu_24740_p2 add_ln12_378_fu_25868_p2 add_ln12_379_fu_25878_p2 add_ln12_380_fu_25888_p2 add_ln12_381_fu_26122_p2 mac_muladd_9s_9s_18s_18_4_1_U450 mac_muladd_9s_9s_18s_18_4_1_U451 add_ln12_384_fu_24752_p2 mac_muladd_9s_9s_18s_18_4_1_U452 mac_muladd_9s_9s_18s_18_4_1_U453 add_ln12_387_fu_24768_p2 add_ln12_388_fu_24778_p2 mac_muladd_9s_9s_18s_18_4_1_U454 mac_muladd_9s_9s_18s_18_4_1_U455 add_ln12_391_fu_24790_p2 mac_muladd_9s_9s_18s_18_4_1_U456 mac_muladd_9s_9s_18s_18_4_1_U457 add_ln12_394_fu_24806_p2 add_ln12_395_fu_24816_p2 add_ln12_396_fu_25900_p2 mac_muladd_9s_9s_18s_18_4_1_U458 mac_muladd_9s_9s_18s_18_4_1_U459 add_ln12_399_fu_24828_p2 mac_muladd_9s_9s_18s_18_4_1_U460 mac_muladd_9s_9s_18s_18_4_1_U461 add_ln12_402_fu_24844_p2 add_ln12_403_fu_24854_p2 mac_muladd_9s_9s_18s_18_4_1_U462 mac_muladd_9s_9s_18s_18_4_1_U463 add_ln12_406_fu_24866_p2 mac_muladd_9s_9s_18s_18_4_1_U464 mac_muladd_9s_9s_18s_18_4_1_U465 add_ln12_409_fu_24882_p2 add_ln12_410_fu_24892_p2 add_ln12_411_fu_25916_p2 add_ln12_412_fu_25926_p2 mac_muladd_9s_9s_18s_18_4_1_U466 mac_muladd_9s_9s_18s_18_4_1_U467 add_ln12_415_fu_24904_p2 mac_muladd_9s_9s_18s_18_4_1_U468 mac_muladd_9s_9s_18s_18_4_1_U469 add_ln12_418_fu_24920_p2 add_ln12_419_fu_24930_p2 mac_muladd_9s_9s_18s_18_4_1_U470 mac_muladd_9s_9s_18s_18_4_1_U471 add_ln12_422_fu_24942_p2 mac_muladd_9s_9s_18s_18_4_1_U472 mac_muladd_9s_9s_18s_18_4_1_U473 add_ln12_425_fu_24958_p2 add_ln12_426_fu_24968_p2 add_ln12_427_fu_25942_p2 mac_muladd_9s_9s_18s_18_4_1_U474 mac_muladd_9s_9s_18s_18_4_1_U475 add_ln12_430_fu_24980_p2 mac_muladd_9s_9s_18s_18_4_1_U476 mac_muladd_9s_9s_18s_18_4_1_U477 add_ln12_433_fu_24996_p2 add_ln12_434_fu_25006_p2 mac_muladd_9s_9s_18s_18_4_1_U478 mac_muladd_9s_9s_18s_18_4_1_U479 add_ln12_437_fu_25018_p2 mac_muladd_9s_9s_18s_18_4_1_U480 mac_muladd_9s_9s_18s_18_4_1_U481 add_ln12_440_fu_25034_p2 add_ln12_441_fu_25044_p2 add_ln12_442_fu_25958_p2 add_ln12_443_fu_25968_p2 add_ln12_444_fu_25978_p2 mac_muladd_9s_9s_18s_18_4_1_U482 mac_muladd_9s_9s_18s_18_4_1_U483 add_ln12_447_fu_25056_p2 mac_muladd_9s_9s_18s_18_4_1_U484 mac_muladd_9s_9s_18s_18_4_1_U485 add_ln12_450_fu_25072_p2 add_ln12_451_fu_25082_p2 mac_muladd_9s_9s_18s_18_4_1_U486 mac_muladd_9s_9s_18s_18_4_1_U487 add_ln12_454_fu_25094_p2 mac_muladd_9s_9s_18s_18_4_1_U488 mac_muladd_9s_9s_18s_18_4_1_U489 add_ln12_457_fu_25110_p2 add_ln12_458_fu_25120_p2 add_ln12_459_fu_25990_p2 mac_muladd_9s_9s_18s_18_4_1_U490 mac_muladd_9s_9s_18s_18_4_1_U491 add_ln12_462_fu_25132_p2 mac_muladd_9s_9s_18s_18_4_1_U492 mac_muladd_9s_9s_18s_18_4_1_U493 add_ln12_465_fu_25148_p2 add_ln12_466_fu_25158_p2 mac_muladd_9s_9s_18s_18_4_1_U494 mac_muladd_9s_9s_18s_18_4_1_U495 add_ln12_469_fu_25170_p2 mac_muladd_9s_9s_18s_18_4_1_U496 mac_muladd_9s_9s_18s_18_4_1_U497 add_ln12_472_fu_25186_p2 add_ln12_473_fu_25196_p2 add_ln12_474_fu_26006_p2 add_ln12_475_fu_26016_p2 mac_muladd_9s_9s_18s_18_4_1_U498 mac_muladd_9s_9s_18s_18_4_1_U499 add_ln12_478_fu_25208_p2 mac_muladd_9s_9s_18s_18_4_1_U500 mac_muladd_9s_9s_18s_18_4_1_U501 add_ln12_481_fu_25224_p2 add_ln12_482_fu_25234_p2 mac_muladd_9s_9s_18s_18_4_1_U502 mac_muladd_9s_9s_18s_18_4_1_U503 add_ln12_485_fu_25246_p2 mac_muladd_9s_9s_18s_18_4_1_U504 mac_muladd_9s_9s_18s_18_4_1_U505 add_ln12_488_fu_25262_p2 add_ln12_489_fu_25272_p2 add_ln12_490_fu_26032_p2 mac_muladd_9s_9s_18s_18_4_1_U506 mac_muladd_9s_9s_18s_18_4_1_U507 add_ln12_493_fu_25284_p2 mac_muladd_9s_9s_18s_18_4_1_U508 mac_muladd_9s_9s_18s_18_4_1_U509 add_ln12_496_fu_25300_p2 add_ln12_497_fu_25310_p2 mac_muladd_9s_9s_18s_18_4_1_U510 mac_muladd_9s_9s_18s_18_4_1_U511 add_ln12_500_fu_25322_p2 mac_muladd_9s_9s_18s_18_4_1_U512 mac_muladd_9s_9s_18s_18_4_1_U513 add_ln12_503_fu_25338_p2 add_ln12_504_fu_25348_p2 add_ln12_505_fu_26048_p2 add_ln12_506_fu_26058_p2 add_ln12_507_fu_26068_p2 add_ln12_508_fu_26138_p2 add_ln12_509_fu_26148_p2 add_ln12_510_fu_26158_p2 result_1_fu_26167_p2 add_ln9_fu_2187_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>sqrt_fixed_32_32_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.007</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8</Best-caseLatency>
                    <Average-caseLatency>8</Average-caseLatency>
                    <Worst-caseLatency>8</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>80.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>9</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>643</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>1368</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>eucHW</Name>
            <Loops>
                <sumLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.272</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.190 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.190 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sumLoop>
                        <Name>sumLoop</Name>
                        <TripCount>2</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </sumLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>256</DSP>
                    <AVAIL_DSP>40</AVAIL_DSP>
                    <UTIL_DSP>640</UTIL_DSP>
                    <FF>6799</FF>
                    <AVAIL_FF>16000</AVAIL_FF>
                    <UTIL_FF>42</UTIL_FF>
                    <LUT>29638</LUT>
                    <AVAIL_LUT>8000</AVAIL_LUT>
                    <UTIL_LUT>370</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>40</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_fu_2214_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_1_fu_2248_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U258" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_2_fu_2286_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U3" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_3_fu_2320_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U259" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_4_fu_2358_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U4" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_5_fu_2392_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U260" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_6_fu_2430_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U5" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_7_fu_2464_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U261" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_8_fu_2502_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U6" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_9_fu_2536_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U262" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_10_fu_2574_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U7" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_11_fu_2608_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U263" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_12_fu_2646_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U8" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_13_fu_2680_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U264" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_14_fu_2718_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U9" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_15_fu_2752_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U265" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_16_fu_2790_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U10" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_17_fu_2824_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U266" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_18_fu_2862_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U11" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_19_fu_2896_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U267" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_20_fu_2934_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U12" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_21_fu_2968_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U268" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_22_fu_3006_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U13" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_23_fu_3040_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U269" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_24_fu_3078_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U14" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_25_fu_3112_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U270" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_26_fu_3150_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U15" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_27_fu_3184_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U271" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_28_fu_3222_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U16" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_29_fu_3256_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U272" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_30_fu_3294_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U17" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_31_fu_3328_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U273" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_32_fu_3366_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U18" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_33_fu_3400_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U274" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_34_fu_3438_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U19" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_35_fu_3472_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U275" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_36_fu_3510_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U20" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_37_fu_3544_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U276" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_38_fu_3582_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U21" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_39_fu_3616_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U277" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_40_fu_3654_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U22" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_41_fu_3688_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U278" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_42_fu_3726_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U23" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_43_fu_3760_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U279" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_44_fu_3798_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U24" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_45_fu_3832_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U280" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_46_fu_3870_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U25" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_47_fu_3904_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U281" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_48_fu_3942_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U26" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_49_fu_3976_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U282" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_50_fu_4014_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U27" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_51_fu_4048_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U283" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_52_fu_4086_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U28" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_53_fu_4120_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U284" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_54_fu_4158_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U29" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_55_fu_4192_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U285" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_56_fu_4230_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U30" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_57_fu_4264_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U286" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_58_fu_4302_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U31" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_59_fu_4336_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U287" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_60_fu_4374_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U32" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_61_fu_4408_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U288" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_62_fu_4446_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U33" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_63_fu_4480_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U289" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_64_fu_4518_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U34" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_65_fu_4552_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U290" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_66_fu_4590_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U35" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_67_fu_4624_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U291" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_68_fu_4662_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U36" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_69_fu_4696_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U292" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_70_fu_4734_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U37" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_71_fu_4768_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U293" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_72_fu_4806_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U38" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_73_fu_4840_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U294" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_74_fu_4878_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U39" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_75_fu_4912_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U295" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_76_fu_4950_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U40" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_77_fu_4984_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U296" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_78_fu_5022_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U41" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_79_fu_5056_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U297" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_80_fu_5094_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U42" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_81_fu_5128_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U298" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_82_fu_5166_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U43" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_83_fu_5200_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U299" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_84_fu_5238_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U44" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_85_fu_5272_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U300" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_86_fu_5310_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U45" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_87_fu_5344_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U301" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_88_fu_5382_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U46" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_89_fu_5416_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U302" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_90_fu_5454_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U47" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_91_fu_5488_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U303" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_92_fu_5526_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U48" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_93_fu_5560_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U304" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_94_fu_5598_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U49" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_95_fu_5632_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U305" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_96_fu_5670_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U50" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_97_fu_5704_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U306" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_98_fu_5742_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U51" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_99_fu_5776_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U307" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_100_fu_5814_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U52" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_101_fu_5848_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U308" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_102_fu_5886_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U53" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_103_fu_5920_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U309" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_104_fu_5958_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U54" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_105_fu_5992_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U310" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_106_fu_6030_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U55" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_107_fu_6064_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U311" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_108_fu_6102_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U56" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_109_fu_6136_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U312" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_110_fu_6174_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U57" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_111_fu_6208_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U313" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_112_fu_6246_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U58" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_113_fu_6280_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U314" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_114_fu_6318_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U59" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_115_fu_6352_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U315" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_116_fu_6390_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U60" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_117_fu_6424_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U316" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_118_fu_6462_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U61" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_119_fu_6496_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U317" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_120_fu_6534_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U62" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_121_fu_6568_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U318" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_122_fu_6606_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U63" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_123_fu_6640_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U319" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_124_fu_6678_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U64" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_125_fu_6712_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U320" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_126_fu_6750_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U65" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_127_fu_6784_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U321" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_128_fu_6822_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U66" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_129_fu_6856_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U322" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_130_fu_6894_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U67" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_131_fu_6928_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U323" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_132_fu_6966_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U68" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_133_fu_7000_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U324" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_134_fu_7038_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U69" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_135_fu_7072_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U325" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_136_fu_7110_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U70" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_137_fu_7144_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U326" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_138_fu_7182_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U71" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_139_fu_7216_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U327" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_140_fu_7254_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U72" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_141_fu_7288_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U328" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_142_fu_7326_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U73" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_143_fu_7360_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U329" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_144_fu_7398_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U74" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_145_fu_7432_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U330" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_146_fu_7470_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U75" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_147_fu_7504_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U331" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_148_fu_7542_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U76" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_149_fu_7576_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U332" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_150_fu_7614_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U77" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_151_fu_7648_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U333" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_152_fu_7686_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U78" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_153_fu_7720_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U334" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_154_fu_7758_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U79" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_155_fu_7792_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U335" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_156_fu_7830_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U80" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_157_fu_7864_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_157"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U336" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_157"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_158_fu_7902_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_158"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U81" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_158"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_159_fu_7936_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_159"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U337" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_159"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_160_fu_7974_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U82" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_161_fu_8008_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_161"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U338" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_161"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_162_fu_8046_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_162"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U83" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_162"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_163_fu_8080_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U339" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_164_fu_8118_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U84" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_165_fu_8152_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_165"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U340" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_165"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_166_fu_8190_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U85" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_167_fu_8224_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U341" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_168_fu_8262_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U86" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_169_fu_8296_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U342" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_170_fu_8334_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_170"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U87" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_170"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_171_fu_8368_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U343" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_172_fu_8406_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U88" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_173_fu_8440_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_173"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U344" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_173"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_174_fu_8478_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_174"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U89" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_174"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_175_fu_8512_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_175"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U345" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_175"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_176_fu_8550_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U90" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_177_fu_8584_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_177"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U346" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_177"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_178_fu_8622_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U91" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_179_fu_8656_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_179"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U347" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_179"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_180_fu_8694_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_180"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U92" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_180"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_181_fu_8728_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U348" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_182_fu_8766_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_182"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U93" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_182"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_183_fu_8800_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U349" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_184_fu_8838_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U94" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_185_fu_8872_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U350" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_186_fu_8910_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_186"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U95" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_186"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_187_fu_8944_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U351" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_188_fu_8982_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U96" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_189_fu_9016_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U352" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_190_fu_9054_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_190"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U97" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_190"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_191_fu_9088_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U353" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_192_fu_9126_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U98" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_193_fu_9160_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U354" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_194_fu_9198_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U99" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_195_fu_9232_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U355" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_196_fu_9270_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_196"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U100" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_196"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_197_fu_9304_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_197"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U356" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_197"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_198_fu_9342_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U101" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_199_fu_9376_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U357" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_200_fu_9414_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_200"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U102" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_200"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_201_fu_9448_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U358" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_202_fu_9486_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U103" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_203_fu_9520_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U359" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_204_fu_9558_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U104" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_205_fu_9592_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U360" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_206_fu_9630_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U105" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_207_fu_9664_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U361" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_208_fu_9702_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U106" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_209_fu_9736_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U362" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_210_fu_9774_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U107" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_211_fu_9808_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U363" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_212_fu_9846_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U108" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_213_fu_9880_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U364" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_214_fu_9918_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U109" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_215_fu_9952_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U365" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_216_fu_9990_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U110" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_217_fu_10024_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U366" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_218_fu_10062_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U111" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_219_fu_10096_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U367" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_220_fu_10134_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U112" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_221_fu_10168_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U368" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_222_fu_10206_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U113" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_223_fu_10240_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U369" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_224_fu_10278_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U114" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_225_fu_10312_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U370" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_226_fu_10350_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U115" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_227_fu_10384_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U371" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_228_fu_10422_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U116" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_229_fu_10456_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U372" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_230_fu_10494_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U117" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_231_fu_10528_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U373" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_232_fu_10566_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U118" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_233_fu_10600_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U374" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_234_fu_10638_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U119" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_235_fu_10672_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U375" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_236_fu_10710_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U120" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_237_fu_10744_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U376" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_238_fu_10782_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U121" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_239_fu_10816_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U377" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_240_fu_10854_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U122" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_241_fu_10888_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U378" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_242_fu_10926_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U123" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_243_fu_10960_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U379" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_244_fu_10998_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U124" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_245_fu_11032_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U380" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_246_fu_11070_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U125" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_247_fu_11104_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U381" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_248_fu_11142_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U126" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_249_fu_11176_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U382" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_250_fu_11214_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U127" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_251_fu_11248_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U383" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_252_fu_11286_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U128" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_253_fu_11320_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U384" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_254_fu_11358_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U129" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_255_fu_11392_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U385" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_256_fu_11430_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U130" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_257_fu_11464_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_257"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U386" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_257"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_258_fu_11502_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U131" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_259_fu_11536_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_259"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U387" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_259"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_260_fu_11574_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U132" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_261_fu_11608_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_261"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U388" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_261"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_262_fu_11646_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_262"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U133" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_262"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_263_fu_11680_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_263"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U389" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_263"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_264_fu_11718_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U134" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_265_fu_11752_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_265"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U390" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_265"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_266_fu_11790_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_266"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U135" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_266"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_267_fu_11824_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U391" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_268_fu_11862_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U136" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_269_fu_11896_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U392" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_270_fu_11934_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_270"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U137" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_270"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_271_fu_11968_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_271"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U393" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_271"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_272_fu_12006_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_272"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U138" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_272"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_273_fu_12040_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_273"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U394" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_273"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_274_fu_12078_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_274"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U139" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_274"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_275_fu_12112_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_275"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U395" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_275"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_276_fu_12150_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U140" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_277_fu_12184_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_277"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U396" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_277"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_278_fu_12222_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_278"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U141" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_278"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_279_fu_12256_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_279"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U397" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_279"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_280_fu_12294_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U142" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_281_fu_12328_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_281"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U398" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_281"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_282_fu_12366_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_282"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U143" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_282"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_283_fu_12400_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_283"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U399" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_283"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_284_fu_12438_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_284"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U144" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_284"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_285_fu_12472_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_285"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U400" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_285"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_286_fu_12510_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_286"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U145" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_286"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_287_fu_12544_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_287"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U401" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_287"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_288_fu_12582_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_288"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U146" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_288"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_289_fu_12616_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_289"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U402" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_289"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_290_fu_12654_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_290"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U147" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_290"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_291_fu_12688_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_291"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U403" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_291"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_292_fu_12726_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U148" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_293_fu_12760_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_293"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U404" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_293"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_294_fu_12798_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_294"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U149" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_294"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_295_fu_12832_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_295"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U405" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_295"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_296_fu_12870_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_296"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U150" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_296"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_297_fu_12904_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_297"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U406" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_297"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_298_fu_12942_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_298"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U151" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_298"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_299_fu_12976_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_299"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U407" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_299"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_300_fu_13014_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_300"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U152" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_300"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_301_fu_13048_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U408" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_302_fu_13086_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_302"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U153" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_302"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_303_fu_13120_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_303"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U409" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_303"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_304_fu_13158_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_304"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U154" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_304"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_305_fu_13192_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_305"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U410" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_305"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_306_fu_13230_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_306"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U155" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_306"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_307_fu_13264_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_307"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U411" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_307"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_308_fu_13302_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_308"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U156" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_308"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_309_fu_13336_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_309"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U412" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_309"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_310_fu_13374_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U157" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_311_fu_13408_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U413" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_312_fu_13446_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_312"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U158" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_312"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_313_fu_13480_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_313"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U414" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_313"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_314_fu_13518_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_314"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U159" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_314"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_315_fu_13552_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U415" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_316_fu_13590_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_316"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U160" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_316"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_317_fu_13624_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_317"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U416" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_317"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_318_fu_13662_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_318"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U161" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_318"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_319_fu_13696_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_319"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U417" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_319"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_320_fu_13734_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_320"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U162" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_320"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_321_fu_13768_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U418" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_322_fu_13806_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_322"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U163" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_322"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_323_fu_13840_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_323"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U419" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_323"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_324_fu_13878_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U164" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_325_fu_13912_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_325"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U420" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_325"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_326_fu_13950_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_326"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U165" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_326"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_327_fu_13984_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_327"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U421" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_327"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_328_fu_14022_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U166" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_329_fu_14056_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_329"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U422" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_329"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_330_fu_14094_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U167" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_331_fu_14128_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_331"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U423" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_331"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_332_fu_14166_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U168" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_333_fu_14200_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_333"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U424" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_333"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_334_fu_14238_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_334"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U169" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_334"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_335_fu_14272_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_335"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U425" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_335"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_336_fu_14310_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U170" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_337_fu_14344_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U426" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_338_fu_14382_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_338"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U171" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_338"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_339_fu_14416_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_339"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U427" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_339"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_340_fu_14454_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U172" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_341_fu_14488_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_341"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U428" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_341"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_342_fu_14526_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_342"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U173" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_342"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_343_fu_14560_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_343"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U429" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_343"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_344_fu_14598_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_344"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U174" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_344"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_345_fu_14632_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U430" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_346_fu_14670_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_346"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U175" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_346"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_347_fu_14704_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_347"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U431" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_347"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_348_fu_14742_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_348"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U176" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_348"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_349_fu_14776_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_349"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U432" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_349"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_350_fu_14814_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_350"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U177" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_350"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_351_fu_14848_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_351"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U433" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_351"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_352_fu_14886_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_352"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U178" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_352"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_353_fu_14920_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U434" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_354_fu_14958_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U179" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_355_fu_14992_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U435" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_356_fu_15030_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_356"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U180" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_356"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_357_fu_15064_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_357"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U436" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_357"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_358_fu_15102_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_358"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U181" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_358"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_359_fu_15136_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U437" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_360_fu_15174_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U182" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_361_fu_15208_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U438" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_362_fu_15246_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_362"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U183" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_362"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_363_fu_15280_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_363"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U439" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_363"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_364_fu_15318_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_364"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U184" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_364"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_365_fu_15352_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U440" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_366_fu_15390_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_366"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U185" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_366"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_367_fu_15424_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U441" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_368_fu_15462_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_368"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U186" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_368"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_369_fu_15496_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U442" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_370_fu_15534_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_370"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U187" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_370"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_371_fu_15568_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U443" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_372_fu_15606_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_372"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U188" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_372"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_373_fu_15640_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U444" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_374_fu_15678_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_374"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U189" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_374"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_375_fu_15712_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U445" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_376_fu_15750_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U190" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_377_fu_15784_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_377"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U446" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_377"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_378_fu_15822_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_378"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U191" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_378"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_379_fu_15856_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U447" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_380_fu_15894_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_380"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U192" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_380"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_381_fu_15928_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_381"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U448" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_381"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_382_fu_15966_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_382"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U193" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_382"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_383_fu_16000_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_383"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U449" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_383"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_384_fu_16038_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_384"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U194" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_384"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_385_fu_16072_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_385"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U450" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_385"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_386_fu_16110_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_386"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U195" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_386"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_387_fu_16144_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_387"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U451" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_387"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_388_fu_16182_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_388"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U196" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_388"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_389_fu_16216_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_389"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U452" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_389"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_390_fu_16254_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U197" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_391_fu_16288_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_391"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U453" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_391"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_392_fu_16326_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_392"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U198" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_392"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_393_fu_16360_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_393"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U454" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_393"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_394_fu_16398_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_394"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U199" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_394"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_395_fu_16432_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_395"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U455" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_395"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_396_fu_16470_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U200" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_397_fu_16504_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_397"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U456" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_397"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_398_fu_16542_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_398"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U201" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_398"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_399_fu_16576_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_399"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U457" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_399"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_400_fu_16614_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_400"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U202" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_400"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_401_fu_16648_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_401"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U458" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_401"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_402_fu_16686_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_402"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U203" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_402"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_403_fu_16720_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_403"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U459" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_403"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_404_fu_16758_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_404"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U204" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_404"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_405_fu_16792_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_405"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U460" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_405"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_406_fu_16830_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_406"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U205" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_406"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_407_fu_16864_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_407"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U461" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_407"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_408_fu_16902_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_408"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U206" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_408"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_409_fu_16936_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_409"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U462" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_409"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_410_fu_16974_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_410"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U207" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_410"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_411_fu_17008_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_411"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U463" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_411"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_412_fu_17046_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_412"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U208" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_412"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_413_fu_17080_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_413"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U464" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_413"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_414_fu_17118_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_414"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U209" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_414"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_415_fu_17152_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U465" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_416_fu_17190_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_416"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U210" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_416"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_417_fu_17224_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_417"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U466" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_417"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_418_fu_17262_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_418"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U211" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_418"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_419_fu_17296_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_419"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U467" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_419"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_420_fu_17334_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_420"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U212" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_420"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_421_fu_17368_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_421"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U468" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_421"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_422_fu_17406_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_422"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U213" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_422"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_423_fu_17440_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_423"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U469" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_423"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_424_fu_17478_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_424"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U214" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_424"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_425_fu_17512_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_425"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U470" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_425"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_426_fu_17550_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_426"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U215" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_426"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_427_fu_17584_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_427"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U471" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_427"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_428_fu_17622_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_428"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U216" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_428"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_429_fu_17656_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_429"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U472" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_429"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_430_fu_17694_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_430"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U217" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_430"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_431_fu_17728_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_431"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U473" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_431"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_432_fu_17766_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U218" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_433_fu_17800_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_433"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U474" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_433"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_434_fu_17838_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U219" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_435_fu_17872_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_435"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U475" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_435"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_436_fu_17910_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_436"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U220" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_436"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_437_fu_17944_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_437"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U476" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_437"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_438_fu_17982_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_438"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U221" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_438"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_439_fu_18016_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_439"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U477" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_439"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_440_fu_18054_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_440"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U222" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_440"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_441_fu_18088_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_441"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U478" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_441"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_442_fu_18126_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_442"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U223" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_442"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_443_fu_18160_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_443"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U479" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_443"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_444_fu_18198_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_444"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U224" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_444"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_445_fu_18232_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_445"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U480" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_445"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_446_fu_18270_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_446"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U225" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_446"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_447_fu_18304_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_447"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U481" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_447"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_448_fu_18342_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_448"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U226" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_448"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_449_fu_18376_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_449"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U482" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_449"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_450_fu_18414_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_450"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U227" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_450"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_451_fu_18448_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_451"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U483" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_451"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_452_fu_18486_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_452"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U228" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_452"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_453_fu_18520_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_453"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U484" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_453"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_454_fu_18558_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_454"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U229" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_454"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_455_fu_18592_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_455"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U485" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_455"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_456_fu_18630_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U230" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_457_fu_18664_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_457"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U486" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_457"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_458_fu_18702_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_458"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U231" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_458"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_459_fu_18736_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_459"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U487" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_459"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_460_fu_18774_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_460"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U232" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_460"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_461_fu_18808_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_461"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U488" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_461"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_462_fu_18846_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_462"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U233" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_462"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_463_fu_18880_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_463"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U489" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_463"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_464_fu_18918_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U234" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_465_fu_18952_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_465"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U490" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_465"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_466_fu_18990_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_466"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U235" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_466"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_467_fu_19024_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_467"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U491" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_467"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_468_fu_19062_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_468"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U236" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_468"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_469_fu_19096_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_469"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U492" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_469"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_470_fu_19134_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_470"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U237" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_470"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_471_fu_19168_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U493" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_472_fu_19206_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_472"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U238" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_472"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_473_fu_19240_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_473"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U494" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_473"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_474_fu_19278_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_474"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U239" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_474"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_475_fu_19312_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_475"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U495" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_475"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_476_fu_19350_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_476"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U240" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_476"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_477_fu_19384_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_477"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U496" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_477"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_478_fu_19422_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_478"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U241" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_478"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_479_fu_19456_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_479"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U497" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_479"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_480_fu_19494_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_480"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U242" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_480"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_481_fu_19528_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_481"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U498" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_481"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_482_fu_19566_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_482"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U243" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_482"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_483_fu_19600_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_483"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U499" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_483"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_484_fu_19638_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_484"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U244" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_484"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_485_fu_19672_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_485"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U500" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_485"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_486_fu_19710_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_486"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U245" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_486"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_487_fu_19744_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_487"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U501" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_487"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_488_fu_19782_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_488"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U246" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_488"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_489_fu_19816_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_489"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U502" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_489"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_490_fu_19854_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_490"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U247" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_490"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_491_fu_19888_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_491"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U503" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_491"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_492_fu_19926_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_492"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U248" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_492"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_493_fu_19960_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_493"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U504" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_493"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_494_fu_19998_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_494"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U249" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_494"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_495_fu_20032_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_495"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U505" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_495"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_496_fu_20070_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_496"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U250" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_496"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_497_fu_20104_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_497"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U506" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_497"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_498_fu_20142_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U251" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_499_fu_20176_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_499"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U507" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_499"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_500_fu_20214_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_500"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U252" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_500"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_501_fu_20248_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_501"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U508" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_501"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_502_fu_20286_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_502"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U253" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_502"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_503_fu_20320_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_503"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U509" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_503"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_504_fu_20358_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U254" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_505_fu_20392_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_505"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U510" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_505"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_506_fu_20430_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_506"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U255" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_506"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_507_fu_20464_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U511" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_508_fu_20502_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_508"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U256" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_508"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_509_fu_20536_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_509"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U512" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_509"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_510_fu_20574_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_510"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_18_1_1_U257" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_510"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln12_511_fu_20608_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="sub_ln12_511"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U513" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="mul_ln12_511"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U258" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U259" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_2_fu_22928_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U260" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U261" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_5_fu_22944_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_6_fu_22954_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U262" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U263" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_9_fu_22966_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U264" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U265" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_12_fu_22982_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_13_fu_22992_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_14_fu_25360_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U266" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U267" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_17_fu_23004_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U268" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U269" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_20_fu_23020_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_21_fu_23030_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U270" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U271" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_24_fu_23042_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U272" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U273" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_27_fu_23058_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_28_fu_23068_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_29_fu_25376_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_30_fu_25386_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U274" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U275" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_33_fu_23080_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U276" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U277" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_36_fu_23096_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_37_fu_23106_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U278" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U279" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_40_fu_23118_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U280" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U281" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_43_fu_23134_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_44_fu_23144_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_45_fu_25402_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U282" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U283" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_48_fu_23156_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U284" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U285" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_51_fu_23172_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_52_fu_23182_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U286" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U287" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_55_fu_23194_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U288" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U289" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_58_fu_23210_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_59_fu_23220_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_60_fu_25418_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_61_fu_25428_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_62_fu_25438_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U290" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U291" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_65_fu_23232_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U292" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U293" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_68_fu_23248_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_69_fu_23258_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U294" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U295" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_72_fu_23270_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U296" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U297" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_75_fu_23286_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_76_fu_23296_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_77_fu_25450_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U298" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U299" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_80_fu_23308_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U300" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U301" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_83_fu_23324_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_84_fu_23334_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U302" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U303" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_87_fu_23346_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U304" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U305" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_90_fu_23362_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_91_fu_23372_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_92_fu_25466_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_93_fu_25476_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U306" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U307" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_96_fu_23384_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U308" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U309" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_99_fu_23400_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_100_fu_23410_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U310" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U311" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_103_fu_23422_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U312" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U313" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_106_fu_23438_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_107_fu_23448_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_108_fu_25492_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U314" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U315" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_111_fu_23460_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U316" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U317" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_114_fu_23476_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_115_fu_23486_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U318" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U319" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_118_fu_23498_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U320" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U321" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_121_fu_23514_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_122_fu_23524_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_123_fu_25508_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_124_fu_25518_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_125_fu_25528_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_126_fu_26080_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U322" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U323" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_129_fu_23536_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U324" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U325" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_132_fu_23552_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_133_fu_23562_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U326" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U327" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_136_fu_23574_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U328" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U329" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_139_fu_23590_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_140_fu_23600_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_141_fu_25540_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U330" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U331" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_144_fu_23612_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U332" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U333" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_147_fu_23628_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_148_fu_23638_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U334" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U335" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_151_fu_23650_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U336" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U337" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_154_fu_23666_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_155_fu_23676_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_156_fu_25556_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_157_fu_25566_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_157"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U338" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_158"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U339" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_159"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_160_fu_23688_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_160"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U340" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_161"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U341" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_162"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_163_fu_23704_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_163"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_164_fu_23714_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_164"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U342" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_165"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U343" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_166"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_167_fu_23726_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_167"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U344" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_168"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U345" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_170_fu_23742_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_170"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_171_fu_23752_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_172_fu_25582_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_172"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U346" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_173"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U347" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_174"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_175_fu_23764_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_175"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U348" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_176"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U349" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_177"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_178_fu_23780_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_179_fu_23790_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_179"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U350" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_180"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U351" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_182_fu_23802_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_182"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U352" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U353" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_184"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_185_fu_23818_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_186_fu_23828_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_186"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_187_fu_25598_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_187"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_188_fu_25608_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_188"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_189_fu_25618_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U354" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_190"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U355" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_191"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_192_fu_23840_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_192"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U356" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_193"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U357" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_194"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_195_fu_23856_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_195"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_196_fu_23866_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_196"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U358" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_197"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U359" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_198"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_199_fu_23878_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_199"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U360" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_200"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U361" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_202_fu_23894_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_203_fu_23904_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_203"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_204_fu_25630_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_204"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U362" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_205"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U363" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_206"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_207_fu_23916_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_207"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U364" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_208"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U365" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_209"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_210_fu_23932_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_210"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_211_fu_23942_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_211"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U366" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_212"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U367" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_213"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_214_fu_23954_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_214"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U368" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_215"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U369" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_216"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_217_fu_23970_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_217"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_218_fu_23980_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_218"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_219_fu_25646_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_219"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_220_fu_25656_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_220"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U370" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_221"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U371" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_222"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_223_fu_23992_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_223"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U372" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U373" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_225"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_226_fu_24008_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_226"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_227_fu_24018_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_227"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U374" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_228"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U375" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_229"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_230_fu_24030_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_230"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U376" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_231"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U377" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_232"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_233_fu_24046_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_233"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_234_fu_24056_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_234"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_235_fu_25672_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_235"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U378" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_236"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U379" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_237"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_238_fu_24068_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_238"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U380" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U381" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_240"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_241_fu_24084_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_241"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_242_fu_24094_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_242"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U382" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_243"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U383" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_244"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_245_fu_24106_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U384" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_246"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U385" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_247"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_248_fu_24122_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_248"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_249_fu_24132_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_249"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_250_fu_25688_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_250"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_251_fu_25698_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_251"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_252_fu_25708_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_252"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_253_fu_26096_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_253"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_254_fu_26106_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U386" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_255"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U387" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_256"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_257_fu_24144_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_257"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U388" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_258"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U389" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_259"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_260_fu_24160_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_260"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_261_fu_24170_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_261"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U390" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_262"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U391" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_263"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_264_fu_24182_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_264"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U392" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_265"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U393" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_266"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_267_fu_24198_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_268_fu_24208_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_268"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_269_fu_25720_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_269"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U394" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_270"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U395" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_271"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_272_fu_24220_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_272"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U396" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_273"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U397" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_274"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_275_fu_24236_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_275"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_276_fu_24246_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U398" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_277"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U399" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_278"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_279_fu_24258_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_279"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U400" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_280"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U401" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_281"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_282_fu_24274_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_282"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_283_fu_24284_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_283"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_284_fu_25736_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_284"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_285_fu_25746_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_285"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U402" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_286"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U403" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_287"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_288_fu_24296_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_288"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U404" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_289"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U405" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_290"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_291_fu_24312_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_291"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_292_fu_24322_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_292"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U406" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_293"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U407" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_294"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_295_fu_24334_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_295"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U408" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_296"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U409" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_297"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_298_fu_24350_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_298"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_299_fu_24360_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_299"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_300_fu_25762_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_300"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U410" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_301"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U411" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_302"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_303_fu_24372_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_303"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U412" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_304"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U413" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_305"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_306_fu_24388_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_306"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_307_fu_24398_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_307"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U414" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_308"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U415" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_309"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_310_fu_24410_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_310"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U416" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_311"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U417" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_312"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_313_fu_24426_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_313"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_314_fu_24436_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_314"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_315_fu_25778_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_316_fu_25788_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_316"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_317_fu_25798_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_317"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U418" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_318"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U419" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_319"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_320_fu_24448_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_320"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U420" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U421" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_322"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_323_fu_24464_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_323"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_324_fu_24474_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_324"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U422" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_325"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U423" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_326"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_327_fu_24486_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_327"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U424" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_328"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U425" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_329"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_330_fu_24502_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_331_fu_24512_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_331"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_332_fu_25810_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_332"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U426" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_333"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U427" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_334"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_335_fu_24524_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_335"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U428" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_336"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U429" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_338_fu_24540_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_338"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_339_fu_24550_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_339"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U430" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U431" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_341"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_342_fu_24562_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_342"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U432" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_343"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U433" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_344"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_345_fu_24578_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_345"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_346_fu_24588_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_346"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_347_fu_25826_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_347"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_348_fu_25836_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_348"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U434" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_349"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U435" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_350"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_351_fu_24600_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_351"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U436" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_352"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U437" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_354_fu_24616_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_355_fu_24626_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U438" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_356"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U439" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_357"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_358_fu_24638_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_358"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U440" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U441" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_361_fu_24654_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_362_fu_24664_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_362"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_363_fu_25852_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_363"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U442" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_364"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U443" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_366_fu_24676_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_366"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U444" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U445" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_368"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_369_fu_24692_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_369"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_370_fu_24702_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_370"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U446" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U447" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_372"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_373_fu_24714_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U448" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_374"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U449" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_375"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_376_fu_24730_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_376"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_377_fu_24740_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_377"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_378_fu_25868_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_378"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_379_fu_25878_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_379"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_380_fu_25888_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_380"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_381_fu_26122_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_381"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U450" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_382"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U451" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_383"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_384_fu_24752_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_384"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U452" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_385"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U453" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_386"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_387_fu_24768_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_387"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_388_fu_24778_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_388"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U454" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_389"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U455" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_390"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_391_fu_24790_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_391"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U456" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_392"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U457" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_393"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_394_fu_24806_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_394"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_395_fu_24816_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_395"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_396_fu_25900_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_396"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U458" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_397"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U459" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_398"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_399_fu_24828_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_399"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U460" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_400"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U461" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_401"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_402_fu_24844_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_402"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_403_fu_24854_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_403"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U462" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_404"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U463" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_405"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_406_fu_24866_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_406"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U464" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_407"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U465" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_408"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_409_fu_24882_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_409"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_410_fu_24892_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_410"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_411_fu_25916_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_411"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_412_fu_25926_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_412"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U466" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_413"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U467" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_414"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_415_fu_24904_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_415"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U468" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_416"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U469" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_417"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_418_fu_24920_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_418"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_419_fu_24930_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_419"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U470" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_420"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U471" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_421"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_422_fu_24942_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_422"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U472" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_423"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U473" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_424"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_425_fu_24958_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_425"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_426_fu_24968_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_426"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_427_fu_25942_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_427"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U474" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_428"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U475" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_429"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_430_fu_24980_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_430"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U476" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_431"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U477" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_433_fu_24996_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_433"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_434_fu_25006_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U478" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_435"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U479" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_436"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_437_fu_25018_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_437"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U480" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_438"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U481" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_439"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_440_fu_25034_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_440"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_441_fu_25044_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_441"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_442_fu_25958_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_442"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_443_fu_25968_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_443"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_444_fu_25978_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_444"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U482" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_445"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U483" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_446"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_447_fu_25056_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_447"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U484" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_448"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U485" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_449"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_450_fu_25072_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_450"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_451_fu_25082_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_451"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U486" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_452"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U487" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_453"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_454_fu_25094_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_454"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U488" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_455"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U489" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_456"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_457_fu_25110_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_457"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_458_fu_25120_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_458"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_459_fu_25990_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_459"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U490" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_460"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U491" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_461"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_462_fu_25132_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_462"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U492" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_463"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U493" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_464"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_465_fu_25148_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_465"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_466_fu_25158_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_466"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U494" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_467"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U495" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_468"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_469_fu_25170_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_469"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U496" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_470"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U497" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_471"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_472_fu_25186_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_472"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_473_fu_25196_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_473"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_474_fu_26006_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_474"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_475_fu_26016_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_475"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U498" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_476"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U499" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_477"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_478_fu_25208_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_478"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U500" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_479"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U501" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_480"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_481_fu_25224_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_481"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_482_fu_25234_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_482"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U502" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_483"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U503" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_484"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_485_fu_25246_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_485"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U504" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_486"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U505" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_487"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_488_fu_25262_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_488"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_489_fu_25272_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_489"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_490_fu_26032_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_490"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U506" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_491"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U507" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_492"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_493_fu_25284_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_493"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U508" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_494"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U509" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_495"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_496_fu_25300_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_496"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_497_fu_25310_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_497"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U510" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_498"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U511" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_499"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_500_fu_25322_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_500"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U512" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_501"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_9s_18s_18_4_1_U513" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_502"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_503_fu_25338_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_503"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_504_fu_25348_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_504"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_505_fu_26048_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_505"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_506_fu_26058_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_506"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_507_fu_26068_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_507"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_508_fu_26138_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_508"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_509_fu_26148_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_509"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_510_fu_26158_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="add_ln12_510"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="result_1_fu_26167_p2" SOURCE="src/EucHW_RC.cpp:12" URAM="0" VARIABLE="result_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sumLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_2187_p2" SOURCE="src/EucHW_RC.cpp:9" URAM="0" VARIABLE="add_ln9"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="C:/Users/juan_/Documents/FPGA/IPs/eucDistHW_512.zip"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C" name="C" usage="data" direction="out"/>
                <hwRef type="port" interface="C_ap_vld" name="C_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4096">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4096">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C">DATA</portMap>
            </portMaps>
            <ports>
                <port>C</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">1</column>
                    <column name="A_q0">4096</column>
                    <column name="B_address0">1</column>
                    <column name="B_q0">4096</column>
                    <column name="C">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, unsigned char*</column>
                    <column name="B">in, unsigned char*</column>
                    <column name="C">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="B">B_address0, port, offset</column>
                    <column name="B">B_ce0, port, </column>
                    <column name="B">B_q0, port, </column>
                    <column name="C">C, port, </column>
                    <column name="C">C_ap_vld, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

