# vsim -do {testcase_1.ucdb; log -r /*;run -all; exit} -l testcase_1.log -voptargs=+acc work.testcase_1 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.testcase_1(fast)
# Loading work.timer_tb(fast)
# Loading work.read_write_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# ** Warning: (vsim-3015) ../testbench/timer_tb.v(25): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'TDR'. The port definition is at: ../rtl/read_write_control.v(10).
# 
#         Region: /testcase_1/top/dut
# ** Warning: (vsim-3015) ../testbench/timer_tb.v(25): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'TCR'. The port definition is at: ../rtl/read_write_control.v(11).
# 
#         Region: /testcase_1/top/dut
# ** Warning: (vsim-3015) ../testbench/timer_tb.v(25): [PCDPC] - Port size (8 or 8) does not match connection size (1) for port 'TSR'. The port definition is at: ../rtl/read_write_control.v(12).
# 
#         Region: /testcase_1/top/dut
# testcase_1.ucdb 
# invalid command name "testcase_1.ucdb"
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: LENOVO  Hostname: DESKTOP-AN1R3ON  ProcessID: 24240
# 
#           Attempting to use alternate WLF file "./wlft5tyrh8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft5tyrh8
# 
# run -all 
# at 110 start write data = 'h24 to address = 'h1
# at 120 acces phase of writing data
# at 150 start write data = 'h81 to address = 'h2
# at 160 acces phase of writing data
# Initialize 3 registers 1st case
# at 260 start to read data at address 'h1
# at 295 end of read transfer
# at 295 wdata=129 rdata=0
# PASS
# at 310 start to read data at address 'h2
# at 345 end of read transfer
# at 345 wdata=129 rdata=0
# PASS
# at 380 start write data = 'h9 to address = 'h1
# at 390 acces phase of writing data
# at 420 start write data = 'h63 to address = 'h2
# at 430 acces phase of writing data
# Initialize 3 registers 2nd case
# at 530 start write data = 'hd to address = 'h1
# at 540 acces phase of writing data
# at 570 start to read data at address 'h1
# at 605 end of read transfer
# at 605 wdata=13 rdata=13
# PASS
# at 620 start write data = 'h8d to address = 'h2
# at 630 acces phase of writing data
# at 660 start to read data at address 'h2
# at 695 end of read transfer
# at 695 wdata=141 rdata=141
# PASS
# ===================================
# ================PASS===============
# ===================================
