<html><body><samp><pre>
<!@TC:1730734510>

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-6AKHTM4

Implementation : synthesis

# Written on Mon Nov  4 21:05:10 2024

##### DESIGN INFO #######################################################

Top View:                "sp"
Constraint File(s):      "E:\Verilog_1st_year\SPI\designer\sp\synthesis.fdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



<a name=clockRelationships47></a>Clock Relationships</a>
*******************

Starting                              Ending                                |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sp|clock_in                           sp|clock_in                           |     10.000           |     No paths         |     No paths         |     No paths                         
spi_master|spi_clk_inferred_clock     spi_master|spi_clk_inferred_clock     |     10.000           |     No paths         |     No paths         |     No paths                         
=======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


<a name=UnconstrainedStartEndPointsCCK48></a>Unconstrained Start/End Points</a>
******************************

p:cs
p:miso
p:mosi
p:rs


<a name=InapplicableconstraintsCCK49></a>Inapplicable constraints</a>
************************

(none)


<a name=ApplicableConstraintsWithIssuesCCK50></a>Applicable constraints with issues</a>
**********************************

(none)


<a name=ConstraintsWithMatchingWildcardExpressionsCCK51></a>Constraints with matching wildcard expressions</a>
**********************************************

(none)


<a name=LibraryReportCCK52></a>Library Report</a>
**************


# End of Constraint Checker Report

</pre></samp></body></html>
