$date
	Fri Jul  4 14:45:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module div_non_restoring_tb $end
$var wire 8 ! outbus [7:0] $end
$var wire 1 " done $end
$var reg 1 # clk $end
$var reg 8 $ inbus [7:0] $end
$var reg 1 % rst_n $end
$var reg 1 & start $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 & enable $end
$var wire 8 ' inbus [7:0] $end
$var wire 8 ( outbus [7:0] $end
$var wire 8 ) output_buffer [7:0] $end
$var wire 1 % rst_n $end
$var wire 9 * xor_out [8:0] $end
$var wire 1 " done $end
$var wire 3 + counter_out [2:0] $end
$var wire 1 , count_and_out $end
$var wire 10 - c [9:0] $end
$var wire 9 . adder_out [8:0] $end
$var wire 8 / Q_reg [7:0] $end
$var wire 8 0 Q_in [7:0] $end
$var wire 1 1 Q_0 $end
$var wire 9 2 M_reg9 [8:0] $end
$var wire 8 3 M_reg [7:0] $end
$var wire 8 4 M_in [7:0] $end
$var wire 9 5 A_reg_in [8:0] $end
$var wire 9 6 A_reg [8:0] $end
$var wire 8 7 A_in [7:0] $end
$scope module A_buffer_in $end
$var wire 8 8 data_in [7:0] $end
$var wire 1 9 enable $end
$var wire 8 : data_out [7:0] $end
$upscope $end
$scope module A_buffer_out $end
$var wire 8 ; data_in [7:0] $end
$var wire 8 < data_out [7:0] $end
$var wire 1 = enable $end
$upscope $end
$scope module M_buffer_in $end
$var wire 8 > data_in [7:0] $end
$var wire 1 ? enable $end
$var wire 8 @ data_out [7:0] $end
$upscope $end
$scope module Q_buffer_in $end
$var wire 8 A data_in [7:0] $end
$var wire 1 B enable $end
$var wire 8 C data_out [7:0] $end
$upscope $end
$scope module Q_buffer_out $end
$var wire 8 D data_out [7:0] $end
$var wire 1 E enable $end
$var wire 8 F data_in [7:0] $end
$upscope $end
$scope module adder_instance $end
$var wire 1 G cin $end
$var wire 9 H b [8:0] $end
$var wire 9 I a [8:0] $end
$var reg 9 J sum [8:0] $end
$upscope $end
$scope module and_counter $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 M c $end
$var wire 1 , y $end
$upscope $end
$scope module counter $end
$var wire 1 # clk $end
$var wire 3 N count [2:0] $end
$var wire 1 O en $end
$var wire 1 % rst_n $end
$var wire 3 P q [2:0] $end
$var wire 3 Q and_gate_stages [2:0] $end
$scope begin gen_ff[1] $end
$scope begin genblk2 $end
$scope module a_i $end
$var wire 1 R a $end
$var wire 1 S b $end
$var wire 1 T y $end
$upscope $end
$upscope $end
$scope module jk_i $end
$var wire 1 # clk $end
$var wire 1 U j $end
$var wire 1 V k $end
$var wire 1 W qn $end
$var wire 1 % rst_n $end
$var reg 1 X q $end
$upscope $end
$upscope $end
$scope begin gen_ff[2] $end
$scope module jk_i $end
$var wire 1 # clk $end
$var wire 1 Y j $end
$var wire 1 Z k $end
$var wire 1 [ qn $end
$var wire 1 % rst_n $end
$var reg 1 \ q $end
$upscope $end
$upscope $end
$scope module a0 $end
$var wire 1 ] a $end
$var wire 1 O b $end
$var wire 1 ^ y $end
$upscope $end
$scope module jk0 $end
$var wire 1 # clk $end
$var wire 1 O j $end
$var wire 1 O k $end
$var wire 1 _ qn $end
$var wire 1 % rst_n $end
$var reg 1 ` q $end
$upscope $end
$upscope $end
$scope module ctrl_unit $end
$var wire 1 # clk $end
$var wire 1 , count $end
$var wire 1 % rst_n $end
$var wire 1 a s $end
$var wire 1 & start $end
$var reg 10 b c [9:0] $end
$var reg 4 c next [3:0] $end
$var reg 1 1 q_0 $end
$var reg 4 d state [3:0] $end
$var reg 1 " stop $end
$upscope $end
$scope module mux_A $end
$var wire 9 e d0 [8:0] $end
$var wire 9 f d1 [8:0] $end
$var wire 1 g s $end
$var wire 9 h y [8:0] $end
$upscope $end
$scope module reg_A $end
$var wire 1 # clk $end
$var wire 9 i d [8:0] $end
$var wire 1 j left_shift_wire $end
$var wire 1 k load_en $end
$var wire 1 l right_shift_wire $end
$var wire 1 % rst_n $end
$var wire 1 m shift_dir $end
$var wire 1 n shift_en $end
$var wire 1 o sl $end
$var wire 1 p sr $end
$var wire 9 q shift_mux_out [8:0] $end
$var wire 9 r q [8:0] $end
$var wire 9 s load_mux_out [8:0] $end
$scope begin gen_reg[0] $end
$var wire 1 t shift_src_left $end
$var wire 1 u shift_src_right $end
$var wire 1 v shift_src $end
$var wire 1 w right_wire $end
$var wire 1 x left_wire $end
$scope module and_left $end
$var wire 1 t a $end
$var wire 1 j b $end
$var wire 1 x y $end
$upscope $end
$scope module and_right $end
$var wire 1 u a $end
$var wire 1 l b $end
$var wire 1 w y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 y d $end
$var wire 1 % rst_n $end
$var reg 1 z q $end
$upscope $end
$scope module mux_load $end
$var wire 1 { d0 $end
$var wire 1 | d1 $end
$var wire 1 k s $end
$var wire 1 } y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 ~ d0 $end
$var wire 1 n s $end
$var wire 1 !" y $end
$var wire 1 v d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 w a $end
$var wire 1 x b $end
$var wire 1 v y $end
$upscope $end
$upscope $end
$scope begin gen_reg[1] $end
$var wire 1 "" shift_src_left $end
$var wire 1 #" shift_src_right $end
$var wire 1 $" shift_src $end
$var wire 1 %" right_wire $end
$var wire 1 &" left_wire $end
$scope module and_left $end
$var wire 1 "" a $end
$var wire 1 j b $end
$var wire 1 &" y $end
$upscope $end
$scope module and_right $end
$var wire 1 #" a $end
$var wire 1 l b $end
$var wire 1 %" y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 '" d $end
$var wire 1 % rst_n $end
$var reg 1 (" q $end
$upscope $end
$scope module mux_load $end
$var wire 1 )" d0 $end
$var wire 1 *" d1 $end
$var wire 1 k s $end
$var wire 1 +" y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 ," d0 $end
$var wire 1 n s $end
$var wire 1 -" y $end
$var wire 1 $" d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 %" a $end
$var wire 1 &" b $end
$var wire 1 $" y $end
$upscope $end
$upscope $end
$scope begin gen_reg[2] $end
$var wire 1 ." shift_src_left $end
$var wire 1 /" shift_src_right $end
$var wire 1 0" shift_src $end
$var wire 1 1" right_wire $end
$var wire 1 2" left_wire $end
$scope module and_left $end
$var wire 1 ." a $end
$var wire 1 j b $end
$var wire 1 2" y $end
$upscope $end
$scope module and_right $end
$var wire 1 /" a $end
$var wire 1 l b $end
$var wire 1 1" y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 3" d $end
$var wire 1 % rst_n $end
$var reg 1 4" q $end
$upscope $end
$scope module mux_load $end
$var wire 1 5" d0 $end
$var wire 1 6" d1 $end
$var wire 1 k s $end
$var wire 1 7" y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 8" d0 $end
$var wire 1 n s $end
$var wire 1 9" y $end
$var wire 1 0" d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 1" a $end
$var wire 1 2" b $end
$var wire 1 0" y $end
$upscope $end
$upscope $end
$scope begin gen_reg[3] $end
$var wire 1 :" shift_src_left $end
$var wire 1 ;" shift_src_right $end
$var wire 1 <" shift_src $end
$var wire 1 =" right_wire $end
$var wire 1 >" left_wire $end
$scope module and_left $end
$var wire 1 :" a $end
$var wire 1 j b $end
$var wire 1 >" y $end
$upscope $end
$scope module and_right $end
$var wire 1 ;" a $end
$var wire 1 l b $end
$var wire 1 =" y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 ?" d $end
$var wire 1 % rst_n $end
$var reg 1 @" q $end
$upscope $end
$scope module mux_load $end
$var wire 1 A" d0 $end
$var wire 1 B" d1 $end
$var wire 1 k s $end
$var wire 1 C" y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 D" d0 $end
$var wire 1 n s $end
$var wire 1 E" y $end
$var wire 1 <" d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 =" a $end
$var wire 1 >" b $end
$var wire 1 <" y $end
$upscope $end
$upscope $end
$scope begin gen_reg[4] $end
$var wire 1 F" shift_src_left $end
$var wire 1 G" shift_src_right $end
$var wire 1 H" shift_src $end
$var wire 1 I" right_wire $end
$var wire 1 J" left_wire $end
$scope module and_left $end
$var wire 1 F" a $end
$var wire 1 j b $end
$var wire 1 J" y $end
$upscope $end
$scope module and_right $end
$var wire 1 G" a $end
$var wire 1 l b $end
$var wire 1 I" y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 K" d $end
$var wire 1 % rst_n $end
$var reg 1 L" q $end
$upscope $end
$scope module mux_load $end
$var wire 1 M" d0 $end
$var wire 1 N" d1 $end
$var wire 1 k s $end
$var wire 1 O" y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 P" d0 $end
$var wire 1 n s $end
$var wire 1 Q" y $end
$var wire 1 H" d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 I" a $end
$var wire 1 J" b $end
$var wire 1 H" y $end
$upscope $end
$upscope $end
$scope begin gen_reg[5] $end
$var wire 1 R" shift_src_left $end
$var wire 1 S" shift_src_right $end
$var wire 1 T" shift_src $end
$var wire 1 U" right_wire $end
$var wire 1 V" left_wire $end
$scope module and_left $end
$var wire 1 R" a $end
$var wire 1 j b $end
$var wire 1 V" y $end
$upscope $end
$scope module and_right $end
$var wire 1 S" a $end
$var wire 1 l b $end
$var wire 1 U" y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 W" d $end
$var wire 1 % rst_n $end
$var reg 1 X" q $end
$upscope $end
$scope module mux_load $end
$var wire 1 Y" d0 $end
$var wire 1 Z" d1 $end
$var wire 1 k s $end
$var wire 1 [" y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 \" d0 $end
$var wire 1 n s $end
$var wire 1 ]" y $end
$var wire 1 T" d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 U" a $end
$var wire 1 V" b $end
$var wire 1 T" y $end
$upscope $end
$upscope $end
$scope begin gen_reg[6] $end
$var wire 1 ^" shift_src_left $end
$var wire 1 _" shift_src_right $end
$var wire 1 `" shift_src $end
$var wire 1 a" right_wire $end
$var wire 1 b" left_wire $end
$scope module and_left $end
$var wire 1 ^" a $end
$var wire 1 j b $end
$var wire 1 b" y $end
$upscope $end
$scope module and_right $end
$var wire 1 _" a $end
$var wire 1 l b $end
$var wire 1 a" y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 c" d $end
$var wire 1 % rst_n $end
$var reg 1 d" q $end
$upscope $end
$scope module mux_load $end
$var wire 1 e" d0 $end
$var wire 1 f" d1 $end
$var wire 1 k s $end
$var wire 1 g" y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 h" d0 $end
$var wire 1 n s $end
$var wire 1 i" y $end
$var wire 1 `" d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 a" a $end
$var wire 1 b" b $end
$var wire 1 `" y $end
$upscope $end
$upscope $end
$scope begin gen_reg[7] $end
$var wire 1 j" shift_src_left $end
$var wire 1 k" shift_src_right $end
$var wire 1 l" shift_src $end
$var wire 1 m" right_wire $end
$var wire 1 n" left_wire $end
$scope module and_left $end
$var wire 1 j" a $end
$var wire 1 j b $end
$var wire 1 n" y $end
$upscope $end
$scope module and_right $end
$var wire 1 k" a $end
$var wire 1 l b $end
$var wire 1 m" y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 o" d $end
$var wire 1 % rst_n $end
$var reg 1 p" q $end
$upscope $end
$scope module mux_load $end
$var wire 1 q" d0 $end
$var wire 1 r" d1 $end
$var wire 1 k s $end
$var wire 1 s" y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 t" d0 $end
$var wire 1 n s $end
$var wire 1 u" y $end
$var wire 1 l" d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 m" a $end
$var wire 1 n" b $end
$var wire 1 l" y $end
$upscope $end
$upscope $end
$scope begin gen_reg[8] $end
$var wire 1 v" shift_src_left $end
$var wire 1 w" shift_src_right $end
$var wire 1 x" shift_src $end
$var wire 1 y" right_wire $end
$var wire 1 z" left_wire $end
$scope module and_left $end
$var wire 1 v" a $end
$var wire 1 j b $end
$var wire 1 z" y $end
$upscope $end
$scope module and_right $end
$var wire 1 w" a $end
$var wire 1 l b $end
$var wire 1 y" y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 {" d $end
$var wire 1 % rst_n $end
$var reg 1 |" q $end
$upscope $end
$scope module mux_load $end
$var wire 1 }" d0 $end
$var wire 1 ~" d1 $end
$var wire 1 k s $end
$var wire 1 !# y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 "# d0 $end
$var wire 1 n s $end
$var wire 1 ## y $end
$var wire 1 x" d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 y" a $end
$var wire 1 z" b $end
$var wire 1 x" y $end
$upscope $end
$upscope $end
$upscope $end
$scope module reg_M $end
$var wire 1 # clk $end
$var wire 8 $# d [7:0] $end
$var wire 1 %# left_shift_wire $end
$var wire 1 &# load_en $end
$var wire 1 '# right_shift_wire $end
$var wire 1 % rst_n $end
$var wire 1 (# shift_dir $end
$var wire 1 )# shift_en $end
$var wire 1 *# sl $end
$var wire 1 +# sr $end
$var wire 8 ,# shift_mux_out [7:0] $end
$var wire 8 -# q [7:0] $end
$var wire 8 .# load_mux_out [7:0] $end
$scope begin gen_reg[0] $end
$var wire 1 /# shift_src_left $end
$var wire 1 0# shift_src_right $end
$var wire 1 1# shift_src $end
$var wire 1 2# right_wire $end
$var wire 1 3# left_wire $end
$scope module and_left $end
$var wire 1 /# a $end
$var wire 1 %# b $end
$var wire 1 3# y $end
$upscope $end
$scope module and_right $end
$var wire 1 0# a $end
$var wire 1 '# b $end
$var wire 1 2# y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 4# d $end
$var wire 1 % rst_n $end
$var reg 1 5# q $end
$upscope $end
$scope module mux_load $end
$var wire 1 6# d0 $end
$var wire 1 7# d1 $end
$var wire 1 &# s $end
$var wire 1 8# y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 9# d0 $end
$var wire 1 )# s $end
$var wire 1 :# y $end
$var wire 1 1# d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 2# a $end
$var wire 1 3# b $end
$var wire 1 1# y $end
$upscope $end
$upscope $end
$scope begin gen_reg[1] $end
$var wire 1 ;# shift_src_left $end
$var wire 1 <# shift_src_right $end
$var wire 1 =# shift_src $end
$var wire 1 ># right_wire $end
$var wire 1 ?# left_wire $end
$scope module and_left $end
$var wire 1 ;# a $end
$var wire 1 %# b $end
$var wire 1 ?# y $end
$upscope $end
$scope module and_right $end
$var wire 1 <# a $end
$var wire 1 '# b $end
$var wire 1 ># y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 @# d $end
$var wire 1 % rst_n $end
$var reg 1 A# q $end
$upscope $end
$scope module mux_load $end
$var wire 1 B# d0 $end
$var wire 1 C# d1 $end
$var wire 1 &# s $end
$var wire 1 D# y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 E# d0 $end
$var wire 1 )# s $end
$var wire 1 F# y $end
$var wire 1 =# d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 ># a $end
$var wire 1 ?# b $end
$var wire 1 =# y $end
$upscope $end
$upscope $end
$scope begin gen_reg[2] $end
$var wire 1 G# shift_src_left $end
$var wire 1 H# shift_src_right $end
$var wire 1 I# shift_src $end
$var wire 1 J# right_wire $end
$var wire 1 K# left_wire $end
$scope module and_left $end
$var wire 1 G# a $end
$var wire 1 %# b $end
$var wire 1 K# y $end
$upscope $end
$scope module and_right $end
$var wire 1 H# a $end
$var wire 1 '# b $end
$var wire 1 J# y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 L# d $end
$var wire 1 % rst_n $end
$var reg 1 M# q $end
$upscope $end
$scope module mux_load $end
$var wire 1 N# d0 $end
$var wire 1 O# d1 $end
$var wire 1 &# s $end
$var wire 1 P# y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 Q# d0 $end
$var wire 1 )# s $end
$var wire 1 R# y $end
$var wire 1 I# d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 J# a $end
$var wire 1 K# b $end
$var wire 1 I# y $end
$upscope $end
$upscope $end
$scope begin gen_reg[3] $end
$var wire 1 S# shift_src_left $end
$var wire 1 T# shift_src_right $end
$var wire 1 U# shift_src $end
$var wire 1 V# right_wire $end
$var wire 1 W# left_wire $end
$scope module and_left $end
$var wire 1 S# a $end
$var wire 1 %# b $end
$var wire 1 W# y $end
$upscope $end
$scope module and_right $end
$var wire 1 T# a $end
$var wire 1 '# b $end
$var wire 1 V# y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 X# d $end
$var wire 1 % rst_n $end
$var reg 1 Y# q $end
$upscope $end
$scope module mux_load $end
$var wire 1 Z# d0 $end
$var wire 1 [# d1 $end
$var wire 1 &# s $end
$var wire 1 \# y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 ]# d0 $end
$var wire 1 )# s $end
$var wire 1 ^# y $end
$var wire 1 U# d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 V# a $end
$var wire 1 W# b $end
$var wire 1 U# y $end
$upscope $end
$upscope $end
$scope begin gen_reg[4] $end
$var wire 1 _# shift_src_left $end
$var wire 1 `# shift_src_right $end
$var wire 1 a# shift_src $end
$var wire 1 b# right_wire $end
$var wire 1 c# left_wire $end
$scope module and_left $end
$var wire 1 _# a $end
$var wire 1 %# b $end
$var wire 1 c# y $end
$upscope $end
$scope module and_right $end
$var wire 1 `# a $end
$var wire 1 '# b $end
$var wire 1 b# y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 d# d $end
$var wire 1 % rst_n $end
$var reg 1 e# q $end
$upscope $end
$scope module mux_load $end
$var wire 1 f# d0 $end
$var wire 1 g# d1 $end
$var wire 1 &# s $end
$var wire 1 h# y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 i# d0 $end
$var wire 1 )# s $end
$var wire 1 j# y $end
$var wire 1 a# d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 b# a $end
$var wire 1 c# b $end
$var wire 1 a# y $end
$upscope $end
$upscope $end
$scope begin gen_reg[5] $end
$var wire 1 k# shift_src_left $end
$var wire 1 l# shift_src_right $end
$var wire 1 m# shift_src $end
$var wire 1 n# right_wire $end
$var wire 1 o# left_wire $end
$scope module and_left $end
$var wire 1 k# a $end
$var wire 1 %# b $end
$var wire 1 o# y $end
$upscope $end
$scope module and_right $end
$var wire 1 l# a $end
$var wire 1 '# b $end
$var wire 1 n# y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 p# d $end
$var wire 1 % rst_n $end
$var reg 1 q# q $end
$upscope $end
$scope module mux_load $end
$var wire 1 r# d0 $end
$var wire 1 s# d1 $end
$var wire 1 &# s $end
$var wire 1 t# y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 u# d0 $end
$var wire 1 )# s $end
$var wire 1 v# y $end
$var wire 1 m# d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 n# a $end
$var wire 1 o# b $end
$var wire 1 m# y $end
$upscope $end
$upscope $end
$scope begin gen_reg[6] $end
$var wire 1 w# shift_src_left $end
$var wire 1 x# shift_src_right $end
$var wire 1 y# shift_src $end
$var wire 1 z# right_wire $end
$var wire 1 {# left_wire $end
$scope module and_left $end
$var wire 1 w# a $end
$var wire 1 %# b $end
$var wire 1 {# y $end
$upscope $end
$scope module and_right $end
$var wire 1 x# a $end
$var wire 1 '# b $end
$var wire 1 z# y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 |# d $end
$var wire 1 % rst_n $end
$var reg 1 }# q $end
$upscope $end
$scope module mux_load $end
$var wire 1 ~# d0 $end
$var wire 1 !$ d1 $end
$var wire 1 &# s $end
$var wire 1 "$ y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 #$ d0 $end
$var wire 1 )# s $end
$var wire 1 $$ y $end
$var wire 1 y# d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 z# a $end
$var wire 1 {# b $end
$var wire 1 y# y $end
$upscope $end
$upscope $end
$scope begin gen_reg[7] $end
$var wire 1 %$ shift_src_left $end
$var wire 1 &$ shift_src_right $end
$var wire 1 '$ shift_src $end
$var wire 1 ($ right_wire $end
$var wire 1 )$ left_wire $end
$scope module and_left $end
$var wire 1 %$ a $end
$var wire 1 %# b $end
$var wire 1 )$ y $end
$upscope $end
$scope module and_right $end
$var wire 1 &$ a $end
$var wire 1 '# b $end
$var wire 1 ($ y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 *$ d $end
$var wire 1 % rst_n $end
$var reg 1 +$ q $end
$upscope $end
$scope module mux_load $end
$var wire 1 ,$ d0 $end
$var wire 1 -$ d1 $end
$var wire 1 &# s $end
$var wire 1 .$ y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 /$ d0 $end
$var wire 1 )# s $end
$var wire 1 0$ y $end
$var wire 1 '$ d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 ($ a $end
$var wire 1 )$ b $end
$var wire 1 '$ y $end
$upscope $end
$upscope $end
$upscope $end
$scope module reg_M_se $end
$var wire 8 1$ in [7:0] $end
$var wire 9 2$ out [8:0] $end
$upscope $end
$scope module reg_Q $end
$var wire 1 # clk $end
$var wire 8 3$ d [7:0] $end
$var wire 1 4$ left_shift_wire $end
$var wire 1 5$ load_en $end
$var wire 1 6$ right_shift_wire $end
$var wire 1 % rst_n $end
$var wire 1 7$ shift_dir $end
$var wire 1 8$ shift_en $end
$var wire 1 1 sl $end
$var wire 1 9$ sr $end
$var wire 8 :$ shift_mux_out [7:0] $end
$var wire 8 ;$ q [7:0] $end
$var wire 8 <$ load_mux_out [7:0] $end
$scope begin gen_reg[0] $end
$var wire 1 =$ shift_src_left $end
$var wire 1 >$ shift_src_right $end
$var wire 1 ?$ shift_src $end
$var wire 1 @$ right_wire $end
$var wire 1 A$ left_wire $end
$scope module and_left $end
$var wire 1 =$ a $end
$var wire 1 4$ b $end
$var wire 1 A$ y $end
$upscope $end
$scope module and_right $end
$var wire 1 >$ a $end
$var wire 1 6$ b $end
$var wire 1 @$ y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 B$ d $end
$var wire 1 % rst_n $end
$var reg 1 C$ q $end
$upscope $end
$scope module mux_load $end
$var wire 1 D$ d0 $end
$var wire 1 E$ d1 $end
$var wire 1 5$ s $end
$var wire 1 F$ y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 G$ d0 $end
$var wire 1 8$ s $end
$var wire 1 H$ y $end
$var wire 1 ?$ d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 @$ a $end
$var wire 1 A$ b $end
$var wire 1 ?$ y $end
$upscope $end
$upscope $end
$scope begin gen_reg[1] $end
$var wire 1 I$ shift_src_left $end
$var wire 1 J$ shift_src_right $end
$var wire 1 K$ shift_src $end
$var wire 1 L$ right_wire $end
$var wire 1 M$ left_wire $end
$scope module and_left $end
$var wire 1 I$ a $end
$var wire 1 4$ b $end
$var wire 1 M$ y $end
$upscope $end
$scope module and_right $end
$var wire 1 J$ a $end
$var wire 1 6$ b $end
$var wire 1 L$ y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 N$ d $end
$var wire 1 % rst_n $end
$var reg 1 O$ q $end
$upscope $end
$scope module mux_load $end
$var wire 1 P$ d0 $end
$var wire 1 Q$ d1 $end
$var wire 1 5$ s $end
$var wire 1 R$ y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 S$ d0 $end
$var wire 1 8$ s $end
$var wire 1 T$ y $end
$var wire 1 K$ d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 L$ a $end
$var wire 1 M$ b $end
$var wire 1 K$ y $end
$upscope $end
$upscope $end
$scope begin gen_reg[2] $end
$var wire 1 U$ shift_src_left $end
$var wire 1 V$ shift_src_right $end
$var wire 1 W$ shift_src $end
$var wire 1 X$ right_wire $end
$var wire 1 Y$ left_wire $end
$scope module and_left $end
$var wire 1 U$ a $end
$var wire 1 4$ b $end
$var wire 1 Y$ y $end
$upscope $end
$scope module and_right $end
$var wire 1 V$ a $end
$var wire 1 6$ b $end
$var wire 1 X$ y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 Z$ d $end
$var wire 1 % rst_n $end
$var reg 1 [$ q $end
$upscope $end
$scope module mux_load $end
$var wire 1 \$ d0 $end
$var wire 1 ]$ d1 $end
$var wire 1 5$ s $end
$var wire 1 ^$ y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 _$ d0 $end
$var wire 1 8$ s $end
$var wire 1 `$ y $end
$var wire 1 W$ d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 X$ a $end
$var wire 1 Y$ b $end
$var wire 1 W$ y $end
$upscope $end
$upscope $end
$scope begin gen_reg[3] $end
$var wire 1 a$ shift_src_left $end
$var wire 1 b$ shift_src_right $end
$var wire 1 c$ shift_src $end
$var wire 1 d$ right_wire $end
$var wire 1 e$ left_wire $end
$scope module and_left $end
$var wire 1 a$ a $end
$var wire 1 4$ b $end
$var wire 1 e$ y $end
$upscope $end
$scope module and_right $end
$var wire 1 b$ a $end
$var wire 1 6$ b $end
$var wire 1 d$ y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 f$ d $end
$var wire 1 % rst_n $end
$var reg 1 g$ q $end
$upscope $end
$scope module mux_load $end
$var wire 1 h$ d0 $end
$var wire 1 i$ d1 $end
$var wire 1 5$ s $end
$var wire 1 j$ y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 k$ d0 $end
$var wire 1 8$ s $end
$var wire 1 l$ y $end
$var wire 1 c$ d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 d$ a $end
$var wire 1 e$ b $end
$var wire 1 c$ y $end
$upscope $end
$upscope $end
$scope begin gen_reg[4] $end
$var wire 1 m$ shift_src_left $end
$var wire 1 n$ shift_src_right $end
$var wire 1 o$ shift_src $end
$var wire 1 p$ right_wire $end
$var wire 1 q$ left_wire $end
$scope module and_left $end
$var wire 1 m$ a $end
$var wire 1 4$ b $end
$var wire 1 q$ y $end
$upscope $end
$scope module and_right $end
$var wire 1 n$ a $end
$var wire 1 6$ b $end
$var wire 1 p$ y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 r$ d $end
$var wire 1 % rst_n $end
$var reg 1 s$ q $end
$upscope $end
$scope module mux_load $end
$var wire 1 t$ d0 $end
$var wire 1 u$ d1 $end
$var wire 1 5$ s $end
$var wire 1 v$ y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 w$ d0 $end
$var wire 1 8$ s $end
$var wire 1 x$ y $end
$var wire 1 o$ d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 p$ a $end
$var wire 1 q$ b $end
$var wire 1 o$ y $end
$upscope $end
$upscope $end
$scope begin gen_reg[5] $end
$var wire 1 y$ shift_src_left $end
$var wire 1 z$ shift_src_right $end
$var wire 1 {$ shift_src $end
$var wire 1 |$ right_wire $end
$var wire 1 }$ left_wire $end
$scope module and_left $end
$var wire 1 y$ a $end
$var wire 1 4$ b $end
$var wire 1 }$ y $end
$upscope $end
$scope module and_right $end
$var wire 1 z$ a $end
$var wire 1 6$ b $end
$var wire 1 |$ y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 ~$ d $end
$var wire 1 % rst_n $end
$var reg 1 !% q $end
$upscope $end
$scope module mux_load $end
$var wire 1 "% d0 $end
$var wire 1 #% d1 $end
$var wire 1 5$ s $end
$var wire 1 $% y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 %% d0 $end
$var wire 1 8$ s $end
$var wire 1 &% y $end
$var wire 1 {$ d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 |$ a $end
$var wire 1 }$ b $end
$var wire 1 {$ y $end
$upscope $end
$upscope $end
$scope begin gen_reg[6] $end
$var wire 1 '% shift_src_left $end
$var wire 1 (% shift_src_right $end
$var wire 1 )% shift_src $end
$var wire 1 *% right_wire $end
$var wire 1 +% left_wire $end
$scope module and_left $end
$var wire 1 '% a $end
$var wire 1 4$ b $end
$var wire 1 +% y $end
$upscope $end
$scope module and_right $end
$var wire 1 (% a $end
$var wire 1 6$ b $end
$var wire 1 *% y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 ,% d $end
$var wire 1 % rst_n $end
$var reg 1 -% q $end
$upscope $end
$scope module mux_load $end
$var wire 1 .% d0 $end
$var wire 1 /% d1 $end
$var wire 1 5$ s $end
$var wire 1 0% y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 1% d0 $end
$var wire 1 8$ s $end
$var wire 1 2% y $end
$var wire 1 )% d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 *% a $end
$var wire 1 +% b $end
$var wire 1 )% y $end
$upscope $end
$upscope $end
$scope begin gen_reg[7] $end
$var wire 1 3% shift_src_left $end
$var wire 1 4% shift_src_right $end
$var wire 1 5% shift_src $end
$var wire 1 6% right_wire $end
$var wire 1 7% left_wire $end
$scope module and_left $end
$var wire 1 3% a $end
$var wire 1 4$ b $end
$var wire 1 7% y $end
$upscope $end
$scope module and_right $end
$var wire 1 4% a $end
$var wire 1 6$ b $end
$var wire 1 6% y $end
$upscope $end
$scope module ff_inst $end
$var wire 1 # clk $end
$var wire 1 8% d $end
$var wire 1 % rst_n $end
$var reg 1 9% q $end
$upscope $end
$scope module mux_load $end
$var wire 1 :% d0 $end
$var wire 1 ;% d1 $end
$var wire 1 5$ s $end
$var wire 1 <% y $end
$upscope $end
$scope module mux_shift $end
$var wire 1 =% d0 $end
$var wire 1 8$ s $end
$var wire 1 >% y $end
$var wire 1 5% d1 $end
$upscope $end
$scope module or_shift $end
$var wire 1 6% a $end
$var wire 1 7% b $end
$var wire 1 5% y $end
$upscope $end
$upscope $end
$upscope $end
$scope module xor_instance $end
$var wire 9 ?% a [8:0] $end
$var wire 1 @% b $end
$var wire 9 A% y [8:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx A%
0@%
bx ?%
x>%
x=%
x<%
z;%
x:%
x9%
x8%
x7%
06%
x5%
04%
x3%
x2%
x1%
x0%
z/%
x.%
x-%
x,%
x+%
0*%
x)%
x(%
x'%
x&%
x%%
x$%
z#%
x"%
x!%
x~$
x}$
0|$
x{$
xz$
xy$
xx$
xw$
xv$
zu$
xt$
xs$
xr$
xq$
0p$
xo$
xn$
xm$
xl$
xk$
xj$
zi$
xh$
xg$
xf$
xe$
0d$
xc$
xb$
xa$
x`$
x_$
x^$
z]$
x\$
x[$
xZ$
xY$
0X$
xW$
xV$
xU$
xT$
xS$
xR$
zQ$
xP$
xO$
xN$
xM$
0L$
xK$
xJ$
xI$
xH$
xG$
xF$
zE$
xD$
xC$
xB$
xA$
0@$
x?$
x>$
x=$
bx <$
bx ;$
bx :$
09$
08$
07$
06$
05$
14$
bz 3$
bx 2$
bx 1$
x0$
x/$
x.$
z-$
x,$
x+$
x*$
x)$
0($
x'$
0&$
x%$
x$$
x#$
x"$
z!$
x~#
x}#
x|#
x{#
0z#
xy#
xx#
xw#
xv#
xu#
xt#
zs#
xr#
xq#
xp#
xo#
0n#
xm#
xl#
xk#
xj#
xi#
xh#
zg#
xf#
xe#
xd#
xc#
0b#
xa#
x`#
x_#
x^#
x]#
x\#
z[#
xZ#
xY#
xX#
xW#
0V#
xU#
xT#
xS#
xR#
xQ#
xP#
zO#
xN#
xM#
xL#
xK#
0J#
xI#
xH#
xG#
xF#
xE#
xD#
zC#
xB#
xA#
x@#
x?#
0>#
x=#
x<#
x;#
x:#
x9#
x8#
z7#
x6#
x5#
x4#
03#
02#
01#
x0#
0/#
bx .#
bx -#
bx ,#
0+#
0*#
0)#
0(#
0'#
0&#
1%#
bz $#
x##
x"#
x!#
z~"
x}"
x|"
x{"
xz"
0y"
xx"
0w"
xv"
xu"
xt"
xs"
zr"
xq"
xp"
xo"
xn"
0m"
xl"
xk"
xj"
xi"
xh"
xg"
zf"
xe"
xd"
xc"
xb"
0a"
x`"
x_"
x^"
x]"
x\"
x["
zZ"
xY"
xX"
xW"
xV"
0U"
xT"
xS"
xR"
xQ"
xP"
xO"
zN"
xM"
xL"
xK"
xJ"
0I"
xH"
xG"
xF"
xE"
xD"
xC"
zB"
xA"
x@"
x?"
x>"
0="
x<"
x;"
x:"
x9"
x8"
x7"
z6"
x5"
x4"
x3"
x2"
01"
x0"
x/"
x."
x-"
x,"
x+"
z*"
x)"
x("
x'"
x&"
0%"
x$"
x#"
x""
x!"
x~
x}
z|
x{
xz
xy
xx
0w
xv
xu
xt
bx s
bx r
bx q
0p
xo
0n
0m
0l
0k
1j
bz i
bz h
0g
bx f
bz e
bx d
bx c
b0 b
xa
x`
x_
0^
x]
x\
x[
0Z
0Y
xX
xW
0V
0U
0T
0S
xR
bz00 Q
bx P
0O
bx N
xM
xL
xK
bx J
bx I
bx H
0G
bx F
0E
bz D
bz C
0B
b0 A
bz @
0?
b0 >
0=
bz <
bx ;
bz :
09
b0 8
bz 7
bx 6
bz 5
bz 4
bx 3
bx 2
x1
bz 0
bx /
bx .
b0 -
x,
bx +
bx *
bz )
bz (
b0 '
0&
0%
b0 $
0#
0"
bz !
$end
#5000
0y
0'"
03"
0?"
0K"
0W"
0c"
0o"
0{"
0B$
0N$
0Z$
0f$
0r$
0~$
0,%
08%
0}
0+"
07"
0C"
0O"
0["
0g"
0s"
b0 s
0!#
0F$
0R$
0^$
0j$
0v$
0$%
00%
b0 <$
0<%
04#
0@#
0L#
0X#
0d#
0p#
0|#
0*$
0$"
0{
00"
0)"
0<"
05"
0H"
0A"
0T"
0M"
0`"
0Y"
0l"
0e"
0x"
0q"
0}"
0K$
0D$
0W$
0P$
0c$
0\$
0o$
0h$
0{$
0t$
0)%
0"%
05%
0.%
0:%
0v
0=#
08#
0I#
0D#
0U#
0P#
0a#
0\#
0m#
0h#
0y#
0t#
0'$
0"$
b0 .
b0 J
b0 f
b0 .#
0.$
0,
0&"
0!"
02"
0-"
0>"
09"
0J"
0E"
0V"
0Q"
0b"
0]"
0n"
0i"
0z"
0u"
b0 q
0##
0M$
0H$
0Y$
0T$
0e$
0`$
0q$
0l$
0}$
0x$
0+%
0&%
07%
02%
b0 :$
0>%
0x
0?#
06#
0K#
0B#
0W#
0N#
0c#
0Z#
0o#
0f#
0{#
0r#
0)$
0~#
0,$
1W
0R
0L
1[
0M
1_
0]
0K
0""
0~
0."
0,"
0u
0:"
08"
0#"
0F"
0D"
0/"
0R"
0P"
0;"
0^"
0\"
0G"
0j"
0h"
0S"
0v"
0t"
0_"
b0 ;
0"#
0k"
0a
b0 c
0I$
0G$
0U$
0S$
0>$
0a$
0_$
0J$
0m$
0k$
0V$
0y$
0w$
0b$
0'%
0%%
0n$
03%
01%
0z$
0=%
0(%
0t
0o
0;#
0:#
09#
0G#
0F#
0E#
00#
0S#
0R#
0Q#
0<#
0_#
0^#
0]#
0H#
0k#
0j#
0i#
0T#
0w#
0v#
0u#
0`#
0%$
0$$
0#$
0l#
b0 *
b0 H
b0 A%
b0 ,#
00$
0/$
0x#
b0 d
0X
0\
b0 +
b0 N
b0 P
0`
0z
0("
04"
0@"
0L"
0X"
0d"
0p"
b0 6
b0 I
b0 r
0|"
0C$
0O$
0[$
0g$
0s$
0!%
0-%
b0 /
b0 F
b0 ;$
09%
05#
0A#
0M#
0Y#
0e#
0q#
0}#
b0 2
b0 2$
b0 ?%
b0 3
b0 -#
b0 1$
0+$
1#
#10000
b1 c
0#
b1 $
b1 '
b1 8
b1 >
b1 A
1&
1%
#15000
1y
0'"
03"
0?"
0K"
0W"
0c"
0o"
0{"
1|
0*"
06"
0B"
0N"
0Z"
0f"
0r"
0~"
1}
0+"
07"
0C"
0O"
0["
0g"
0s"
b1 s
0!#
b1 5
b1 h
b1 i
1k
b1 e
b1 7
b1 :
19
b10 c
b1 -
b1 b
b1 d
1#
#20000
b1 -
b1 b
b10 c
0#
0&
#25000
z|
z*"
z6"
zB"
zN"
zZ"
zf"
zr"
z~"
1B$
0N$
0Z$
0f$
0r$
0~$
0,%
08%
1E$
0Q$
0]$
0i$
0u$
0#%
0/%
0;%
bz 5
bz h
bz i
1$"
1{
1F$
0R$
0^$
0j$
0v$
0$%
00%
b1 <$
0<%
b1 0
b1 C
b1 3$
0k
bz e
bz 7
bz :
1&"
b1 q
1!"
15$
1B
09
1""
1~
b1 ;
b11 c
b10 -
b10 b
b1 .
b1 J
b1 f
b10 d
b1 6
b1 I
b1 r
1z
1#
#30000
0B$
1Z$
0F$
b100 <$
1^$
0E$
1]$
b100 0
b100 C
b100 3$
0#
b100 $
b100 '
b100 8
b100 >
b100 A
#35000
04#
0@#
1L#
0X#
0d#
0p#
0|#
0*$
07#
0C#
1O#
0[#
0g#
0s#
0!$
0-$
1Z$
zE$
zQ$
z]$
zi$
zu$
z#%
z/%
z;%
1c$
1\$
08#
0D#
1P#
0\#
0h#
0t#
0"$
b100 .#
0.$
b100 4
b100 @
b100 $#
b100 <$
1^$
bz 0
bz C
bz 3$
1e$
b100 :$
1`$
1&#
1?
05$
0B
1a$
1_$
1J$
b100 c
b100 -
b100 b
b100 /
b100 F
b100 ;$
1[$
b11 d
1#
#40000
1@#
0L#
1X#
1D#
0P#
b1010 .#
1\#
1C#
0O#
1[#
b1010 4
b1010 @
b1010 $#
0#
b1010 $
b1010 '
b1010 8
b1010 >
b1010 A
#45000
0y
1'"
0}
b10 s
1+"
0{
1)"
z7#
zC#
zO#
z[#
zg#
zs#
z!$
z-$
0!"
b10 q
1-"
bz 4
bz @
bz $#
1I#
1a#
1n
0&#
0?
1K#
1B#
b1011 .
b1011 J
b1011 f
1c#
1Z#
b101 c
b1000 -
b1000 b
1G#
1F#
1E#
10#
b1010 *
b1010 H
b1010 A%
1_#
b1010 ,#
1^#
1]#
1H#
b100 d
1A#
b1010 2
b1010 2$
b1010 ?%
b1010 3
b1010 -#
b1010 1$
1Y#
1#
#50000
0#
#55000
0y
0'"
03"
1?"
1K"
1W"
1c"
1o"
1{"
0|
0*"
06"
1B"
1N"
1Z"
1f"
1r"
1~"
0}
0+"
07"
1C"
1O"
1["
1g"
1s"
b111111000 s
1!#
10"
0$"
b111110101 *
b111110101 H
b111110101 A%
b111111000 5
b111111000 h
b111111000 i
1k
12"
0&"
1G
1@%
1g
0n
1."
1,"
1u
0""
0~
b10 ;
b111111000 .
b111111000 J
b111111000 f
b111 c
b110000 -
b110000 b
1("
b10 6
b10 I
b10 r
0z
b101 d
1#
#60000
0#
#65000
0B$
0Z$
1f$
0F$
0^$
b1000 <$
1j$
0D$
0\$
1h$
z|
zB"
zZ"
zf"
zr"
z~"
00"
0)"
1H"
1A"
1T"
1M"
1`"
1Y"
1l"
1e"
1x"
1q"
1}"
0H$
0`$
b1000 :$
1l$
0?$
b1010 *
b1010 H
b1010 A%
0k
z*"
z6"
zN"
02"
0-"
1J"
1E"
1V"
1Q"
1b"
1]"
1n"
1i"
1z"
1u"
b111111000 q
1##
18$
0A$
0G
0@%
0g
bz 5
bz h
bz i
0."
0,"
0u
1F"
1D"
1/"
1R"
1P"
1;"
1^"
1\"
1G"
1j"
1h"
1S"
1v"
1t"
1_"
b11111000 ;
1"#
1k"
1a
b1000 c
0=$
01
b1000000000 -
b1000000000 b
b10 .
b10 J
b10 f
b111 d
0("
1@"
1L"
1X"
1d"
1p"
b111111000 6
b111111000 I
b111111000 r
1|"
1#
#70000
0#
#75000
1o$
0c$
1q$
0e$
1O
08$
1m$
1k$
1V$
0a$
0_$
0J$
b100 c
b1000000 -
b1000000 b
1g$
b1000 /
b1000 F
b1000 ;$
0[$
b1000 d
1#
#80000
0#
#85000
0?"
b111110000 s
0C"
0A"
b111110000 q
0E"
0S
0V
0U
1n
0O
bz00 Q
0^
b110 c
b1000 -
b1000 b
0_
1]
1K
b100 d
b1 +
b1 N
b1 P
1`
1#
#90000
0#
#95000
0y
1'"
03"
1?"
1K"
1W"
1c"
1o"
1{"
0|
1*"
06"
1B"
1N"
1Z"
1f"
1r"
1~"
0}
1+"
07"
1C"
1O"
1["
1g"
1s"
b111111010 s
1!#
0H"
b111111010 5
b111111010 h
b111111010 i
1k
0J"
1g
0n
0F"
0D"
0/"
b11110000 ;
b111111010 .
b111111010 J
b111111010 f
b111 c
b10000 -
b10000 b
b111110000 6
b111110000 I
b111110000 r
0@"
b110 d
1#
#100000
0#
#105000
0f$
1r$
0j$
b10000 <$
1v$
0h$
1t$
z|
10"
1)"
1H"
1A"
0l$
b10000 :$
1x$
0k
z*"
z6"
zB"
zN"
zZ"
zf"
zr"
z~"
12"
1-"
1J"
b111111010 q
1E"
18$
0g
bz 5
bz h
bz i
1."
1,"
1u
1F"
1D"
1/"
b11111010 ;
b1000 c
b1000000000 -
b1000000000 b
b100 .
b100 J
b100 f
b111 d
1("
b111111010 6
b111111010 I
b111111010 r
1@"
1#
#110000
0#
#115000
1S
1V
1U
1{$
0o$
bz01 Q
1^
1}$
0q$
1O
08$
1y$
1w$
1b$
0m$
0k$
0V$
b100 c
b1000000 -
b1000000 b
1s$
b10000 /
b10000 F
b10000 ;$
0g$
b1000 d
1#
#120000
0#
#125000
0'"
13"
0?"
0+"
17"
b111110100 s
0C"
0)"
15"
0A"
0-"
19"
b111110100 q
0E"
0Z
0Y
0S
0V
0U
1n
0O
0T
bz00 Q
0^
b110 c
b1000 -
b1000 b
0W
1R
1L
1_
0]
0K
b100 d
1X
b10 +
b10 N
b10 P
0`
1#
#130000
0#
#135000
0y
1'"
13"
1?"
1K"
1W"
1c"
1o"
1{"
0|
1*"
16"
1B"
1N"
1Z"
1f"
1r"
1~"
0}
1+"
17"
1C"
1O"
1["
1g"
1s"
b111111110 s
1!#
0H"
1<"
00"
b111111110 5
b111111110 h
b111111110 i
1k
0J"
1>"
02"
1g
0n
0F"
0D"
0/"
1:"
18"
1#"
0."
0,"
0u
b11110100 ;
b111111110 .
b111111110 J
b111111110 f
b111 c
b10000 -
b10000 b
0@"
14"
b111110100 6
b111110100 I
b111110100 r
0("
b110 d
1#
#140000
0#
#145000
0r$
1~$
0v$
b100000 <$
1$%
0t$
1"%
z|
zB"
10"
1)"
1H"
1A"
0x$
b100000 :$
1&%
0k
z*"
z6"
zN"
zZ"
zf"
zr"
z~"
12"
1-"
1J"
b111111110 q
1E"
18$
0g
bz 5
bz h
bz i
1."
1,"
1u
1F"
1D"
1/"
b11111110 ;
b1000 c
b1000000000 -
b1000000000 b
b1000 .
b1000 J
b1000 f
b111 d
1("
b111111110 6
b111111110 I
b111111110 r
1@"
1#
#150000
0#
#155000
1)%
0{$
1+%
0}$
1O
08$
1'%
1%%
1n$
0y$
0w$
0b$
b100 c
b1000000 -
b1000000 b
1!%
b100000 /
b100000 F
b100000 ;$
0s$
b1000 d
1#
#160000
0#
#165000
0'"
b111111100 s
0+"
0Z
0Y
0)"
0T
b111111100 q
0-"
0S
0V
0U
1n
0O
bz00 Q
0^
b110 c
b1000 -
b1000 b
0_
1]
1K
b100 d
b11 +
b11 N
b11 P
1`
1#
#170000
0#
#175000
0y
1'"
13"
0?"
0K"
0W"
0c"
0o"
0{"
0|
1*"
16"
0B"
0N"
0Z"
0f"
0r"
0~"
0}
1+"
17"
0C"
0O"
0["
0g"
0s"
b110 s
0!#
00"
b110 5
b110 h
b110 i
1k
02"
1g
0n
0."
0,"
0u
b11111100 ;
b110 .
b110 J
b110 f
b111 c
b10000 -
b10000 b
b111111100 6
b111111100 I
b111111100 r
0("
b110 d
1#
#180000
0#
#185000
1B$
1F$
1D$
0~$
1,%
1H$
0$%
b1000001 <$
10%
1?$
0"%
1.%
z|
zB"
zZ"
zf"
zr"
z~"
10"
1)"
0H"
0A"
0T"
0M"
0`"
0Y"
0l"
0e"
0x"
0q"
0}"
1A$
0&%
b1000001 :$
12%
0k
z*"
z6"
zN"
12"
1-"
0J"
0E"
0V"
0Q"
0b"
0]"
0n"
0i"
0z"
0u"
b110 q
0##
1=$
11
18$
0g
bz 5
bz h
bz i
1."
1,"
1u
0F"
0D"
0/"
0R"
0P"
0;"
0^"
0\"
0G"
0j"
0h"
0S"
0v"
0t"
0_"
b110 ;
0"#
0k"
0a
b1000 c
b1000000000 -
b1000000000 b
b10000 .
b10000 J
b10000 f
b111 d
1("
0@"
0L"
0X"
0d"
0p"
b110 6
b110 I
b110 r
0|"
1#
#190000
0#
#195000
1Z
1Y
1T
1S
1V
1U
15%
0)%
1K$
bz11 Q
1^
17%
0+%
1M$
1O
08$
13%
11%
1z$
0'%
0%%
0n$
1I$
1G$
b100 c
b1000000 -
b1000000 b
1-%
0!%
b1000001 /
b1000001 F
b1000001 ;$
1C$
b1000 d
1#
#200000
0#
#205000
0'"
1?"
0+"
b1100 s
1C"
0)"
1A"
0-"
b1100 q
1E"
0Z
0Y
0S
0V
0U
1n
0O
0T
bz00 Q
0^
b101 c
b1000 -
b1000 b
1W
0R
0L
0[
1M
1_
0]
0K
b100 d
0X
1\
b100 +
b100 N
b100 P
0`
1#
#210000
0#
#215000
0y
1'"
03"
0?"
0K"
0W"
0c"
0o"
0{"
0|
1*"
06"
0B"
0N"
0Z"
0f"
0r"
0~"
0}
1+"
07"
0C"
0O"
0["
0g"
0s"
b10 s
0!#
1H"
00"
b111110101 *
b111110101 H
b111110101 A%
b10 5
b10 h
b10 i
1k
1J"
02"
1G
1@%
1g
0n
1F"
1D"
1/"
0."
0,"
0u
b1100 ;
b10 .
b10 J
b10 f
b111 c
b110000 -
b110000 b
1@"
b1100 6
b1100 I
b1100 r
0("
b101 d
1#
#220000
0#
#225000
1N$
0,%
18%
1R$
00%
b10000011 <$
1<%
1P$
0.%
1:%
z|
z6"
10"
1)"
0<"
05"
0H"
0A"
1T$
02%
b10000011 :$
1>%
b1010 *
b1010 H
b1010 A%
0k
z*"
zB"
zN"
zZ"
zf"
zr"
z~"
12"
1-"
0>"
09"
0J"
b10 q
0E"
18$
0G
0@%
0g
bz 5
bz h
bz i
1."
1,"
1u
0:"
08"
0#"
0F"
0D"
0/"
b10 ;
b1000 c
b1000000000 -
b1000000000 b
b1100 .
b1100 J
b1100 f
b111 d
1("
04"
b10 6
b10 I
b10 r
0@"
1#
#230000
0#
#235000
1v
05%
1W$
1x
07%
1Y$
1O
08$
1=%
1(%
1t
1o
03%
01%
0z$
1U$
1S$
1>$
b100 c
b1000000 -
b1000000 b
19%
0-%
b10000011 /
b10000011 F
b10000011 ;$
1O$
b1000 d
1#
#240000
0#
#245000
1y
0'"
13"
1}
0+"
b101 s
17"
1{
0)"
15"
1!"
0-"
b101 q
19"
0S
0V
0U
1n
0O
bz00 Q
0^
b101 c
b1000 -
b1000 b
0_
1]
1K
b100 d
b101 +
b101 N
b101 P
1`
1#
#250000
0#
#255000
1y
1'"
03"
1?"
1K"
1W"
1c"
1o"
1{"
1|
1*"
06"
1B"
1N"
1Z"
1f"
1r"
1~"
1}
1+"
07"
1C"
1O"
1["
1g"
1s"
b111111011 s
1!#
1<"
00"
1$"
b111110101 *
b111110101 H
b111110101 A%
b111111011 5
b111111011 h
b111111011 i
1k
1>"
02"
1&"
1G
1@%
1g
0n
1:"
18"
1#"
0."
0,"
0u
1""
1~
b101 ;
b111111011 .
b111111011 J
b111111011 f
b111 c
b110000 -
b110000 b
14"
0("
b101 6
b101 I
b101 r
1z
b101 d
1#
#260000
0#
#265000
0B$
0F$
0D$
1Z$
08%
0H$
1^$
b110 <$
0<%
0?$
1\$
0:%
z|
z6"
zN"
zZ"
zf"
zr"
z~"
10"
1)"
0<"
05"
1H"
1A"
1T"
1M"
1`"
1Y"
1l"
1e"
1x"
1q"
1}"
0A$
1`$
b110 :$
0>%
b1010 *
b1010 H
b1010 A%
0k
z*"
zB"
12"
1-"
0>"
09"
1J"
1E"
1V"
1Q"
1b"
1]"
1n"
1i"
1z"
1u"
b111111011 q
1##
0=$
01
18$
0G
0@%
0g
bz 5
bz h
bz i
1."
1,"
1u
0:"
08"
0#"
1F"
1D"
1/"
1R"
1P"
1;"
1^"
1\"
1G"
1j"
1h"
1S"
1v"
1t"
1_"
b11111011 ;
1"#
1k"
1a
b1000 c
b1000000000 -
b1000000000 b
b101 .
b101 J
b101 f
b111 d
1("
04"
1@"
1L"
1X"
1d"
1p"
b111111011 6
b111111011 I
b111111011 r
1|"
1#
#270000
0#
#275000
1S
1V
1U
0v
1c$
0K$
bz01 Q
1^
0x
1e$
0M$
1O
08$
0=%
0(%
0t
0o
1a$
1_$
1J$
0I$
0G$
b100 c
b1000000 -
b1000000 b
09%
1[$
b110 /
b110 F
b110 ;$
0C$
b1000 d
1#
#280000
0#
#285000
0y
13"
0?"
0}
17"
b111110110 s
0C"
0{
15"
0A"
0!"
19"
b111110110 q
0E"
0Z
0Y
0S
0V
0U
1n
0O
0T
bz00 Q
0^
b110 c
b1000 -
b1000 b
0W
1R
1L
1_
0]
0K
b100 d
1X
b110 +
b110 N
b110 P
0`
1#
#290000
0#
#295000
0y
0'"
03"
0?"
0K"
0W"
0c"
0o"
0{"
0|
0*"
06"
0B"
0N"
0Z"
0f"
0r"
0~"
0}
0+"
07"
0C"
0O"
0["
0g"
0s"
b0 s
0!#
0H"
1<"
0$"
b0 5
b0 h
b0 i
1k
0J"
1>"
0&"
1g
0n
0F"
0D"
0/"
1:"
18"
1#"
0""
0~
b11110110 ;
b0 .
b0 J
b0 f
b111 c
b10000 -
b10000 b
0@"
14"
b111110110 6
b111110110 I
b111110110 r
0z
b110 d
1#
#300000
0#
#305000
1B$
1F$
1D$
0N$
1f$
1H$
0R$
b1101 <$
1j$
1?$
0P$
1h$
z|
z6"
zN"
zZ"
zf"
zr"
z~"
00"
0)"
0<"
05"
0T"
0M"
0`"
0Y"
0l"
0e"
0x"
0q"
0}"
1A$
0T$
b1101 :$
1l$
0k
z*"
zB"
02"
0-"
0>"
09"
0V"
0Q"
0b"
0]"
0n"
0i"
0z"
0u"
b0 q
0##
1=$
11
18$
0g
bz 5
bz h
bz i
0."
0,"
0u
0:"
08"
0#"
0R"
0P"
0;"
0^"
0\"
0G"
0j"
0h"
0S"
0v"
0t"
0_"
b0 ;
0"#
0k"
0a
b1000 c
b1000000000 -
b1000000000 b
b1010 .
b1010 J
b1010 f
b111 d
0("
04"
0L"
0X"
0d"
0p"
b0 6
b0 I
b0 r
0|"
1#
#310000
0#
#315000
1o$
0W$
1K$
1q$
0Y$
1M$
1O
08$
1m$
1k$
1V$
0U$
0S$
0>$
1I$
1G$
b100 c
b1000000 -
b1000000 b
1g$
0O$
b1101 /
b1101 F
b1101 ;$
1C$
b1000 d
1#
#320000
0#
#325000
0Z
0Y
0T
0S
0V
0U
1,
1n
0O
bz00 Q
0^
b101 c
b1000 -
b1000 b
0_
1]
1K
b100 d
b111 +
b111 N
b111 P
1`
1#
#330000
0#
#335000
0y
1'"
13"
0?"
1K"
1W"
1c"
1o"
1{"
0|
1*"
16"
0B"
1N"
1Z"
1f"
1r"
1~"
0}
1+"
17"
0C"
1O"
1["
1g"
1s"
b111110110 s
1!#
b111110110 .
b111110110 J
b111110110 f
b111110101 *
b111110101 H
b111110101 A%
b111110110 5
b111110110 h
b111110110 i
1k
1G
1@%
1g
0n
b111 c
b110000 -
b110000 b
b101 d
1#
#340000
0#
#345000
0B$
0F$
0D$
1N$
0Z$
1r$
0H$
1R$
0^$
b11010 <$
1v$
0?$
1P$
0\$
1t$
z|
z6"
zZ"
zf"
zr"
z~"
10"
1)"
1<"
15"
1T"
1M"
1`"
1Y"
1l"
1e"
1x"
1q"
1}"
0A$
1T$
0`$
b11010 :$
1x$
b1010 *
b1010 H
b1010 A%
0k
z*"
zB"
zN"
12"
1-"
1>"
19"
1V"
1Q"
1b"
1]"
1n"
1i"
1z"
1u"
b111110110 q
1##
0=$
01
18$
0G
0@%
0g
bz 5
bz h
bz i
1."
1,"
1u
1:"
18"
1#"
1R"
1P"
1;"
1^"
1\"
1G"
1j"
1h"
1S"
1v"
1t"
1_"
b11110110 ;
1"#
1k"
1a
b1000 c
b1000000000 -
b1000000000 b
b0 .
b0 J
b0 f
b111 d
1("
14"
1L"
1X"
1d"
1p"
b111110110 6
b111110110 I
b111110110 r
1|"
1#
#350000
0#
#355000
1{$
0c$
1W$
0K$
1}$
0e$
1Y$
0M$
08$
1y$
1w$
1b$
0a$
0_$
0J$
1U$
1S$
1>$
0I$
0G$
b1001 c
b0 -
b0 b
1s$
0[$
1O$
b11010 /
b11010 F
b11010 ;$
0C$
b1000 d
1#
#360000
0#
#365000
0y
0'"
03"
0?"
0K"
0W"
0c"
0o"
0{"
0|
0*"
06"
0B"
0N"
0Z"
0f"
0r"
0~"
0}
0+"
07"
0C"
0O"
0["
0g"
0s"
b0 s
0!#
b0 5
b0 h
b0 i
1k
1g
b1010 c
b10000 -
b10000 b
b1001 d
1#
#370000
0#
#375000
0}"
0x"
0q"
0l"
0e"
0`"
0Y"
0T"
0M"
0<"
05"
00"
0)"
z|
z*"
z6"
zB"
zN"
zZ"
zf"
zr"
z~"
b0 !
b0 (
b0 )
b0 <
b0 D
0k
0##
0z"
0u"
0n"
0i"
0b"
0]"
0V"
0Q"
0>"
09"
02"
b0 q
0-"
bz 5
bz h
bz i
1=
0g
0"#
0k"
0a
0v"
0t"
0_"
0j"
0h"
0S"
0^"
0\"
0G"
0R"
0P"
0;"
0:"
08"
0#"
0."
0,"
0u
b0 ;
b1010 .
b1010 J
b1010 f
b1011 c
b10000000 -
b10000000 b
0|"
0p"
0d"
0X"
0L"
04"
b0 6
b0 I
b0 r
0("
b1010 d
1#
#380000
0#
#385000
b11010 !
b11010 (
b11010 )
b11010 <
b11010 D
1E
0=
b1100 c
b100000000 -
b100000000 b
b1011 d
1#
#390000
0#
#395000
bz !
bz (
bz )
bz <
bz D
0E
b0 c
1"
b0 -
b0 b
b1100 d
1#
#400000
0#
#405000
0"
b0 d
1#
#410000
0#
#415000
1#
#420000
0#
#425000
1#
#430000
0#
#435000
1#
