Analysis & Synthesis report for task_1
Sun Oct 23 21:25:33 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MAIN|rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm|transmitter_state
 11. State Machine - |MAIN|rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state
 12. State Machine - |MAIN|textmode_controller_1c:textm_ctrl|cursor_controller:cursor_controller_inst|cursor_controller_state
 13. State Machine - |MAIN|textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|textmode_controller_state
 14. State Machine - |MAIN|output_logic:output|vga_state
 15. State Machine - |MAIN|ps2_ascii:ps2_ascii0|keyboard_state
 16. State Machine - |MAIN|ps2_keyboard_controller:ps2_keyboard_ctrl|keyboard_state
 17. State Machine - |MAIN|ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_transceiver_state
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Registers Added for RAM Pass-Through Logic
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0|altsyncram_03e1:auto_generated
 26. Source assignments for rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated
 27. Source assignments for fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated
 28. Source assignments for rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated
 29. Source assignments for textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_07v:auto_generated
 30. Source assignments for ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0|altsyncram_j6v:auto_generated
 31. Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: sync:sync0
 33. Parameter Settings for User Entity Instance: sync:sync1
 34. Parameter Settings for User Entity Instance: ps2_keyboard_controller:ps2_keyboard_ctrl
 35. Parameter Settings for User Entity Instance: ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst
 36. Parameter Settings for User Entity Instance: ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst
 37. Parameter Settings for User Entity Instance: fifo_1c1r1w:fifo
 38. Parameter Settings for User Entity Instance: fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst
 39. Parameter Settings for User Entity Instance: textmode_controller_1c:textm_ctrl
 40. Parameter Settings for User Entity Instance: textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller
 41. Parameter Settings for User Entity Instance: textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst
 42. Parameter Settings for User Entity Instance: textmode_controller_1c:textm_ctrl|cursor_controller:cursor_controller_inst
 43. Parameter Settings for User Entity Instance: seven_segment_display:seven_segm_display
 44. Parameter Settings for User Entity Instance: rs232_controller:rs232
 45. Parameter Settings for User Entity Instance: rs232_controller:rs232|sync:sync_rx
 46. Parameter Settings for User Entity Instance: rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm
 47. Parameter Settings for User Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_rx
 48. Parameter Settings for User Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst
 49. Parameter Settings for User Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_tx
 50. Parameter Settings for User Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst
 51. Parameter Settings for User Entity Instance: rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm
 52. Parameter Settings for Inferred Entity Instance: textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0
 53. Parameter Settings for Inferred Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0
 54. Parameter Settings for Inferred Entity Instance: fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0
 55. Parameter Settings for Inferred Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0
 56. Parameter Settings for Inferred Entity Instance: textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0
 57. Parameter Settings for Inferred Entity Instance: ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0
 58. altpll Parameter Settings by Entity Instance
 59. altsyncram Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "rs232_controller:rs232"
 61. Port Connectivity Checks: "ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst"
 62. Port Connectivity Checks: "sync:sync0"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 23 21:25:33 2016      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; task_1                                     ;
; Top-level Entity Name              ; MAIN                                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,052                                      ;
;     Total combinational functions  ; 863                                        ;
;     Dedicated logic registers      ; 545                                        ;
; Total registers                    ; 545                                        ;
; Total pins                         ; 50                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 106,880                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; MAIN               ; task_1             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ../src/serial_port/src/serial_port_receiver_beh.vhd            ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/serial_port/src/serial_port_receiver_beh.vhd              ;         ;
; ../src/serial_port/src/serial_port_receiver.vhd                ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/serial_port/src/serial_port_receiver.vhd                  ;         ;
; ../src/serial_port/src/rs232_controller.vhd                    ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/serial_port/src/rs232_controller.vhd                      ;         ;
; ../src/main.vhd                                                ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/main.vhd                                                  ;         ;
; ../src/textmode_controller/src/ltm/display_controller_pkg.vhd  ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/ltm/display_controller_pkg.vhd    ;         ;
; ../src/textmode_controller/src/ltm/display_controller.vhd      ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/ltm/display_controller.vhd        ;         ;
; ../src/textmode_controller/src/video_ram_pkg.vhd               ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/video_ram_pkg.vhd                 ;         ;
; ../src/textmode_controller/src/video_ram.vhd                   ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/video_ram.vhd                     ;         ;
; ../src/textmode_controller/src/textmode_controller_pkg.vhd     ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/textmode_controller_pkg.vhd       ;         ;
; ../src/textmode_controller/src/textmode_controller_fsm.vhd     ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/textmode_controller_fsm.vhd       ;         ;
; ../src/textmode_controller/src/textmode_controller_1c.vhd      ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/textmode_controller_1c.vhd        ;         ;
; ../src/textmode_controller/src/font_rom_beh.vhd                ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/font_rom_beh.vhd                  ;         ;
; ../src/textmode_controller/src/font_rom.vhd                    ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/font_rom.vhd                      ;         ;
; ../src/textmode_controller/src/font_pkg.vhd                    ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/font_pkg.vhd                      ;         ;
; ../src/textmode_controller/src/cursor_controller_pkg.vhd       ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/cursor_controller_pkg.vhd         ;         ;
; ../src/textmode_controller/src/cursor_controller.vhd           ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/textmode_controller/src/cursor_controller.vhd             ;         ;
; ../src/synchronizer/src/sync_beh.vhd                           ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/synchronizer/src/sync_beh.vhd                             ;         ;
; ../src/synchronizer/src/sync.vhd                               ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/synchronizer/src/sync.vhd                                 ;         ;
; ../src/seven_segment_display/src/seven_segment_display_beh.vhd ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/seven_segment_display/src/seven_segment_display_beh.vhd   ;         ;
; ../src/seven_segment_display/src/seven_segment_display.vhd     ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/seven_segment_display/src/seven_segment_display.vhd       ;         ;
; ../src/serial_port/src/serial_port_transmitter_beh.vhd         ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/serial_port/src/serial_port_transmitter_beh.vhd           ;         ;
; ../src/serial_port/src/serial_port_transmitter.vhd             ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/serial_port/src/serial_port_transmitter.vhd               ;         ;
; ../src/rom/src/rom_sync_1r_beh.vhd                             ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/rom/src/rom_sync_1r_beh.vhd                               ;         ;
; ../src/rom/src/rom_sync_1r.vhd                                 ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/rom/src/rom_sync_1r.vhd                                   ;         ;
; ../src/rom/src/rom_pkg.vhd                                     ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/rom/src/rom_pkg.vhd                                       ;         ;
; ../src/ram/src/ram_pkg.vhd                                     ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ram/src/ram_pkg.vhd                                       ;         ;
; ../src/ram/src/fifo_1c1r1w_mixed.vhd                           ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ram/src/fifo_1c1r1w_mixed.vhd                             ;         ;
; ../src/ram/src/fifo_1c1r1w.vhd                                 ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ram/src/fifo_1c1r1w.vhd                                   ;         ;
; ../src/ram/src/dp_ram_1c1r1w_beh.vhd                           ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ram/src/dp_ram_1c1r1w_beh.vhd                             ;         ;
; ../src/ram/src/dp_ram_1c1r1w.vhd                               ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ram/src/dp_ram_1c1r1w.vhd                                 ;         ;
; ../src/ps2_ascii/src/ps2_ascii_struct.vhd                      ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ps2_ascii/src/ps2_ascii_struct.vhd                        ;         ;
; ../src/ps2_ascii/src/ps2_ascii.vhd                             ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ps2_ascii/src/ps2_ascii.vhd                               ;         ;
; ../src/ps2/src/ps2_transceiver_pkg.vhd                         ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ps2/src/ps2_transceiver_pkg.vhd                           ;         ;
; ../src/ps2/src/ps2_transceiver_beh.vhd                         ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ps2/src/ps2_transceiver_beh.vhd                           ;         ;
; ../src/ps2/src/ps2_transceiver.vhd                             ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ps2/src/ps2_transceiver.vhd                               ;         ;
; ../src/ps2/src/ps2_keyboard_controller_beh.vhd                 ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ps2/src/ps2_keyboard_controller_beh.vhd                   ;         ;
; ../src/ps2/src/ps2_keyboard_controller.vhd                     ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/ps2/src/ps2_keyboard_controller.vhd                       ;         ;
; ../src/output_logic/src/output_logic_beh.vhd                   ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/output_logic/src/output_logic_beh.vhd                     ;         ;
; ../src/output_logic/src/output_logic.vhd                       ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/output_logic/src/output_logic.vhd                         ;         ;
; ../src/math/src/math_pkg.vhd                                   ; yes             ; User VHDL File                                        ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/math/src/math_pkg.vhd                                     ;         ;
; ../src/pll/pll.vhd                                             ; yes             ; User Wizard-Generated File                            ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/src/pll/pll.vhd                                               ;         ;
; altpll.tdf                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                              ;         ;
; aglobal150.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                          ;         ;
; stratix_pll.inc                                                ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                         ;         ;
; stratixii_pll.inc                                              ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;         ;
; cycloneii_pll.inc                                              ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;         ;
; db/pll_altpll.v                                                ; yes             ; Auto-Generated Megafunction                           ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/quartus_de2-115/db/pll_altpll.v                               ;         ;
; altsyncram.tdf                                                 ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                                          ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                                                    ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                                                 ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; a_rdenreg.inc                                                  ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                                                     ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                                                   ; yes             ; Megafunction                                          ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_03e1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/quartus_de2-115/db/altsyncram_03e1.tdf                        ;         ;
; db/altsyncram_36n1.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/quartus_de2-115/db/altsyncram_36n1.tdf                        ;         ;
; db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif                  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/quartus_de2-115/db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif ;         ;
; db/altsyncram_07v.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/quartus_de2-115/db/altsyncram_07v.tdf                         ;         ;
; db/altsyncram_j6v.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Dropbox/2017 Winter/DDCA/Lab_1/DDCA_1/quartus_de2-115/db/altsyncram_j6v.tdf                         ;         ;
+----------------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,052                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 863                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 393                                                                         ;
;     -- 3 input functions                    ; 212                                                                         ;
;     -- <=2 input functions                  ; 258                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 736                                                                         ;
;     -- arithmetic mode                      ; 127                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 545                                                                         ;
;     -- Dedicated logic registers            ; 545                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 50                                                                          ;
; Total memory bits                           ; 106880                                                                      ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 603                                                                         ;
; Total fan-out                               ; 5500                                                                        ;
; Average fan-out                             ; 3.51                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |MAIN                                                       ; 863 (0)           ; 545 (0)      ; 106880      ; 0            ; 0       ; 0         ; 50   ; 0            ; |MAIN                                                                                                                          ; work         ;
;    |fifo_1c1r1w:fifo|                                       ; 41 (19)           ; 52 (10)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|fifo_1c1r1w:fifo                                                                                                         ; work         ;
;       |dp_ram_1c1r1w:memory_inst|                           ; 22 (22)           ; 42 (42)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst                                                                               ; work         ;
;          |altsyncram:ram_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                                                          ; work         ;
;             |altsyncram_36n1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated                           ; work         ;
;    |output_logic:output|                                    ; 60 (60)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|output_logic:output                                                                                                      ; work         ;
;    |pll:pll0|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|pll:pll0                                                                                                                 ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|pll:pll0|altpll:altpll_component                                                                                         ; work         ;
;          |pll_altpll:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated                                                               ; work         ;
;    |ps2_ascii:ps2_ascii0|                                   ; 54 (54)           ; 21 (21)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|ps2_ascii:ps2_ascii0                                                                                                     ; work         ;
;       |rom_sync_1r:ascii_rom_inst|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst                                                                          ; work         ;
;          |altsyncram:Mux7_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0                                                    ; work         ;
;             |altsyncram_j6v:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0|altsyncram_j6v:auto_generated                      ; work         ;
;    |ps2_keyboard_controller:ps2_keyboard_ctrl|              ; 162 (17)          ; 110 (20)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|ps2_keyboard_controller:ps2_keyboard_ctrl                                                                                ; work         ;
;       |ps2_transceiver:ps2_transceiver_inst|                ; 145 (145)         ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst                                           ; work         ;
;    |rs232_controller:rs232|                                 ; 182 (0)           ; 181 (0)      ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232                                                                                                   ; work         ;
;       |fifo_1c1r1w:fifo_rx|                                 ; 41 (19)           ; 52 (10)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|fifo_1c1r1w:fifo_rx                                                                               ; work         ;
;          |dp_ram_1c1r1w:memory_inst|                        ; 22 (22)           ; 42 (42)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst                                                     ; work         ;
;             |altsyncram:ram_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                                ; work         ;
;                |altsyncram_36n1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated ; work         ;
;       |fifo_1c1r1w:fifo_tx|                                 ; 41 (19)           ; 52 (10)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|fifo_1c1r1w:fifo_tx                                                                               ; work         ;
;          |dp_ram_1c1r1w:memory_inst|                        ; 22 (22)           ; 42 (42)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst                                                     ; work         ;
;             |altsyncram:ram_rtl_0|                          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                                ; work         ;
;                |altsyncram_36n1:auto_generated|             ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated ; work         ;
;       |serial_port_receiver:serial_port_receiver_fsm|       ; 55 (55)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm                                                     ; work         ;
;       |serial_port_transmitter:serial_port_transmitter_fsm| ; 44 (44)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm                                               ; work         ;
;       |sync:sync_rx|                                        ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|rs232_controller:rs232|sync:sync_rx                                                                                      ; work         ;
;    |seven_segment_display:seven_segm_display|               ; 14 (14)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|seven_segment_display:seven_segm_display                                                                                 ; work         ;
;    |sync:sync0|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|sync:sync0                                                                                                               ; work         ;
;    |sync:sync1|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|sync:sync1                                                                                                               ; work         ;
;    |textmode_controller_1c:textm_ctrl|                      ; 350 (0)           ; 120 (0)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl                                                                                        ; work         ;
;       |cursor_controller:cursor_controller_inst|            ; 79 (79)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|cursor_controller:cursor_controller_inst                                               ; work         ;
;       |display_controller:display_controller_inst|          ; 110 (110)         ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|display_controller:display_controller_inst                                             ; work         ;
;       |font_rom:font_rom_inst|                              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst                                                                 ; work         ;
;          |altsyncram:Mux0_rtl_0|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0                                           ; work         ;
;             |altsyncram_07v:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_07v:auto_generated             ; work         ;
;       |textmode_controller_fsm:controller|                  ; 137 (137)         ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller                                                     ; work         ;
;       |video_ram:video_ram_inst|                            ; 24 (24)           ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst                                                               ; work         ;
;          |altsyncram:ram_rtl_0|                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0                                          ; work         ;
;             |altsyncram_03e1:auto_generated|                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MAIN|textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0|altsyncram_03e1:auto_generated           ; work         ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; Name                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif ;
; ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0|altsyncram_j6v:auto_generated|ALTSYNCRAM                      ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192  ; task_1.MAIN1.rtl.mif                          ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif ;
; textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_07v:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768 ; task_1.MAIN0.rtl.mif                          ;
; textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0|altsyncram_03e1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File    ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |MAIN|pll:pll0  ; ../src/pll/pll.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAIN|rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm|transmitter_state                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------+---------------------------------------------------+--------------------------------------------------------+----------------------------------------------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------+------------------------------------------+
; Name                                                   ; transmitter_state.TRANSMITTER_STATE_TRANSMIT_STOP ; transmitter_state.TRANSMITTER_STATE_TRANSMIT_STOP_NEXT ; transmitter_state.TRANSMITTER_STATE_TRANSMIT ; transmitter_state.TRANSMITTER_STATE_TRANSMIT_NEXT ; transmitter_state.TRANSMITTER_STATE_TRANSMIT_FIRST ; transmitter_state.TRANSMITTER_STATE_SEND_START_BIT ; transmitter_state.TRANSMITTER_STATE_NEW_DATA ; transmitter_state.TRANSMITTER_STATE_IDLE ;
+--------------------------------------------------------+---------------------------------------------------+--------------------------------------------------------+----------------------------------------------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------+------------------------------------------+
; transmitter_state.TRANSMITTER_STATE_IDLE               ; 0                                                 ; 0                                                      ; 0                                            ; 0                                                 ; 0                                                  ; 0                                                  ; 0                                            ; 0                                        ;
; transmitter_state.TRANSMITTER_STATE_NEW_DATA           ; 0                                                 ; 0                                                      ; 0                                            ; 0                                                 ; 0                                                  ; 0                                                  ; 1                                            ; 1                                        ;
; transmitter_state.TRANSMITTER_STATE_SEND_START_BIT     ; 0                                                 ; 0                                                      ; 0                                            ; 0                                                 ; 0                                                  ; 1                                                  ; 0                                            ; 1                                        ;
; transmitter_state.TRANSMITTER_STATE_TRANSMIT_FIRST     ; 0                                                 ; 0                                                      ; 0                                            ; 0                                                 ; 1                                                  ; 0                                                  ; 0                                            ; 1                                        ;
; transmitter_state.TRANSMITTER_STATE_TRANSMIT_NEXT      ; 0                                                 ; 0                                                      ; 0                                            ; 1                                                 ; 0                                                  ; 0                                                  ; 0                                            ; 1                                        ;
; transmitter_state.TRANSMITTER_STATE_TRANSMIT           ; 0                                                 ; 0                                                      ; 1                                            ; 0                                                 ; 0                                                  ; 0                                                  ; 0                                            ; 1                                        ;
; transmitter_state.TRANSMITTER_STATE_TRANSMIT_STOP_NEXT ; 0                                                 ; 1                                                      ; 0                                            ; 0                                                 ; 0                                                  ; 0                                                  ; 0                                            ; 1                                        ;
; transmitter_state.TRANSMITTER_STATE_TRANSMIT_STOP      ; 1                                                 ; 0                                                      ; 0                                            ; 0                                                 ; 0                                                  ; 0                                                  ; 0                                            ; 1                                        ;
+--------------------------------------------------------+---------------------------------------------------+--------------------------------------------------------+----------------------------------------------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAIN|rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state                                                                                                                                                                                                                                                                ;
+-----------------------------------------------+-----------------------------------------+------------------------------------+-----------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------+-------------------------------------+---------------------------+
; Name                                          ; receiver_state.STATE_MIDDLE_OF_STOP_BIT ; receiver_state.STATE_WAIT_STOP_BIT ; receiver_state.STATE_MIDDLE_OF_DATA_BIT ; receiver_state.STATE_WAIT_DATA_BIT ; receiver_state.STATE_GOTO_MIDDLE_OF_START_BIT ; receiver_state.STATE_MIDDLE_OF_START_BIT ; receiver_state.STATE_WAIT_START_BIT ; receiver_state.STATE_IDLE ;
+-----------------------------------------------+-----------------------------------------+------------------------------------+-----------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------+-------------------------------------+---------------------------+
; receiver_state.STATE_IDLE                     ; 0                                       ; 0                                  ; 0                                       ; 0                                  ; 0                                             ; 0                                        ; 0                                   ; 0                         ;
; receiver_state.STATE_WAIT_START_BIT           ; 0                                       ; 0                                  ; 0                                       ; 0                                  ; 0                                             ; 0                                        ; 1                                   ; 1                         ;
; receiver_state.STATE_MIDDLE_OF_START_BIT      ; 0                                       ; 0                                  ; 0                                       ; 0                                  ; 0                                             ; 1                                        ; 0                                   ; 1                         ;
; receiver_state.STATE_GOTO_MIDDLE_OF_START_BIT ; 0                                       ; 0                                  ; 0                                       ; 0                                  ; 1                                             ; 0                                        ; 0                                   ; 1                         ;
; receiver_state.STATE_WAIT_DATA_BIT            ; 0                                       ; 0                                  ; 0                                       ; 1                                  ; 0                                             ; 0                                        ; 0                                   ; 1                         ;
; receiver_state.STATE_MIDDLE_OF_DATA_BIT       ; 0                                       ; 0                                  ; 1                                       ; 0                                  ; 0                                             ; 0                                        ; 0                                   ; 1                         ;
; receiver_state.STATE_WAIT_STOP_BIT            ; 0                                       ; 1                                  ; 0                                       ; 0                                  ; 0                                             ; 0                                        ; 0                                   ; 1                         ;
; receiver_state.STATE_MIDDLE_OF_STOP_BIT       ; 1                                       ; 0                                  ; 0                                       ; 0                                  ; 0                                             ; 0                                        ; 0                                   ; 1                         ;
+-----------------------------------------------+-----------------------------------------+------------------------------------+-----------------------------------------+------------------------------------+-----------------------------------------------+------------------------------------------+-------------------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAIN|textmode_controller_1c:textm_ctrl|cursor_controller:cursor_controller_inst|cursor_controller_state                                                                               ;
+------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+
; Name                                     ; cursor_controller_state.CURSOR_BLINK_OFF ; cursor_controller_state.CURSOR_BLINK_ON ; cursor_controller_state.CURSOR_ON ; cursor_controller_state.CURSOR_OFF ;
+------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+
; cursor_controller_state.CURSOR_OFF       ; 0                                        ; 0                                       ; 0                                 ; 0                                  ;
; cursor_controller_state.CURSOR_ON        ; 0                                        ; 0                                       ; 1                                 ; 1                                  ;
; cursor_controller_state.CURSOR_BLINK_ON  ; 0                                        ; 1                                       ; 0                                 ; 1                                  ;
; cursor_controller_state.CURSOR_BLINK_OFF ; 1                                        ; 0                                       ; 0                                 ; 1                                  ;
+------------------------------------------+------------------------------------------+-----------------------------------------+-----------------------------------+------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAIN|textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|textmode_controller_state                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------+-------------------------------+--------------------------------------------+-----------------------------------+--------------------------------------+------------------------------------+-----------------------------------------------+---------------------------------------+----------------------------------+------------------------------------+--------------------------------+----------------------------------------+
; Name                                          ; textmode_controller_state.NOP ; textmode_controller_state.MOVE_CURSOR_NEXT ; textmode_controller_state.SET_CFG ; textmode_controller_state.CLEAR_LINE ; textmode_controller_state.NEW_LINE ; textmode_controller_state.SET_CURSOR_POSITION ; textmode_controller_state.DELETE_NEXT ; textmode_controller_state.DELETE ; textmode_controller_state.SET_CHAR ; textmode_controller_state.IDLE ; textmode_controller_state.CLEAR_SCREEN ;
+-----------------------------------------------+-------------------------------+--------------------------------------------+-----------------------------------+--------------------------------------+------------------------------------+-----------------------------------------------+---------------------------------------+----------------------------------+------------------------------------+--------------------------------+----------------------------------------+
; textmode_controller_state.CLEAR_SCREEN        ; 0                             ; 0                                          ; 0                                 ; 0                                    ; 0                                  ; 0                                             ; 0                                     ; 0                                ; 0                                  ; 0                              ; 0                                      ;
; textmode_controller_state.IDLE                ; 0                             ; 0                                          ; 0                                 ; 0                                    ; 0                                  ; 0                                             ; 0                                     ; 0                                ; 0                                  ; 1                              ; 1                                      ;
; textmode_controller_state.SET_CHAR            ; 0                             ; 0                                          ; 0                                 ; 0                                    ; 0                                  ; 0                                             ; 0                                     ; 0                                ; 1                                  ; 0                              ; 1                                      ;
; textmode_controller_state.DELETE              ; 0                             ; 0                                          ; 0                                 ; 0                                    ; 0                                  ; 0                                             ; 0                                     ; 1                                ; 0                                  ; 0                              ; 1                                      ;
; textmode_controller_state.DELETE_NEXT         ; 0                             ; 0                                          ; 0                                 ; 0                                    ; 0                                  ; 0                                             ; 1                                     ; 0                                ; 0                                  ; 0                              ; 1                                      ;
; textmode_controller_state.SET_CURSOR_POSITION ; 0                             ; 0                                          ; 0                                 ; 0                                    ; 0                                  ; 1                                             ; 0                                     ; 0                                ; 0                                  ; 0                              ; 1                                      ;
; textmode_controller_state.NEW_LINE            ; 0                             ; 0                                          ; 0                                 ; 0                                    ; 1                                  ; 0                                             ; 0                                     ; 0                                ; 0                                  ; 0                              ; 1                                      ;
; textmode_controller_state.CLEAR_LINE          ; 0                             ; 0                                          ; 0                                 ; 1                                    ; 0                                  ; 0                                             ; 0                                     ; 0                                ; 0                                  ; 0                              ; 1                                      ;
; textmode_controller_state.SET_CFG             ; 0                             ; 0                                          ; 1                                 ; 0                                    ; 0                                  ; 0                                             ; 0                                     ; 0                                ; 0                                  ; 0                              ; 1                                      ;
; textmode_controller_state.MOVE_CURSOR_NEXT    ; 0                             ; 1                                          ; 0                                 ; 0                                    ; 0                                  ; 0                                             ; 0                                     ; 0                                ; 0                                  ; 0                              ; 1                                      ;
; textmode_controller_state.NOP                 ; 1                             ; 0                                          ; 0                                 ; 0                                    ; 0                                  ; 0                                             ; 0                                     ; 0                                ; 0                                  ; 0                              ; 1                                      ;
+-----------------------------------------------+-------------------------------+--------------------------------------------+-----------------------------------+--------------------------------------+------------------------------------+-----------------------------------------------+---------------------------------------+----------------------------------+------------------------------------+--------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAIN|output_logic:output|vga_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+---------------------------------+-------------------------------------+---------------------------+------------------------------------+---------------------------------+--------------------------------------------------+----------------------------------------+--------------------------------------------+-----------------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+---------------------------------+-------------------------------------+--------------------------------------+-------------------------------+-----------------------+------------------------------------+---------------------------------+---------------------------+----------------------+---------------------------+----------------------+-----------------------+
; Name                                             ; vga_state.STATE_RS232_WAIT_FREE ; vga_state.STATE_RS232_WAIT_NOT_FREE ; vga_state.STATE_RS232_NEW ; vga_state.STATE_PROCESS_NEXT_RS232 ; vga_state.STATE_READ_NEXT_RS232 ; vga_state.STATE_CHANGE_COLOR_WAIT_BUTTON_RELEASE ; vga_state.STATE_CHANGE_COLOR_WAIT_FREE ; vga_state.STATE_CHANGE_COLOR_WAIT_NOT_FREE ; vga_state.STATE_CHANGE_COLOR_SET_CURSOR ; vga_state.STATE_NEXT_COLOR ; vga_state.STATE_FIRST_COLOR ; vga_state.STATE_CHANGE_COLOR ; vga_state.STATE_ERROR_IDLE ; vga_state.STATE_ERROR_WAIT_FREE ; vga_state.STATE_ERROR_WAIT_NOT_FREE ; vga_state.STATE_ERROR_SET_BACKGROUND ; vga_state.STATE_WAIT_NOT_FREE ; vga_state.STATE_ERROR ; vga_state.STATE_PROCESS_NEXT_ASCII ; vga_state.STATE_READ_NEXT_ASCII ; vga_state.STATE_ASCII_NEW ; vga_state.STATE_IDLE ; vga_state.STATE_WAIT_FREE ; vga_state.STATE_INIT ; vga_state.STATE_RESET ;
+--------------------------------------------------+---------------------------------+-------------------------------------+---------------------------+------------------------------------+---------------------------------+--------------------------------------------------+----------------------------------------+--------------------------------------------+-----------------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+---------------------------------+-------------------------------------+--------------------------------------+-------------------------------+-----------------------+------------------------------------+---------------------------------+---------------------------+----------------------+---------------------------+----------------------+-----------------------+
; vga_state.STATE_RESET                            ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 0                     ;
; vga_state.STATE_INIT                             ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 1                    ; 1                     ;
; vga_state.STATE_WAIT_FREE                        ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 1                         ; 0                    ; 1                     ;
; vga_state.STATE_IDLE                             ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 1                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_ASCII_NEW                        ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 1                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_READ_NEXT_ASCII                  ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 1                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_PROCESS_NEXT_ASCII               ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 1                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_ERROR                            ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 1                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_WAIT_NOT_FREE                    ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 1                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_ERROR_SET_BACKGROUND             ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 1                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_ERROR_WAIT_NOT_FREE              ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 1                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_ERROR_WAIT_FREE                  ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 1                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_ERROR_IDLE                       ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 1                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_CHANGE_COLOR                     ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 1                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_FIRST_COLOR                      ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 1                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_NEXT_COLOR                       ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 1                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_CHANGE_COLOR_SET_CURSOR          ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 1                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_CHANGE_COLOR_WAIT_NOT_FREE       ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 1                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_CHANGE_COLOR_WAIT_FREE           ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 1                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_CHANGE_COLOR_WAIT_BUTTON_RELEASE ; 0                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 1                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_READ_NEXT_RS232                  ; 0                               ; 0                                   ; 0                         ; 0                                  ; 1                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_PROCESS_NEXT_RS232               ; 0                               ; 0                                   ; 0                         ; 1                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_RS232_NEW                        ; 0                               ; 0                                   ; 1                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_RS232_WAIT_NOT_FREE              ; 0                               ; 1                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
; vga_state.STATE_RS232_WAIT_FREE                  ; 1                               ; 0                                   ; 0                         ; 0                                  ; 0                               ; 0                                                ; 0                                      ; 0                                          ; 0                                       ; 0                          ; 0                           ; 0                            ; 0                          ; 0                               ; 0                                   ; 0                                    ; 0                             ; 0                     ; 0                                  ; 0                               ; 0                         ; 0                    ; 0                         ; 0                    ; 1                     ;
+--------------------------------------------------+---------------------------------+-------------------------------------+---------------------------+------------------------------------+---------------------------------+--------------------------------------------------+----------------------------------------+--------------------------------------------+-----------------------------------------+----------------------------+-----------------------------+------------------------------+----------------------------+---------------------------------+-------------------------------------+--------------------------------------+-------------------------------+-----------------------+------------------------------------+---------------------------------+---------------------------+----------------------+---------------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAIN|ps2_ascii:ps2_ascii0|keyboard_state                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------+---------------------------+--------------------------------------+-----------------------------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------+-------------------------------+------------------------------+---------------------------+
; Name                                  ; keyboard_state.STATE_READ ; keyboard_state.STATE_DECODE_EXTENDED ; keyboard_state.STATE_DECODE ; keyboard_state.STATE_SHIFT_END2 ; keyboard_state.STATE_SHIFT_END1 ; keyboard_state.STATE_SHIFT_START2 ; keyboard_state.STATE_SHIFT_START1 ; keyboard_state.STATE_EXTENDED_RELEASE ; keyboard_state.STATE_EXTENDED ; keyboard_state.STATE_RELEASE ; keyboard_state.STATE_IDLE ;
+---------------------------------------+---------------------------+--------------------------------------+-----------------------------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------+-------------------------------+------------------------------+---------------------------+
; keyboard_state.STATE_IDLE             ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 0                         ;
; keyboard_state.STATE_RELEASE          ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 1                            ; 1                         ;
; keyboard_state.STATE_EXTENDED         ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 1                             ; 0                            ; 1                         ;
; keyboard_state.STATE_EXTENDED_RELEASE ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 1                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_SHIFT_START1     ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 1                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_SHIFT_START2     ; 0                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 1                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_SHIFT_END1       ; 0                         ; 0                                    ; 0                           ; 0                               ; 1                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_SHIFT_END2       ; 0                         ; 0                                    ; 0                           ; 1                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_DECODE           ; 0                         ; 0                                    ; 1                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_DECODE_EXTENDED  ; 0                         ; 1                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
; keyboard_state.STATE_READ             ; 1                         ; 0                                    ; 0                           ; 0                               ; 0                               ; 0                                 ; 0                                 ; 0                                     ; 0                             ; 0                            ; 1                         ;
+---------------------------------------+---------------------------+--------------------------------------+-----------------------------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+---------------------------------------+-------------------------------+------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAIN|ps2_keyboard_controller:ps2_keyboard_ctrl|keyboard_state                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------+----------------------+-----------------------------------+----------------------------+--------------------------------+-----------------------+----------------------------------------------+-------------------------------------+--------------------------------------------+-----------------------------------+------------------------------+------------------------------+---------------------+
; Name                                         ; keyboard_state.ERROR ; keyboard_state.NEW_DATA_AVAILABLE ; keyboard_state.OPERATIONAL ; keyboard_state.ENABLE_WAIT_ACK ; keyboard_state.ENABLE ; keyboard_state.SET_INDICATORS_VALUE_WAIT_ACK ; keyboard_state.SET_INDICATORS_VALUE ; keyboard_state.SET_INDICATORS_CMD_WAIT_ACK ; keyboard_state.SET_INDICATORS_CMD ; keyboard_state.INIT_WAIT_BAT ; keyboard_state.INIT_WAIT_ACK ; keyboard_state.INIT ;
+----------------------------------------------+----------------------+-----------------------------------+----------------------------+--------------------------------+-----------------------+----------------------------------------------+-------------------------------------+--------------------------------------------+-----------------------------------+------------------------------+------------------------------+---------------------+
; keyboard_state.INIT                          ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 0                   ;
; keyboard_state.INIT_WAIT_ACK                 ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 1                            ; 1                   ;
; keyboard_state.INIT_WAIT_BAT                 ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 1                            ; 0                            ; 1                   ;
; keyboard_state.SET_INDICATORS_CMD            ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 1                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.SET_INDICATORS_CMD_WAIT_ACK   ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 1                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.SET_INDICATORS_VALUE          ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 1                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.SET_INDICATORS_VALUE_WAIT_ACK ; 0                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 1                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.ENABLE                        ; 0                    ; 0                                 ; 0                          ; 0                              ; 1                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.ENABLE_WAIT_ACK               ; 0                    ; 0                                 ; 0                          ; 1                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.OPERATIONAL                   ; 0                    ; 0                                 ; 1                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.NEW_DATA_AVAILABLE            ; 0                    ; 1                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
; keyboard_state.ERROR                         ; 1                    ; 0                                 ; 0                          ; 0                              ; 0                     ; 0                                            ; 0                                   ; 0                                          ; 0                                 ; 0                            ; 0                            ; 1                   ;
+----------------------------------------------+----------------------+-----------------------------------+----------------------------+--------------------------------+-----------------------+----------------------------------------------+-------------------------------------+--------------------------------------------+-----------------------------------+------------------------------+------------------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MAIN|ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_transceiver_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------+------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+---------------------------------+--------------------------------------+-----------------------------------+----------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+------------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------------+----------------------------+
; Name                                           ; ps2_transceiver_state.RECEIVE_STOP ; ps2_transceiver_state.RECEIVE_WAIT_STOP ; ps2_transceiver_state.RECEIVE_PARITY ; ps2_transceiver_state.RECEIVE_WAIT_PARITY ; ps2_transceiver_state.RECEIVE_DATA7 ; ps2_transceiver_state.RECEIVE_WAIT_DATA7 ; ps2_transceiver_state.RECEIVE_DATA6 ; ps2_transceiver_state.RECEIVE_WAIT_DATA6 ; ps2_transceiver_state.RECEIVE_DATA5 ; ps2_transceiver_state.RECEIVE_WAIT_DATA5 ; ps2_transceiver_state.RECEIVE_DATA4 ; ps2_transceiver_state.RECEIVE_WAIT_DATA4 ; ps2_transceiver_state.RECEIVE_DATA3 ; ps2_transceiver_state.RECEIVE_WAIT_DATA3 ; ps2_transceiver_state.RECEIVE_DATA2 ; ps2_transceiver_state.RECEIVE_WAIT_DATA2 ; ps2_transceiver_state.RECEIVE_DATA1 ; ps2_transceiver_state.RECEIVE_WAIT_DATA1 ; ps2_transceiver_state.RECEIVE_DATA0 ; ps2_transceiver_state.RECEIVE_WAIT_DATA0 ; ps2_transceiver_state.RECEIVE_START ; ps2_transceiver_state.SEND_FINISH ; ps2_transceiver_state.SEND_READ_ACK ; ps2_transceiver_state.SEND_WAIT_ACK2 ; ps2_transceiver_state.SEND_WAIT_ACK1 ; ps2_transceiver_state.SEND_STOP ; ps2_transceiver_state.SEND_WAIT_STOP ; ps2_transceiver_state.SEND_PARITY ; ps2_transceiver_state.SEND_WAIT_PARITY ; ps2_transceiver_state.SEND_DATA7 ; ps2_transceiver_state.SEND_WAIT_DATA7 ; ps2_transceiver_state.SEND_DATA6 ; ps2_transceiver_state.SEND_WAIT_DATA6 ; ps2_transceiver_state.SEND_DATA5 ; ps2_transceiver_state.SEND_WAIT_DATA5 ; ps2_transceiver_state.SEND_DATA4 ; ps2_transceiver_state.SEND_WAIT_DATA4 ; ps2_transceiver_state.SEND_DATA3 ; ps2_transceiver_state.SEND_WAIT_DATA3 ; ps2_transceiver_state.SEND_DATA2 ; ps2_transceiver_state.SEND_WAIT_DATA2 ; ps2_transceiver_state.SEND_DATA1 ; ps2_transceiver_state.SEND_WAIT_DATA1 ; ps2_transceiver_state.SEND_DATA0 ; ps2_transceiver_state.SEND_WAIT_DATA0 ; ps2_transceiver_state.PREPARE_SEND_RELEASE_CLK ; ps2_transceiver_state.PREPARE_SEND_WAIT2 ; ps2_transceiver_state.PREPARE_SEND_DATA ; ps2_transceiver_state.PREPARE_SEND_WAIT1 ; ps2_transceiver_state.PREPARE_SEND_ASSIGN_CLK ; ps2_transceiver_state.IDLE ;
+------------------------------------------------+------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+---------------------------------+--------------------------------------+-----------------------------------+----------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+------------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------------+----------------------------+
; ps2_transceiver_state.IDLE                     ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 0                          ;
; ps2_transceiver_state.PREPARE_SEND_ASSIGN_CLK  ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 1                                             ; 1                          ;
; ps2_transceiver_state.PREPARE_SEND_WAIT1       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 1                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.PREPARE_SEND_DATA        ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 1                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.PREPARE_SEND_WAIT2       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 1                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.PREPARE_SEND_RELEASE_CLK ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA0          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA0               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA1          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA1               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA2          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA2               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA3          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA3               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA4          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA4               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA5          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA5               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA6          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA6               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_DATA7          ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 1                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_DATA7               ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 1                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_PARITY         ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 1                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_PARITY              ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 1                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_STOP           ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 1                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_STOP                ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 1                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_ACK1           ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 1                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_WAIT_ACK2           ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 1                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_READ_ACK            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 1                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.SEND_FINISH              ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_START            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA0       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA0            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA1       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA1            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA2       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA2            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA3       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA3            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA4       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA4            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA5       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA5            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA6       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA6            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_DATA7       ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 1                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_DATA7            ; 0                                  ; 0                                       ; 0                                    ; 0                                         ; 1                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_PARITY      ; 0                                  ; 0                                       ; 0                                    ; 1                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_PARITY           ; 0                                  ; 0                                       ; 1                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_WAIT_STOP        ; 0                                  ; 1                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
; ps2_transceiver_state.RECEIVE_STOP             ; 1                                  ; 0                                       ; 0                                    ; 0                                         ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                        ; 0                                   ; 0                                 ; 0                                   ; 0                                    ; 0                                    ; 0                               ; 0                                    ; 0                                 ; 0                                      ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                ; 0                                     ; 0                                              ; 0                                        ; 0                                       ; 0                                        ; 0                                             ; 1                          ;
+------------------------------------------------+------------------------------------+-----------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+------------------------------------------+-------------------------------------+-----------------------------------+-------------------------------------+--------------------------------------+--------------------------------------+---------------------------------+--------------------------------------+-----------------------------------+----------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+----------------------------------+---------------------------------------+------------------------------------------------+------------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                ; Latch Enable Signal                                                                                          ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receive_data_next[7] ; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state.STATE_MIDDLE_OF_DATA_BIT ; yes                    ;
; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receive_data_next[6] ; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state.STATE_MIDDLE_OF_DATA_BIT ; yes                    ;
; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receive_data_next[5] ; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state.STATE_MIDDLE_OF_DATA_BIT ; yes                    ;
; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receive_data_next[4] ; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state.STATE_MIDDLE_OF_DATA_BIT ; yes                    ;
; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receive_data_next[3] ; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state.STATE_MIDDLE_OF_DATA_BIT ; yes                    ;
; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receive_data_next[2] ; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state.STATE_MIDDLE_OF_DATA_BIT ; yes                    ;
; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receive_data_next[1] ; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state.STATE_MIDDLE_OF_DATA_BIT ; yes                    ;
; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receive_data_next[0] ; rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|receiver_state.STATE_MIDDLE_OF_DATA_BIT ; yes                    ;
; Number of user-specified and inferred latches = 8                                         ;                                                                                                              ;                        ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; Register name                                                                                   ; Reason for Removal                                                                                    ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+
; output_logic:output|textmode_instruction[3..7]                                                  ; Stuck at GND due to stuck port data_in                                                                ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_clk_internal ; Merged with ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_clk_hz ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|keyboard_state.ERROR                                  ; Lost fanout                                                                                           ;
; Total Number of Removed Registers = 7                                                           ;                                                                                                       ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 545   ;
; Number of registers using Synchronous Clear  ; 28    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 422   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 230   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                               ;
+--------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                ; Fan out ;
+--------------------------------------------------------------------------------------------------+---------+
; rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm|tx                    ; 1       ;
; textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|sig_cursor_color[3]         ; 1       ;
; textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|sig_cursor_color[1]         ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|empty_int                                             ; 4       ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_clk_hz        ; 2       ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_data_internal ; 2       ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_data_hz       ; 2       ;
; textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|cfg_register[0]             ; 2       ;
; textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|cfg_register[1]             ; 3       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10]        ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12]        ; 1       ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[2]  ; 5       ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_clk_last      ; 48      ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[2]   ; 49      ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16]        ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|empty_int                                             ; 5       ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16]                                  ; 1       ;
; fifo_1c1r1w:fifo|empty_int                                                                       ; 5       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24]        ; 1       ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24]                                  ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22]        ; 1       ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22]                                  ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20]        ; 1       ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20]                                  ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18]        ; 1       ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18]                                  ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14]        ; 1       ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14]                                  ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10]        ; 1       ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10]                                  ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12]        ; 1       ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12]                                  ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14]        ; 1       ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_data_sync[1]  ; 1       ;
; ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|ps2_clk_sync[1]   ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16]        ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18]        ; 1       ;
; rs232_controller:rs232|sync:sync_rx|sync[2]                                                      ; 8       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20]        ; 1       ;
; rs232_controller:rs232|sync:sync_rx|sync[1]                                                      ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22]        ; 1       ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24]        ; 1       ;
; Total number of inverted registers = 42                                                          ;         ;
+--------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                              ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------+
; Register Name                                                               ; Megafunction                                                         ; Type ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------+
; textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|data_out[0..15]  ; textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|ram_rtl_0 ; RAM  ;
; textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|decoded_char[0..7] ; textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|Mux0_rtl_0  ; ROM  ;
; ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|data[0..7]                  ; ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|Mux7_rtl_0           ; ROM  ;
+-----------------------------------------------------------------------------+----------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register Name                                                                             ; RAM Name                                                                       ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[0]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[1]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[2]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[3]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[4]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[5]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[6]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[7]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[8]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[9]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[11] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[13] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[15] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[17] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[19] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[21] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[23] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24] ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[0]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[1]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[2]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[3]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[4]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[5]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[6]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[7]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[8]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[9]                            ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[11]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[13]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[15]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[17]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[19]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[21]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[23]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24]                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0                           ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[0]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[1]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[2]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[3]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[4]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[5]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[6]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[7]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[8]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[9]  ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[10] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[11] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[12] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[13] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[14] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[15] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[16] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[17] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[18] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[19] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[20] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[21] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[22] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[23] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0_bypass[24] ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0 ;
+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |MAIN|rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm|transmit_data[1]     ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |MAIN|rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm|clk_cnt[10]          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; Yes        ; |MAIN|rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|clk_cnt[3]                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |MAIN|textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|x_cursor[4]                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |MAIN|textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|y_cursor[0]                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAIN|textmode_controller_1c:textm_ctrl|display_controller:display_controller_inst|vram_addr_colum[6] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |MAIN|textmode_controller_1c:textm_ctrl|display_controller:display_controller_inst|char[2]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |MAIN|textmode_controller_1c:textm_ctrl|display_controller:display_controller_inst|r[0]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MAIN|textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|sig_scroll_offset_next     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MAIN|textmode_controller_1c:textm_ctrl|cursor_controller:cursor_controller_inst|Selector27           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |MAIN|rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm|Selector6            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |MAIN|rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm|Selector1            ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |MAIN|textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller|Selector5                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |MAIN|rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|Selector2                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |MAIN|rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|Selector6                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |MAIN|rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|Selector0                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |MAIN|rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm|Selector5                  ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |MAIN|ps2_ascii:ps2_ascii0|Selector7                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |MAIN|ps2_ascii:ps2_ascii0|Selector10                                                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |MAIN|ps2_ascii:ps2_ascii0|Selector8                                                                  ;
; 13:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |MAIN|output_logic:output|Selector20                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |MAIN|output_logic:output|Selector14                                                                  ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; No         ; |MAIN|ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst|Selector30       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0|altsyncram_03e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0|altsyncram_36n1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0|altsyncram_07v:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0|altsyncram_j6v:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sync0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; sync_stages    ; 2     ; Signed Integer                 ;
; reset_value    ; '1'   ; Enumerated                     ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync:sync1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; sync_stages    ; 2     ; Signed Integer                 ;
; reset_value    ; '0'   ; Enumerated                     ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_controller:ps2_keyboard_ctrl ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                                             ;
; sync_stages    ; 2        ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst ;
+----------------+----------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                            ;
+----------------+----------+-------------------------------------------------------------------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                                                                                  ;
; sync_stages    ; 2        ; Signed Integer                                                                                  ;
+----------------+----------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst                       ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; addr_width     ; 10                                                                               ; Signed Integer ;
; data_width     ; 8                                                                                ; Signed Integer ;
; init_pattern   ; A(A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ; Array/Record   ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"' ;                ;
; init_pattern   ; 1'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1 ;                ;
; init_pattern   ; '",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'" ;                ;
; init_pattern   ; ,E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'" ;                ;
; init_pattern   ; ,E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1 ;                ;
; init_pattern   ; '",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E ;                ;
; init_pattern   ; "'0'",E"'1'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1' ;                ;
; init_pattern   ; ",E"'1'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E" ;                ;
; init_pattern   ; '1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'1'" ;                ;
; init_pattern   ; ,E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'1'",E"'1'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 1'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'1'"),A(E"'1'",E"'1'",E"'1'", ;                ;
; init_pattern   ; E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"' ;                ;
; init_pattern   ; 1'",E"'0'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0 ;                ;
; init_pattern   ; '",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1' ;                ;
; init_pattern   ; ",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0' ;                ;
; init_pattern   ; ",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'1'",E"'1'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0' ;                ;
; init_pattern   ; ",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'" ;                ;
; init_pattern   ; ,E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'1'",E"' ;                ;
; init_pattern   ; 1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'1'",E"'1'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'1'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 1'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"' ;                ;
; init_pattern   ; 0'",E"'1'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'1'"),A( ;                ;
; init_pattern   ; E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'1'",E"'1'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1 ;                ;
; init_pattern   ; '",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1 ;                ;
; init_pattern   ; '",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'"),A(E"'1'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'1'",E"'0'",E"'1'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'",E"'1'",E ;                ;
; init_pattern   ; "'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'0'",E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'1'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'1'",E"' ;                ;
; init_pattern   ; 1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'",E"'1'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1' ;                ;
; init_pattern   ; ",E"'1'",E"'0'",E"'1'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1' ;                ;
; init_pattern   ; ",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'" ;                ;
; init_pattern   ; ,E"'0'",E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'0'",E"'1'",E"'1'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'1'",E"'1'",E"'0'",E"'0'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'", ;                ;
; init_pattern   ; E"'1'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'1'",E"'1'",E"'1'",E"'0'",E"'0'",E"'1'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'1'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'1'",E"'1'",E"'1'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'1'",E"'0'",E"'1'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A( ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; "),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A ;                ;
; init_pattern   ; (E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E ;                ;
; init_pattern   ; "'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"), ;                ;
; init_pattern   ; A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0' ;                ;
; init_pattern   ; ",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E" ;                ;
; init_pattern   ; '0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'" ;                ;
; init_pattern   ; ,E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"' ;                ;
; init_pattern   ; 0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'", ;                ;
; init_pattern   ; E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'") ;                ;
; init_pattern   ; ,A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0 ;                ;
; init_pattern   ; '",E"'0'",E"'0'",E"'0'",E"'0'",E"'0'"),A(E"'0'",E"'0'",E"'0'",E"'0'",E"'0'",E"'0 ;                ;
;                ; '",E"'0'",E"'0'"))                                                               ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1c1r1w:fifo ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; min_depth      ; 10    ; Signed Integer                       ;
; data_width     ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                 ;
; data_width     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textmode_controller_1c:textm_ctrl ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; row_count      ; 30       ; Signed Integer                                     ;
; colum_count    ; 100      ; Signed Integer                                     ;
; clk_freq       ; 25000000 ; Signed Integer                                     ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; row_count      ; 30    ; Signed Integer                                                                           ;
; colum_count    ; 100   ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                                                 ;
; colum_count    ; 100   ; Signed Integer                                                                 ;
; row_count      ; 30    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: textmode_controller_1c:textm_ctrl|cursor_controller:cursor_controller_inst ;
+----------------+---------------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value               ; Type                                                                             ;
+----------------+---------------------+----------------------------------------------------------------------------------+
; clk_freq       ; 25000000            ; Signed Integer                                                                   ;
; blink_period   ; 1000000000000000 fs ; Physical                                                                         ;
; row_count      ; 30                  ; Signed Integer                                                                   ;
; colum_count    ; 100                 ; Signed Integer                                                                   ;
; color_width    ; 4                   ; Signed Integer                                                                   ;
+----------------+---------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_segment_display:seven_segm_display ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                                            ;
; display_count  ; 2        ; Signed Integer                                            ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_controller:rs232 ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                          ;
; baud_rate      ; 9600     ; Signed Integer                          ;
; sync_stages    ; 2        ; Signed Integer                          ;
; rx_fifo_depth  ; 10       ; Signed Integer                          ;
; tx_fifo_depth  ; 10       ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_controller:rs232|sync:sync_rx ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; sync_stages    ; 2     ; Signed Integer                                          ;
; reset_value    ; '1'   ; Enumerated                                              ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; clk_divisor    ; 2604  ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_rx ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; min_depth      ; 10    ; Signed Integer                                                 ;
; data_width     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                           ;
; data_width     ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_tx ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; min_depth      ; 10    ; Signed Integer                                                 ;
; data_width     ; 8     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                           ;
; data_width     ; 8     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; clk_divisor    ; 2604  ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 16                   ; Untyped                                                              ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                              ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 16                   ; Untyped                                                              ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                              ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_03e1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                  ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                               ;
; WIDTH_A                            ; 8                                             ; Untyped                                               ;
; WIDTHAD_A                          ; 4                                             ; Untyped                                               ;
; NUMWORDS_A                         ; 16                                            ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                               ;
; WIDTH_B                            ; 8                                             ; Untyped                                               ;
; WIDTHAD_B                          ; 4                                             ; Untyped                                               ;
; NUMWORDS_B                         ; 16                                            ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                               ;
; INIT_FILE                          ; db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_36n1                               ; Untyped                                               ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                         ; Type                        ;
+------------------------------------+-----------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                     ;
; WIDTH_A                            ; 8                                             ; Untyped                     ;
; WIDTHAD_A                          ; 4                                             ; Untyped                     ;
; NUMWORDS_A                         ; 16                                            ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                     ;
; WIDTH_B                            ; 8                                             ; Untyped                     ;
; WIDTHAD_B                          ; 4                                             ; Untyped                     ;
; NUMWORDS_B                         ; 16                                            ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                     ;
; BYTE_SIZE                          ; 8                                             ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                     ;
; INIT_FILE                          ; db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_36n1                               ; Untyped                     ;
+------------------------------------+-----------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                  ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                               ;
; WIDTH_A                            ; 8                                             ; Untyped                                               ;
; WIDTHAD_A                          ; 4                                             ; Untyped                                               ;
; NUMWORDS_A                         ; 16                                            ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                               ;
; WIDTH_B                            ; 8                                             ; Untyped                                               ;
; WIDTHAD_B                          ; 4                                             ; Untyped                                               ;
; NUMWORDS_B                         ; 16                                            ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                               ;
; INIT_FILE                          ; db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_36n1                               ; Untyped                                               ;
+------------------------------------+-----------------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; task_1.MAIN0.rtl.mif ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_07v       ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Untyped                                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; task_1.MAIN1.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_j6v       ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                         ;
; Entity Instance                           ; textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                        ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 16                                                                                        ;
;     -- NUMWORDS_B                         ; 4096                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                  ;
; Entity Instance                           ; fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                  ;
; Entity Instance                           ; rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 8                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                  ;
; Entity Instance                           ; textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0            ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
; Entity Instance                           ; ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                         ;
;     -- NUMWORDS_A                         ; 1024                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_controller:rs232"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; tx_free ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; rd   ; Input ; Info     ; Stuck at VCC                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "sync:sync0"  ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; res_n ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 545                         ;
;     CLR               ; 225                         ;
;     CLR SCLR          ; 4                           ;
;     CLR SLD           ; 21                          ;
;     ENA               ; 58                          ;
;     ENA CLR           ; 148                         ;
;     ENA CLR SCLR      ; 24                          ;
;     plain             ; 65                          ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 869                         ;
;     arith             ; 127                         ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 13                          ;
;     normal            ; 742                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 199                         ;
;         4 data inputs ; 393                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 9.30                        ;
; Average LUT depth     ; 3.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Sun Oct 23 21:25:19 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off task_1 -c task_1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/testbench_util/src/testbench_util_pkg.vhd
    Info (12022): Found design unit 1: testbench_util_pkg
    Info (12022): Found design unit 2: testbench_util_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/testbench/src/testbench.vhd
    Info (12022): Found design unit 1: testbench-beh
    Info (12023): Found entity 1: testbench
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/tb/rs232_tb.vhd
    Info (12022): Found design unit 1: rs232_tb-beh
    Info (12023): Found entity 1: rs232_tb
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/src/rs232_controller_pkg.vhd
    Info (12022): Found design unit 1: rs232_controller_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/src/serial_port_transmitter_pkg.vhd
    Info (12022): Found design unit 1: serial_port_transmitter_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/src/serial_port_receiver_pkg.vhd
    Info (12022): Found design unit 1: serial_port_receiver_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/src/serial_port_receiver_beh.vhd
    Info (12022): Found design unit 1: serial_port_receiver-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/src/serial_port_receiver.vhd
    Info (12023): Found entity 1: serial_port_receiver
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/src/rs232_controller.vhd
    Info (12022): Found design unit 1: rs232_controller-DEFAULT
    Info (12023): Found entity 1: rs232_controller
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/main.vhd
    Info (12022): Found design unit 1: MAIN-DEFAULT
    Info (12023): Found entity 1: MAIN
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/ltm/display_controller_pkg.vhd
    Info (12022): Found design unit 1: display_controller_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/ltm/display_controller.vhd
    Info (12022): Found design unit 1: display_controller-beh
    Info (12023): Found entity 1: display_controller
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/video_ram_pkg.vhd
    Info (12022): Found design unit 1: video_ram_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/video_ram.vhd
    Info (12022): Found design unit 1: video_ram-beh
    Info (12023): Found entity 1: video_ram
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/textmode_controller_pkg.vhd
    Info (12022): Found design unit 1: textmode_controller_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/textmode_controller_fsm.vhd
    Info (12022): Found design unit 1: textmode_controller_fsm-beh
    Info (12023): Found entity 1: textmode_controller_fsm
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/textmode_controller_1c.vhd
    Info (12022): Found design unit 1: textmode_controller_1c-struct
    Info (12023): Found entity 1: textmode_controller_1c
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/font_rom_beh.vhd
    Info (12022): Found design unit 1: font_rom-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/font_rom.vhd
    Info (12023): Found entity 1: font_rom
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/font_pkg.vhd
    Info (12022): Found design unit 1: font_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/cursor_controller_pkg.vhd
    Info (12022): Found design unit 1: cursor_controller_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/textmode_controller/src/cursor_controller.vhd
    Info (12022): Found design unit 1: cursor_controller-beh
    Info (12023): Found entity 1: cursor_controller
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/synchronizer/src/sync_pkg.vhd
    Info (12022): Found design unit 1: sync_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/synchronizer/src/sync_beh.vhd
    Info (12022): Found design unit 1: sync-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/synchronizer/src/sync.vhd
    Info (12023): Found entity 1: sync
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/seven_segment_display/src/seven_segment_display_pkg.vhd
    Info (12022): Found design unit 1: seven_segment_display_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/seven_segment_display/src/seven_segment_display_beh.vhd
    Info (12022): Found design unit 1: seven_segment_display-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/seven_segment_display/src/seven_segment_display.vhd
    Info (12023): Found entity 1: seven_segment_display
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/src/serial_port_transmitter_beh.vhd
    Info (12022): Found design unit 1: serial_port_transmitter-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/serial_port/src/serial_port_transmitter.vhd
    Info (12023): Found entity 1: serial_port_transmitter
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/rom/src/rom_sync_1r_beh.vhd
    Info (12022): Found design unit 1: rom_sync_1r-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/rom/src/rom_sync_1r.vhd
    Info (12023): Found entity 1: rom_sync_1r
Info (12021): Found 2 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/rom/src/rom_pkg.vhd
    Info (12022): Found design unit 1: rom_pkg
    Info (12022): Found design unit 2: rom_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ram/src/ram_pkg.vhd
    Info (12022): Found design unit 1: ram_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ram/src/fifo_1c1r1w_mixed.vhd
    Info (12022): Found design unit 1: fifo_1c1r1w-mixed
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ram/src/fifo_1c1r1w.vhd
    Info (12023): Found entity 1: fifo_1c1r1w
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ram/src/dp_ram_1c1r1w_beh.vhd
    Info (12022): Found design unit 1: dp_ram_1c1r1w-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ram/src/dp_ram_1c1r1w.vhd
    Info (12023): Found entity 1: dp_ram_1c1r1w
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2_ascii/src/ps2_ascii_struct.vhd
    Info (12022): Found design unit 1: ps2_ascii-struct
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2_ascii/src/ps2_ascii_pkg.vhd
    Info (12022): Found design unit 1: ps2_ascii_pkg
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2_ascii/src/ps2_ascii.vhd
    Info (12023): Found entity 1: ps2_ascii
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2/src/ps2_transceiver_pkg.vhd
    Info (12022): Found design unit 1: ps2_transceiver_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2/src/ps2_transceiver_beh.vhd
    Info (12022): Found design unit 1: ps2_transceiver-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2/src/ps2_transceiver.vhd
    Info (12023): Found entity 1: ps2_transceiver
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2/src/ps2_keyboard_controller_pkg.vhd
    Info (12022): Found design unit 1: ps2_keyboard_controller_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2/src/ps2_keyboard_controller_beh.vhd
    Info (12022): Found design unit 1: ps2_keyboard_controller-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/ps2/src/ps2_keyboard_controller.vhd
    Info (12023): Found entity 1: ps2_keyboard_controller
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/output_logic/src/output_logic_pkg.vhd
    Info (12022): Found design unit 1: output_logic_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/output_logic/src/output_logic_beh.vhd
    Info (12022): Found design unit 1: output_logic-beh
Info (12021): Found 1 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/output_logic/src/output_logic.vhd
    Info (12023): Found entity 1: output_logic
Info (12021): Found 2 design units, including 0 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/math/src/math_pkg.vhd
    Info (12022): Found design unit 1: math_pkg
    Info (12022): Found design unit 2: math_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /dropbox/2017 winter/ddca/lab_1/ddca_1/src/pll/pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12127): Elaborating entity "MAIN" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.vhd(64): object "rs232_rd_tx" assigned a value but never read
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll0|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "sync" for hierarchy "sync:sync0"
Info (12128): Elaborating entity "sync" for hierarchy "sync:sync1"
Info (12128): Elaborating entity "ps2_keyboard_controller" for hierarchy "ps2_keyboard_controller:ps2_keyboard_ctrl"
Info (12128): Elaborating entity "ps2_transceiver" for hierarchy "ps2_keyboard_controller:ps2_keyboard_ctrl|ps2_transceiver:ps2_transceiver_inst"
Info (12128): Elaborating entity "ps2_ascii" for hierarchy "ps2_ascii:ps2_ascii0"
Info (12128): Elaborating entity "rom_sync_1r" for hierarchy "ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst"
Info (12128): Elaborating entity "fifo_1c1r1w" for hierarchy "fifo_1c1r1w:fifo"
Info (12128): Elaborating entity "dp_ram_1c1r1w" for hierarchy "fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst"
Info (12128): Elaborating entity "output_logic" for hierarchy "output_logic:output"
Info (12128): Elaborating entity "textmode_controller_1c" for hierarchy "textmode_controller_1c:textm_ctrl"
Info (12128): Elaborating entity "textmode_controller_fsm" for hierarchy "textmode_controller_1c:textm_ctrl|textmode_controller_fsm:controller"
Info (12128): Elaborating entity "video_ram" for hierarchy "textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst"
Info (12128): Elaborating entity "font_rom" for hierarchy "textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst"
Info (12128): Elaborating entity "display_controller" for hierarchy "textmode_controller_1c:textm_ctrl|display_controller:display_controller_inst"
Info (12128): Elaborating entity "cursor_controller" for hierarchy "textmode_controller_1c:textm_ctrl|cursor_controller:cursor_controller_inst"
Info (12128): Elaborating entity "seven_segment_display" for hierarchy "seven_segment_display:seven_segm_display"
Info (12128): Elaborating entity "rs232_controller" for hierarchy "rs232_controller:rs232"
Info (12128): Elaborating entity "serial_port_receiver" for hierarchy "rs232_controller:rs232|serial_port_receiver:serial_port_receiver_fsm"
Warning (10631): VHDL Process Statement warning at serial_port_receiver_beh.vhd(74): inferring latch(es) for signal or variable "receive_data_next", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "receive_data_next[0]" at serial_port_receiver_beh.vhd(74)
Info (10041): Inferred latch for "receive_data_next[1]" at serial_port_receiver_beh.vhd(74)
Info (10041): Inferred latch for "receive_data_next[2]" at serial_port_receiver_beh.vhd(74)
Info (10041): Inferred latch for "receive_data_next[3]" at serial_port_receiver_beh.vhd(74)
Info (10041): Inferred latch for "receive_data_next[4]" at serial_port_receiver_beh.vhd(74)
Info (10041): Inferred latch for "receive_data_next[5]" at serial_port_receiver_beh.vhd(74)
Info (10041): Inferred latch for "receive_data_next[6]" at serial_port_receiver_beh.vhd(74)
Info (10041): Inferred latch for "receive_data_next[7]" at serial_port_receiver_beh.vhd(74)
Info (12128): Elaborating entity "serial_port_transmitter" for hierarchy "rs232_controller:rs232|serial_port_transmitter:serial_port_transmitter_fsm"
Warning (276027): Inferred dual-clock RAM node "textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 6 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo_1c1r1w:fifo|dp_ram_1c1r1w:memory_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rs232_controller:rs232|fifo_1c1r1w:fifo_tx|dp_ram_1c1r1w:memory_inst|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276031): Inferred altsyncram megafunction from the following design logic: "textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to task_1.MAIN0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to task_1.MAIN1.rtl.mif
Info (12130): Elaborated megafunction instantiation "textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "textmode_controller_1c:textm_ctrl|video_ram:video_ram_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03e1.tdf
    Info (12023): Found entity 1: altsyncram_03e1
Info (12130): Elaborated megafunction instantiation "rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "rs232_controller:rs232|fifo_1c1r1w:fifo_rx|dp_ram_1c1r1w:memory_inst|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/task_1.ram0_dp_ram_1c1r1w_e3f5f569.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36n1.tdf
    Info (12023): Found entity 1: altsyncram_36n1
Info (12130): Elaborated megafunction instantiation "textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "textmode_controller_1c:textm_ctrl|font_rom:font_rom_inst|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "task_1.MAIN0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_07v.tdf
    Info (12023): Found entity 1: altsyncram_07v
Info (12130): Elaborated megafunction instantiation "ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "ps2_ascii:ps2_ascii0|rom_sync_1r:ascii_rom_inst|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "task_1.MAIN1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6v.tdf
    Info (12023): Found entity 1: altsyncram_j6v
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1187 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 44 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1080 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 763 megabytes
    Info: Processing ended: Sun Oct 23 21:25:33 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:26


