Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Nov 11 00:04:03 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+--------+----------+------------------+--------+
| Rule   | Severity | Description      | Checks |
+--------+----------+------------------+--------+
| DPIP-2 | Warning  | Input pipelining | 1      |
+--------+----------+------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg input bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


