read_verilog top.v
synth_xilinx -flatten
select -assert-count 3 t:RAMB18E1
