Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 18 08:40:32 2024
| Host         : DESKTOP-07OEL5G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PipelineCPUTest_timing_summary_routed.rpt -pb PipelineCPUTest_timing_summary_routed.pb -rpx PipelineCPUTest_timing_summary_routed.rpx -warn_on_violation
| Design       : PipelineCPUTest
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
LUTAR-1    Warning           LUT drives async reset alert    3           
SYNTH-10   Warning           Wide multiplier                 3           
TIMING-20  Warning           Non-clocked latch               45          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (286)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (286)
--------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[14]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[30]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[5]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: CPUInst/IF_ID_1/Instruction_id_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.064        0.000                      0                 1565        0.040        0.000                      0                 1565        1.500        0.000                       0                   622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}       40.000          25.000          
  clk_out2_DCM_PLL  {0.000 2.000}        4.000           250.000         
  clkfbout_DCM_PLL  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       14.712        0.000                      0                 1492        0.040        0.000                      0                 1492       18.750        0.000                       0                   578  
  clk_out2_DCM_PLL        1.064        0.000                      0                   43        0.236        0.000                      0                   43        1.500        0.000                       0                    40  
  clkfbout_DCM_PLL                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DCM_PLL  clk_out2_DCM_PLL        1.202        0.000                      0                   30        0.165        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       14.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.712ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.262ns  (logic 9.380ns (42.134%)  route 12.882ns (57.866%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 37.903 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.769    19.894    sync_inst/char_tab_i_1_0[12]
    SLICE_X149Y166       LUT5 (Prop_lut5_I3_O)        0.124    20.018 r  sync_inst/char_tab_i_18/O
                         net (fo=1, routed)           0.487    20.504    sync_inst/char_tab_i_18_n_0
    SLICE_X151Y160       LUT6 (Prop_lut6_I3_O)        0.124    20.628 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.147    21.776    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X163Y158       LUT6 (Prop_lut6_I0_O)        0.124    21.900 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_5/O
                         net (fo=1, routed)           0.639    22.538    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_5_n_0
    SLICE_X162Y158       LUT6 (Prop_lut6_I5_O)        0.124    22.662 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1/O
                         net (fo=1, routed)           0.000    22.662    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[4]_i_1_n_0
    SLICE_X162Y158       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.702    37.903    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y158       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]/C
                         clock pessimism             -0.515    37.388    
                         clock uncertainty           -0.095    37.294    
    SLICE_X162Y158       FDRE (Setup_fdre_C_D)        0.081    37.375    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[4]
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                         -22.662    
  -------------------------------------------------------------------
                         slack                                 14.712    

Slack (MET) :             14.715ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.256ns  (logic 9.380ns (42.146%)  route 12.876ns (57.854%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 37.903 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.769    19.894    sync_inst/char_tab_i_1_0[12]
    SLICE_X149Y166       LUT5 (Prop_lut5_I3_O)        0.124    20.018 r  sync_inst/char_tab_i_18/O
                         net (fo=1, routed)           0.487    20.504    sync_inst/char_tab_i_18_n_0
    SLICE_X151Y160       LUT6 (Prop_lut6_I3_O)        0.124    20.628 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.259    21.888    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X163Y158       LUT6 (Prop_lut6_I0_O)        0.124    22.012 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_2/O
                         net (fo=1, routed)           0.520    22.532    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_2_n_0
    SLICE_X162Y158       LUT6 (Prop_lut6_I0_O)        0.124    22.656 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1/O
                         net (fo=1, routed)           0.000    22.656    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[3]_i_1_n_0
    SLICE_X162Y158       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.702    37.903    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y158       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]/C
                         clock pessimism             -0.515    37.388    
                         clock uncertainty           -0.095    37.294    
    SLICE_X162Y158       FDRE (Setup_fdre_C_D)        0.077    37.371    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[3]
  -------------------------------------------------------------------
                         required time                         37.371    
                         arrival time                         -22.656    
  -------------------------------------------------------------------
                         slack                                 14.715    

Slack (MET) :             14.758ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.200ns  (logic 9.562ns (43.072%)  route 12.638ns (56.928%))
  Logic Levels:           21  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 37.903 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.769    19.894    sync_inst/char_tab_i_1_0[12]
    SLICE_X149Y166       LUT5 (Prop_lut5_I3_O)        0.124    20.018 r  sync_inst/char_tab_i_18/O
                         net (fo=1, routed)           0.487    20.504    sync_inst/char_tab_i_18_n_0
    SLICE_X151Y160       LUT6 (Prop_lut6_I3_O)        0.124    20.628 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.541    22.170    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X160Y157       LUT6 (Prop_lut6_I0_O)        0.124    22.294 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_6/O
                         net (fo=1, routed)           0.000    22.294    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[6]_i_6_n_0
    SLICE_X160Y157       MUXF7 (Prop_muxf7_I0_O)      0.212    22.506 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    22.506    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_3_n_0
    SLICE_X160Y157       MUXF8 (Prop_muxf8_I1_O)      0.094    22.600 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    22.600    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]_i_1_n_0
    SLICE_X160Y157       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.702    37.903    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X160Y157       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]/C
                         clock pessimism             -0.515    37.388    
                         clock uncertainty           -0.095    37.294    
    SLICE_X160Y157       FDRE (Setup_fdre_C_D)        0.064    37.358    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[6]
  -------------------------------------------------------------------
                         required time                         37.358    
                         arrival time                         -22.600    
  -------------------------------------------------------------------
                         slack                                 14.758    

Slack (MET) :             14.784ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.138ns  (logic 9.380ns (42.371%)  route 12.758ns (57.629%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 37.902 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.769    19.894    sync_inst/char_tab_i_1_0[12]
    SLICE_X149Y166       LUT5 (Prop_lut5_I3_O)        0.124    20.018 r  sync_inst/char_tab_i_18/O
                         net (fo=1, routed)           0.487    20.504    sync_inst/char_tab_i_18_n_0
    SLICE_X151Y160       LUT6 (Prop_lut6_I3_O)        0.124    20.628 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.228    21.856    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X161Y159       LUT6 (Prop_lut6_I5_O)        0.124    21.980 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2/O
                         net (fo=1, routed)           0.433    22.413    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_2_n_0
    SLICE_X161Y159       LUT4 (Prop_lut4_I0_O)        0.124    22.537 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1/O
                         net (fo=1, routed)           0.000    22.537    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[7]_i_1_n_0
    SLICE_X161Y159       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.701    37.902    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X161Y159       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]/C
                         clock pessimism             -0.515    37.387    
                         clock uncertainty           -0.095    37.293    
    SLICE_X161Y159       FDRE (Setup_fdre_C_D)        0.029    37.322    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[7]
  -------------------------------------------------------------------
                         required time                         37.322    
                         arrival time                         -22.537    
  -------------------------------------------------------------------
                         slack                                 14.784    

Slack (MET) :             14.970ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        21.988ns  (logic 9.605ns (43.683%)  route 12.383ns (56.317%))
  Logic Levels:           21  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 37.903 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.769    19.894    sync_inst/char_tab_i_1_0[12]
    SLICE_X149Y166       LUT5 (Prop_lut5_I3_O)        0.124    20.018 r  sync_inst/char_tab_i_18/O
                         net (fo=1, routed)           0.487    20.504    sync_inst/char_tab_i_18_n_0
    SLICE_X151Y160       LUT6 (Prop_lut6_I3_O)        0.124    20.628 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.286    21.915    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X161Y158       LUT6 (Prop_lut6_I0_O)        0.124    22.039 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_5/O
                         net (fo=1, routed)           0.000    22.039    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[1]_i_5_n_0
    SLICE_X161Y158       MUXF7 (Prop_muxf7_I1_O)      0.245    22.284 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_2/O
                         net (fo=1, routed)           0.000    22.284    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_2_n_0
    SLICE_X161Y158       MUXF8 (Prop_muxf8_I0_O)      0.104    22.388 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    22.388    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]_i_1_n_0
    SLICE_X161Y158       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.702    37.903    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X161Y158       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]/C
                         clock pessimism             -0.515    37.388    
                         clock uncertainty           -0.095    37.294    
    SLICE_X161Y158       FDRE (Setup_fdre_C_D)        0.064    37.358    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[1]
  -------------------------------------------------------------------
                         required time                         37.358    
                         arrival time                         -22.388    
  -------------------------------------------------------------------
                         slack                                 14.970    

Slack (MET) :             15.054ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        21.902ns  (logic 9.567ns (43.680%)  route 12.335ns (56.320%))
  Logic Levels:           21  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 37.902 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.769    19.894    sync_inst/char_tab_i_1_0[12]
    SLICE_X149Y166       LUT5 (Prop_lut5_I3_O)        0.124    20.018 r  sync_inst/char_tab_i_18/O
                         net (fo=1, routed)           0.487    20.504    sync_inst/char_tab_i_18_n_0
    SLICE_X151Y160       LUT6 (Prop_lut6_I3_O)        0.124    20.628 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.239    21.867    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X160Y159       LUT6 (Prop_lut6_I0_O)        0.124    21.991 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_7/O
                         net (fo=1, routed)           0.000    21.991    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[5]_i_7_n_0
    SLICE_X160Y159       MUXF7 (Prop_muxf7_I1_O)      0.217    22.208 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    22.208    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_3_n_0
    SLICE_X160Y159       MUXF8 (Prop_muxf8_I1_O)      0.094    22.302 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    22.302    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]_i_1_n_0
    SLICE_X160Y159       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.701    37.902    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X160Y159       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]/C
                         clock pessimism             -0.515    37.387    
                         clock uncertainty           -0.095    37.293    
    SLICE_X160Y159       FDRE (Setup_fdre_C_D)        0.064    37.357    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[5]
  -------------------------------------------------------------------
                         required time                         37.357    
                         arrival time                         -22.302    
  -------------------------------------------------------------------
                         slack                                 15.054    

Slack (MET) :             15.181ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        21.776ns  (logic 9.567ns (43.934%)  route 12.209ns (56.066%))
  Logic Levels:           21  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 37.902 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.769    19.894    sync_inst/char_tab_i_1_0[12]
    SLICE_X149Y166       LUT5 (Prop_lut5_I3_O)        0.124    20.018 r  sync_inst/char_tab_i_18/O
                         net (fo=1, routed)           0.487    20.504    sync_inst/char_tab_i_18_n_0
    SLICE_X151Y160       LUT6 (Prop_lut6_I3_O)        0.124    20.628 r  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.112    21.741    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X160Y160       LUT6 (Prop_lut6_I0_O)        0.124    21.865 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_7/O
                         net (fo=1, routed)           0.000    21.865    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[2]_i_7_n_0
    SLICE_X160Y160       MUXF7 (Prop_muxf7_I1_O)      0.217    22.082 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    22.082    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_3_n_0
    SLICE_X160Y160       MUXF8 (Prop_muxf8_I1_O)      0.094    22.176 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    22.176    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]_i_1_n_0
    SLICE_X160Y160       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.701    37.902    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X160Y160       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]/C
                         clock pessimism             -0.515    37.387    
                         clock uncertainty           -0.095    37.293    
    SLICE_X160Y160       FDRE (Setup_fdre_C_D)        0.064    37.357    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[2]
  -------------------------------------------------------------------
                         required time                         37.357    
                         arrival time                         -22.176    
  -------------------------------------------------------------------
                         slack                                 15.181    

Slack (MET) :             15.329ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        21.644ns  (logic 9.256ns (42.764%)  route 12.388ns (57.236%))
  Logic Levels:           19  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 37.903 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.769    19.894    sync_inst/char_tab_i_1_0[12]
    SLICE_X149Y166       LUT5 (Prop_lut5_I3_O)        0.124    20.018 f  sync_inst/char_tab_i_18/O
                         net (fo=1, routed)           0.487    20.504    sync_inst/char_tab_i_18_n_0
    SLICE_X151Y160       LUT6 (Prop_lut6_I3_O)        0.124    20.628 f  sync_inst/char_tab_i_2/O
                         net (fo=26, routed)          1.292    21.920    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X162Y158       LUT6 (Prop_lut6_I4_O)        0.124    22.044 r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1/O
                         net (fo=1, routed)           0.000    22.044    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int[0]_i_1_n_0
    SLICE_X162Y158       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.702    37.903    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/clk
    SLICE_X162Y158       FDRE                                         r  VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]/C
                         clock pessimism             -0.515    37.388    
                         clock uncertainty           -0.095    37.294    
    SLICE_X162Y158       FDRE (Setup_fdre_C_D)        0.079    37.373    VgaData/char_tab/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/qspo_int_reg[0]
  -------------------------------------------------------------------
                         required time                         37.373    
                         arrival time                         -22.044    
  -------------------------------------------------------------------
                         slack                                 15.329    

Slack (MET) :             20.351ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/EX_MEM_1/ALUResult_mem_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.411ns  (logic 8.884ns (45.769%)  route 10.527ns (54.231%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.421ns = ( 40.421 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X140Y168       LUT5 (Prop_lut5_I3_O)        0.124    18.321 f  CPUInst/ID_EX_1/ALUResult_mem[30]_i_6/O
                         net (fo=1, routed)           0.680    19.001    CPUInst/ID_EX_1/ALUResult_mem[30]_i_6_n_0
    SLICE_X140Y168       LUT6 (Prop_lut6_I5_O)        0.124    19.125 r  CPUInst/ID_EX_1/ALUResult_mem[30]_i_1/O
                         net (fo=2, routed)           0.686    19.811    CPUInst/EX_MEM_1/ALUResult_mem_reg[31]_0[30]
    SLICE_X150Y169       FDRE                                         r  CPUInst/EX_MEM_1/ALUResult_mem_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.913    38.115    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.215 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    38.715    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.806 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.615    40.421    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X150Y169       FDRE                                         r  CPUInst/EX_MEM_1/ALUResult_mem_reg[30]/C
                         clock pessimism             -0.134    40.287    
                         clock uncertainty           -0.095    40.192    
    SLICE_X150Y169       FDRE (Setup_fdre_C_D)       -0.031    40.161    CPUInst/EX_MEM_1/ALUResult_mem_reg[30]
  -------------------------------------------------------------------
                         required time                         40.161    
                         arrival time                         -19.811    
  -------------------------------------------------------------------
                         slack                                 20.351    

Slack (MET) :             20.369ns  (required time - arrival time)
  Source:                 CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/EX_MEM_1/ALUResult_mem_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        19.352ns  (logic 8.884ns (45.908%)  route 10.468ns (54.092%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.430ns = ( 40.430 - 40.000 ) 
    Source Clock Delay      (SCD):    0.400ns
    Clock Pessimism Removal (CPR):    -0.134ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         2.131    -2.182    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.124    -2.058 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.556    -1.502    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -1.406 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.806     0.400    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X158Y169       FDRE                                         r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y169       FDRE (Prop_fdre_C_Q)         0.518     0.918 r  CPUInst/ID_EX_1/rs2Addr_ex_reg[1]/Q
                         net (fo=2, routed)           1.264     2.182    CPUInst/ID_EX_1/rs2Addr_ex[1]
    SLICE_X159Y169       LUT6 (Prop_lut6_I0_O)        0.124     2.306 f  CPUInst/ID_EX_1/B10_i_43/O
                         net (fo=3, routed)           1.012     3.318    CPUInst/ID_EX_1/rs2Addr_ex_reg[1]_0
    SLICE_X158Y169       LUT5 (Prop_lut5_I1_O)        0.124     3.442 f  CPUInst/ID_EX_1/B10_i_23/O
                         net (fo=63, routed)          2.105     5.547    CPUInst/ID_EX_1/rs2Addr_ex_reg[4]_0
    SLICE_X156Y157       LUT6 (Prop_lut6_I2_O)        0.124     5.671 r  CPUInst/ID_EX_1/B10_i_13/O
                         net (fo=121, routed)         1.013     6.684    CPUInst/EX_1/ALU1/ALU_B[2]
    DSP48_X7Y63          DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    10.535 r  CPUInst/EX_1/ALU1/B10__0/PCOUT[47]
                         net (fo=1, routed)           0.002    10.537    CPUInst/EX_1/ALU1/B10__0_n_106
    DSP48_X7Y64          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.055 r  CPUInst/EX_1/ALU1/B10__1/P[0]
                         net (fo=2, routed)           0.772    12.827    CPUInst/EX_1/ALU1/B10__1_n_105
    SLICE_X143Y161       LUT2 (Prop_lut2_I0_O)        0.124    12.951 r  CPUInst/EX_1/ALU1/B10_carry_i_3/O
                         net (fo=1, routed)           0.000    12.951    CPUInst/EX_1/ALU1/B10_carry_i_3_n_0
    SLICE_X143Y161       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.501 r  CPUInst/EX_1/ALU1/B10_carry/CO[3]
                         net (fo=1, routed)           0.000    13.501    CPUInst/EX_1/ALU1/B10_carry_n_0
    SLICE_X143Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.615 r  CPUInst/EX_1/ALU1/B10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.615    CPUInst/EX_1/ALU1/B10_carry__0_n_0
    SLICE_X143Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.949 r  CPUInst/EX_1/ALU1/B10_carry__1/O[1]
                         net (fo=2, routed)           0.515    14.464    CPUInst/ID_EX_1/ALUResult_mem[27]_i_4_0[1]
    SLICE_X140Y163       LUT6 (Prop_lut6_I0_O)        0.303    14.767 r  CPUInst/ID_EX_1/ALUResult_mem[26]_i_19/O
                         net (fo=2, routed)           0.463    15.230    CPUInst/ID_EX_1/ALUResult_mem[26]_i_19_n_0
    SLICE_X140Y163       LUT6 (Prop_lut6_I5_O)        0.124    15.354 f  CPUInst/ID_EX_1/ALUResult_mem[26]_i_13/O
                         net (fo=2, routed)           0.506    15.859    CPUInst/ID_EX_1/ALUResult_mem[26]_i_13_n_0
    SLICE_X141Y163       LUT5 (Prop_lut5_I0_O)        0.150    16.009 f  CPUInst/ID_EX_1/ALUResult_mem[27]_i_13/O
                         net (fo=2, routed)           0.587    16.596    CPUInst/ID_EX_1/ALUResult_mem[27]_i_13_n_0
    SLICE_X141Y164       LUT5 (Prop_lut5_I4_O)        0.352    16.948 f  CPUInst/ID_EX_1/ALUResult_mem[31]_i_21/O
                         net (fo=1, routed)           0.433    17.381    CPUInst/ID_EX_1/ALUResult_mem[31]_i_21_n_0
    SLICE_X141Y164       LUT6 (Prop_lut6_I5_O)        0.326    17.707 r  CPUInst/ID_EX_1/ALUResult_mem[31]_i_10/O
                         net (fo=6, routed)           0.489    18.197    CPUInst/ID_EX_1/ALUResult_mem[31]_i_10_n_0
    SLICE_X141Y167       LUT6 (Prop_lut6_I2_O)        0.124    18.321 r  CPUInst/ID_EX_1/ALUResult_mem[0]_i_6/O
                         net (fo=1, routed)           0.611    18.931    CPUInst/ID_EX_1/ALUResult_mem[0]_i_6_n_0
    SLICE_X141Y162       LUT6 (Prop_lut6_I3_O)        0.124    19.055 r  CPUInst/ID_EX_1/ALUResult_mem[0]_i_2/O
                         net (fo=2, routed)           0.696    19.752    CPUInst/EX_MEM_1/ALUResult_mem_reg[31]_0[0]
    SLICE_X149Y160       FDRE                                         r  CPUInst/EX_MEM_1/ALUResult_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.913    38.115    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.100    38.215 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.500    38.715    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.806 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         1.624    40.430    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X149Y160       FDRE                                         r  CPUInst/EX_MEM_1/ALUResult_mem_reg[0]/C
                         clock pessimism             -0.134    40.296    
                         clock uncertainty           -0.095    40.201    
    SLICE_X149Y160       FDRE (Setup_fdre_C_D)       -0.081    40.120    CPUInst/EX_MEM_1/ALUResult_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         40.120    
                         arrival time                         -19.752    
  -------------------------------------------------------------------
                         slack                                 20.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.582%)  route 0.279ns (66.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.614     0.378    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X153Y166       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y166       FDRE (Prop_fdre_C_Q)         0.141     0.519 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[23]/Q
                         net (fo=1, routed)           0.279     0.798    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.931     0.994    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     0.462    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     0.758    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.426%)  route 0.308ns (68.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.613     0.377    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X151Y166       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y166       FDRE (Prop_fdre_C_Q)         0.141     0.518 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[26]/Q
                         net (fo=1, routed)           0.308     0.826    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[26]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.931     0.994    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     0.462    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     0.758    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.930%)  route 0.306ns (65.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.378ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.614     0.378    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X152Y166       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y166       FDRE (Prop_fdre_C_Q)         0.164     0.542 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[22]/Q
                         net (fo=1, routed)           0.306     0.848    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[22]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.931     0.994    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     0.462    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     0.758    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.164ns (34.070%)  route 0.317ns (65.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.376ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.612     0.376    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X150Y167       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y167       FDRE (Prop_fdre_C_Q)         0.164     0.540 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[27]/Q
                         net (fo=1, routed)           0.317     0.858    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[27]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.931     0.994    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     0.462    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     0.758    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.380%)  route 0.308ns (68.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.644     0.408    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X157Y158       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y158       FDRE (Prop_fdre_C_Q)         0.141     0.549 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[2]/Q
                         net (fo=1, routed)           0.308     0.858    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.928     0.991    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.532     0.459    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.755    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.629%)  route 0.319ns (69.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.641     0.405    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X156Y163       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.141     0.546 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[18]/Q
                         net (fo=1, routed)           0.319     0.866    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[18]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.931     0.994    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     0.462    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.758    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.415%)  route 0.323ns (69.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.405ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.641     0.405    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X156Y163       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y163       FDRE (Prop_fdre_C_Q)         0.141     0.546 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[17]/Q
                         net (fo=1, routed)           0.323     0.869    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.931     0.994    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.532     0.462    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     0.758    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.414%)  route 0.323ns (69.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.644     0.408    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X156Y159       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y159       FDRE (Prop_fdre_C_Q)         0.141     0.549 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[7]/Q
                         net (fo=1, routed)           0.323     0.872    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.928     0.991    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.532     0.459    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     0.755    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 CPUInst/ID_EX_1/rs2Data_ex_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/EX_MEM_1/MemWriteData_mem_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.382ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.618     0.382    CPUInst/ID_EX_1/cpu_clk_BUFG
    SLICE_X153Y159       FDRE                                         r  CPUInst/ID_EX_1/rs2Data_ex_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y159       FDRE (Prop_fdre_C_Q)         0.141     0.523 r  CPUInst/ID_EX_1/rs2Data_ex_reg[11]/Q
                         net (fo=2, routed)           0.067     0.591    CPUInst/EX_MEM_1/MemWriteData_mem_reg[31]_1[10]
    SLICE_X152Y159       LUT4 (Prop_lut4_I2_O)        0.045     0.636 r  CPUInst/EX_MEM_1/MemWriteData_mem[11]_i_1/O
                         net (fo=1, routed)           0.000     0.636    CPUInst/EX_MEM_1/MemWriteData_ex[11]
    SLICE_X152Y159       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.890     0.952    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X152Y159       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[11]/C
                         clock pessimism             -0.557     0.395    
    SLICE_X152Y159       FDRE (Hold_fdre_C_D)         0.120     0.515    CPUInst/EX_MEM_1/MemWriteData_mem_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 CPUInst/EX_MEM_1/MemWriteData_mem_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.959%)  route 0.330ns (70.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.408ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.724    -0.510    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.045    -0.465 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.204    -0.261    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.235 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.644     0.408    CPUInst/EX_MEM_1/cpu_clk_BUFG
    SLICE_X156Y157       FDRE                                         r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y157       FDRE (Prop_fdre_C_Q)         0.141     0.549 r  CPUInst/EX_MEM_1/MemWriteData_mem_reg[4]/Q
                         net (fo=1, routed)           0.330     0.879    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.029    -0.251    pixel_clk
    SLICE_X83Y147        LUT3 (Prop_lut3_I0_O)        0.056    -0.195 r  cpu_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.228     0.034    cpu_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.063 r  cpu_clk_BUFG_inst/O
                         net (fo=466, routed)         0.928     0.991    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X8Y64         RAMB18E1                                     r  CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.532     0.459    
    RAMB18_X8Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     0.755    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X8Y64    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X8Y64    CPUInst/DataRAM_1/ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   cpu_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   DCM_INST/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X81Y147   step_pulse_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X149Y160  CPUInst/EX_MEM_1/ALUResult_mem_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X149Y159  CPUInst/EX_MEM_1/ALUResult_mem_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X148Y160  CPUInst/EX_MEM_1/ALUResult_mem_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X150Y163  CPUInst/EX_MEM_1/ALUResult_mem_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X158Y163  CPUInst/ID_1/Registers0/regs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.743ns (31.697%)  route 1.601ns (68.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 1.829 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.692    -0.150    TMDS_inst/clear
    SLICE_X155Y150       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.628     1.829    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y150       FDRE                                         r  TMDS_inst/TmdsBlue_reg[0]/C
                         clock pessimism             -0.437     1.393    
                         clock uncertainty           -0.065     1.327    
    SLICE_X155Y150       FDRE (Setup_fdre_C_CE)      -0.413     0.914    TMDS_inst/TmdsBlue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.743ns (31.697%)  route 1.601ns (68.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 1.829 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.692    -0.150    TMDS_inst/clear
    SLICE_X155Y150       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.628     1.829    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y150       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/C
                         clock pessimism             -0.437     1.393    
                         clock uncertainty           -0.065     1.327    
    SLICE_X155Y150       FDRE (Setup_fdre_C_CE)      -0.413     0.914    TMDS_inst/TmdsBlue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.914    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.743ns (31.829%)  route 1.591ns (68.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.172ns = ( 1.828 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.682    -0.160    TMDS_inst/clear
    SLICE_X155Y153       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.627     1.828    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y153       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/C
                         clock pessimism             -0.437     1.392    
                         clock uncertainty           -0.065     1.326    
    SLICE_X155Y153       FDRE (Setup_fdre_C_CE)      -0.413     0.913    TMDS_inst/TmdsBlue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.913    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.743ns (30.926%)  route 1.660ns (69.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.750    -0.092    TMDS_inst/clear
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X156Y151       FDRE (Setup_fdre_C_CE)      -0.413     1.002    TMDS_inst/TmdsBlue_reg[8]
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.743ns (30.926%)  route 1.660ns (69.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.750    -0.092    TMDS_inst/clear
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X156Y151       FDRE (Setup_fdre_C_CE)      -0.413     1.002    TMDS_inst/TmdsBlue_reg[9]
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.743ns (30.926%)  route 1.660ns (69.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.750    -0.092    TMDS_inst/clear
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X156Y151       FDRE (Setup_fdre_C_CE)      -0.413     1.002    TMDS_inst/TmdsGreen_reg[3]
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.743ns (30.926%)  route 1.660ns (69.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.750    -0.092    TMDS_inst/clear
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X156Y151       FDRE (Setup_fdre_C_CE)      -0.413     1.002    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.743ns (30.926%)  route 1.660ns (69.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.750    -0.092    TMDS_inst/clear
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X156Y151       FDRE (Setup_fdre_C_CE)      -0.413     1.002    TMDS_inst/TmdsGreen_reg[6]
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.743ns (30.926%)  route 1.660ns (69.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.750    -0.092    TMDS_inst/clear
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[8]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X156Y151       FDRE (Setup_fdre_C_CE)      -0.413     1.002    TMDS_inst/TmdsGreen_reg[8]
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 TMDS_inst/bit_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.743ns (30.926%)  route 1.660ns (69.074%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.819    -2.494    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.419    -2.075 f  TMDS_inst/bit_q_reg[2]/Q
                         net (fo=8, routed)           0.909    -1.166    TMDS_inst/bit_q_reg__0[2]
    SLICE_X157Y152       LUT5 (Prop_lut5_I1_O)        0.324    -0.842 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.750    -0.092    TMDS_inst/clear
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
                         clock pessimism             -0.423     1.481    
                         clock uncertainty           -0.065     1.415    
    SLICE_X156Y151       FDRE (Setup_fdre_C_CE)      -0.413     1.002    TMDS_inst/TmdsGreen_reg[9]
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  1.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsBlue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsBlue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y151       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/TmdsBlue_reg[8]/Q
                         net (fo=1, routed)           0.157    -0.292    TMDS_inst/TmdsBlue[8]
    SLICE_X156Y152       LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  TMDS_inst/TMDSch0_i_1/O
                         net (fo=1, routed)           0.000    -0.247    TMDS_inst/TMDSch0_i_1_n_0
    SLICE_X156Y152       FDRE                                         r  TMDS_inst/TMDSch0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y152       FDRE                                         r  TMDS_inst/TMDSch0_reg/C
                         clock pessimism             -0.212    -0.573    
    SLICE_X156Y152       FDRE (Hold_fdre_C_D)         0.091    -0.482    TMDS_inst/TMDSch0_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.368%)  route 0.183ns (49.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.265    TMDS_inst/bit_q_reg__0[3]
    SLICE_X156Y152       LUT6 (Prop_lut6_I4_O)        0.045    -0.220 r  TMDS_inst/TMDSch2_i_1/O
                         net (fo=1, routed)           0.000    -0.220    TMDS_inst/TMDSch2_i_1_n_0
    SLICE_X156Y152       FDRE                                         r  TMDS_inst/TMDSch2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y152       FDRE                                         r  TMDS_inst/TMDSch2_reg/C
                         clock pessimism             -0.215    -0.576    
    SLICE_X156Y152       FDRE (Hold_fdre_C_D)         0.092    -0.484    TMDS_inst/TMDSch2_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (50.010%)  route 0.190ns (49.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.190    -0.258    TMDS_inst/bit_q_reg__0[3]
    SLICE_X157Y152       LUT5 (Prop_lut5_I3_O)        0.049    -0.209 r  TMDS_inst/bit_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    TMDS_inst/p_0_in[4]
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X157Y152       FDRE (Hold_fdre_C_D)         0.107    -0.482    TMDS_inst/bit_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 TMDS_inst/TmdsGreen_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TMDSch1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.226ns (54.384%)  route 0.190ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y151       FDRE (Prop_fdre_C_Q)         0.128    -0.461 r  TMDS_inst/TmdsGreen_reg[9]/Q
                         net (fo=1, routed)           0.190    -0.272    TMDS_inst/TmdsGreen[9]
    SLICE_X158Y151       LUT6 (Prop_lut6_I2_O)        0.098    -0.174 r  TMDS_inst/TMDSch1_i_1/O
                         net (fo=1, routed)           0.000    -0.174    TMDS_inst/TMDSch1_i_1_n_0
    SLICE_X158Y151       FDRE                                         r  TMDS_inst/TMDSch1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y151       FDRE                                         r  TMDS_inst/TMDSch1_reg/C
                         clock pessimism             -0.212    -0.573    
    SLICE_X158Y151       FDRE (Hold_fdre_C_D)         0.120    -0.453    TMDS_inst/TMDSch1_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.479%)  route 0.190ns (50.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[3]/Q
                         net (fo=6, routed)           0.190    -0.258    TMDS_inst/bit_q_reg__0[3]
    SLICE_X157Y152       LUT4 (Prop_lut4_I3_O)        0.045    -0.213 r  TMDS_inst/bit_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    TMDS_inst/p_0_in[3]
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[3]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X157Y152       FDRE (Hold_fdre_C_D)         0.092    -0.497    TMDS_inst/bit_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.183ns (44.532%)  route 0.228ns (55.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.228    -0.220    TMDS_inst/bit_q_reg__0[1]
    SLICE_X157Y152       LUT3 (Prop_lut3_I1_O)        0.042    -0.178 r  TMDS_inst/bit_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    TMDS_inst/p_0_in[2]
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[2]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X157Y152       FDRE (Hold_fdre_C_D)         0.107    -0.482    TMDS_inst/bit_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.934%)  route 0.228ns (55.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  TMDS_inst/bit_q_reg[1]/Q
                         net (fo=12, routed)          0.228    -0.220    TMDS_inst/bit_q_reg__0[1]
    SLICE_X157Y152       LUT2 (Prop_lut2_I1_O)        0.045    -0.175 r  TMDS_inst/bit_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    TMDS_inst/p_0_in[1]
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[1]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X157Y152       FDRE (Hold_fdre_C_D)         0.091    -0.498    TMDS_inst/bit_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/bit_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.119%)  route 0.289ns (60.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.141    -0.448 f  TMDS_inst/bit_q_reg[0]/Q
                         net (fo=15, routed)          0.289    -0.159    TMDS_inst/bit_q_reg__0[0]
    SLICE_X157Y152       LUT1 (Prop_lut1_I0_O)        0.045    -0.114 r  TMDS_inst/bit_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    TMDS_inst/p_0_in[0]
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[0]/C
                         clock pessimism             -0.228    -0.589    
    SLICE_X157Y152       FDRE (Hold_fdre_C_D)         0.092    -0.497    TMDS_inst/bit_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.230ns (42.610%)  route 0.310ns (57.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.128    -0.461 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.100    -0.361    TMDS_inst/bit_q_reg__1[4]
    SLICE_X157Y152       LUT5 (Prop_lut5_I0_O)        0.102    -0.259 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.210    -0.049    TMDS_inst/clear
    SLICE_X159Y153       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y153       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/C
                         clock pessimism             -0.212    -0.574    
    SLICE_X159Y153       FDRE (Hold_fdre_C_CE)       -0.106    -0.680    TMDS_inst/TmdsRed_reg[0]
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 TMDS_inst/bit_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.230ns (41.772%)  route 0.321ns (58.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.646    -0.589    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y152       FDRE                                         r  TMDS_inst/bit_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.128    -0.461 f  TMDS_inst/bit_q_reg[4]/Q
                         net (fo=2, routed)           0.100    -0.361    TMDS_inst/bit_q_reg__1[4]
    SLICE_X157Y152       LUT5 (Prop_lut5_I0_O)        0.102    -0.259 r  TMDS_inst/TmdsBlue[9]_i_1/O
                         net (fo=35, routed)          0.221    -0.038    TMDS_inst/clear
    SLICE_X157Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/C
                         clock pessimism             -0.212    -0.573    
    SLICE_X157Y151       FDRE (Hold_fdre_C_CE)       -0.106    -0.679    TMDS_inst/TmdsGreen_reg[0]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.641    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   TMDS_inst/tmds_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X156Y152  TMDS_inst/TMDSch0_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X158Y151  TMDS_inst/TMDSch1_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X156Y152  TMDS_inst/TMDSch2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X155Y153  TMDS_inst/TmdsBlue_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X155Y152  TMDS_inst/TmdsBlue_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         4.000       3.000      SLICE_X155Y152  TMDS_inst/TmdsBlue_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X156Y152  TMDS_inst/TMDSch0_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X156Y152  TMDS_inst/TMDSch0_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y151  TMDS_inst/TMDSch1_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y151  TMDS_inst/TMDSch1_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X156Y152  TMDS_inst/TMDSch2_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X156Y152  TMDS_inst/TMDSch2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X156Y152  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X156Y152  TMDS_inst/TMDSch0_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y151  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X158Y151  TMDS_inst/TMDSch1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X156Y152  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X156Y152  TMDS_inst/TMDSch2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X155Y150  TMDS_inst/TmdsBlue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DCM_INST/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   DCM_INST/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  DCM_INST/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack        1.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.518ns (22.426%)  route 1.792ns (77.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 1.902 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.818    -2.495    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y153       FDSE                                         r  TMDS_inst/encode_red/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y153       FDSE (Prop_fdse_C_Q)         0.518    -1.977 r  TMDS_inst/encode_red/q_reg[0]/Q
                         net (fo=1, routed)           1.792    -0.186    TMDS_inst/encode_red_n_9
    SLICE_X159Y153       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.701     1.902    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X159Y153       FDRE                                         r  TMDS_inst/TmdsRed_reg[0]/C
                         clock pessimism             -0.604     1.298    
                         clock uncertainty           -0.215     1.083    
    SLICE_X159Y153       FDRE (Setup_fdre_C_D)       -0.067     1.016    TMDS_inst/TmdsRed_reg[0]
  -------------------------------------------------------------------
                         required time                          1.016    
                         arrival time                           0.186    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.518ns (22.843%)  route 1.750ns (77.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.171ns = ( 1.829 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.567ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.746    -2.567    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X154Y152       FDSE                                         r  TMDS_inst/encode_blue/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y152       FDSE (Prop_fdse_C_Q)         0.518    -2.049 r  TMDS_inst/encode_blue/q_reg[3]/Q
                         net (fo=1, routed)           1.750    -0.300    TMDS_inst/encode_blue_n_7
    SLICE_X155Y152       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.628     1.829    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y152       FDRE                                         r  TMDS_inst/TmdsBlue_reg[3]/C
                         clock pessimism             -0.604     1.225    
                         clock uncertainty           -0.215     1.010    
    SLICE_X155Y152       FDRE (Setup_fdre_C_D)       -0.081     0.929    TMDS_inst/TmdsBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.929    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.256ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.518ns (23.101%)  route 1.724ns (76.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 1.902 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.818    -2.495    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y153       FDSE                                         r  TMDS_inst/encode_red/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y153       FDSE (Prop_fdse_C_Q)         0.518    -1.977 r  TMDS_inst/encode_red/q_reg[1]/Q
                         net (fo=1, routed)           1.724    -0.253    TMDS_inst/encode_red_n_8
    SLICE_X157Y153       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.701     1.902    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y153       FDRE                                         r  TMDS_inst/TmdsRed_reg[1]/C
                         clock pessimism             -0.604     1.298    
                         clock uncertainty           -0.215     1.083    
    SLICE_X157Y153       FDRE (Setup_fdre_C_D)       -0.081     1.002    TMDS_inst/TmdsRed_reg[1]
  -------------------------------------------------------------------
                         required time                          1.002    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  1.256    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_blue/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.456ns (19.810%)  route 1.846ns (80.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.568ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.745    -2.568    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X155Y155       FDRE                                         r  TMDS_inst/encode_blue/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y155       FDRE (Prop_fdre_C_Q)         0.456    -2.112 r  TMDS_inst/encode_blue/q_reg[9]/Q
                         net (fo=1, routed)           1.846    -0.267    TMDS_inst/encode_blue_n_1
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsBlue_reg[9]/C
                         clock pessimism             -0.604     1.299    
                         clock uncertainty           -0.215     1.084    
    SLICE_X156Y151       FDRE (Setup_fdre_C_D)       -0.093     0.991    TMDS_inst/TmdsBlue_reg[9]
  -------------------------------------------------------------------
                         required time                          0.991    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.456ns (20.850%)  route 1.731ns (79.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.819    -2.494    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X157Y150       FDSE                                         r  TMDS_inst/encode_green/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y150       FDSE (Prop_fdse_C_Q)         0.456    -2.038 r  TMDS_inst/encode_green/q_reg[2]/Q
                         net (fo=1, routed)           1.731    -0.307    TMDS_inst/encode_green_n_7
    SLICE_X157Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[2]/C
                         clock pessimism             -0.604     1.299    
                         clock uncertainty           -0.215     1.084    
    SLICE_X157Y151       FDRE (Setup_fdre_C_D)       -0.092     0.992    TMDS_inst/TmdsGreen_reg[2]
  -------------------------------------------------------------------
                         required time                          0.992    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.456ns (20.925%)  route 1.723ns (79.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.819    -2.494    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X159Y151       FDSE                                         r  TMDS_inst/encode_green/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y151       FDSE (Prop_fdse_C_Q)         0.456    -2.038 r  TMDS_inst/encode_green/q_reg[3]/Q
                         net (fo=1, routed)           1.723    -0.315    TMDS_inst/encode_green_n_6
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[3]/C
                         clock pessimism             -0.604     1.299    
                         clock uncertainty           -0.215     1.084    
    SLICE_X156Y151       FDRE (Setup_fdre_C_D)       -0.093     0.991    TMDS_inst/TmdsGreen_reg[3]
  -------------------------------------------------------------------
                         required time                          0.991    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.443ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.419ns (21.806%)  route 1.502ns (78.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.818    -2.495    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X156Y153       FDSE                                         r  TMDS_inst/encode_red/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y153       FDSE (Prop_fdse_C_Q)         0.419    -2.076 r  TMDS_inst/encode_red/q_reg[8]/Q
                         net (fo=1, routed)           1.502    -0.574    TMDS_inst/encode_red_n_1
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsRed_reg[8]/C
                         clock pessimism             -0.604     1.299    
                         clock uncertainty           -0.215     1.084    
    SLICE_X156Y151       FDRE (Setup_fdre_C_D)       -0.215     0.869    TMDS_inst/TmdsRed_reg[8]
  -------------------------------------------------------------------
                         required time                          0.869    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.518ns (24.652%)  route 1.583ns (75.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.818    -2.495    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y153       FDRE                                         r  TMDS_inst/encode_red/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y153       FDRE (Prop_fdre_C_Q)         0.518    -1.977 r  TMDS_inst/encode_red/q_reg[9]/Q
                         net (fo=1, routed)           1.583    -0.394    TMDS_inst/encode_red_n_0
    SLICE_X158Y152       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X158Y152       FDRE                                         r  TMDS_inst/TmdsRed_reg[9]/C
                         clock pessimism             -0.604     1.299    
                         clock uncertainty           -0.215     1.084    
    SLICE_X158Y152       FDRE (Setup_fdre_C_D)       -0.031     1.053    TMDS_inst/TmdsRed_reg[9]
  -------------------------------------------------------------------
                         required time                          1.053    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_red/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.518ns (25.095%)  route 1.546ns (74.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.098ns = ( 1.902 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.495ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.818    -2.495    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y154       FDSE                                         r  TMDS_inst/encode_red/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y154       FDSE (Prop_fdse_C_Q)         0.518    -1.977 r  TMDS_inst/encode_red/q_reg[4]/Q
                         net (fo=1, routed)           1.546    -0.431    TMDS_inst/encode_red_n_5
    SLICE_X157Y154       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.701     1.902    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y154       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/C
                         clock pessimism             -0.604     1.298    
                         clock uncertainty           -0.215     1.083    
    SLICE_X157Y154       FDRE (Setup_fdre_C_D)       -0.067     1.016    TMDS_inst/TmdsRed_reg[4]
  -------------------------------------------------------------------
                         required time                          1.016    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 TMDS_inst/encode_green/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_DCM_PLL rise@4.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.518ns (25.272%)  route 1.532ns (74.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 1.903 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.494ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         1.819    -2.494    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X158Y150       FDSE                                         r  TMDS_inst/encode_green/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y150       FDSE (Prop_fdse_C_Q)         0.518    -1.976 r  TMDS_inst/encode_green/q_reg[0]/Q
                         net (fo=1, routed)           1.532    -0.445    TMDS_inst/encode_green_n_9
    SLICE_X157Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      4.000     4.000 r  
    R4                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417     5.417 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.598    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    -1.607 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718     0.111    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.202 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.702     1.903    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/C
                         clock pessimism             -0.604     1.299    
                         clock uncertainty           -0.215     1.084    
    SLICE_X157Y151       FDRE (Setup_fdre_C_D)       -0.081     1.003    TMDS_inst/TmdsGreen_reg[0]
  -------------------------------------------------------------------
                         required time                          1.003    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  1.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.164ns (21.201%)  route 0.610ns (78.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.389ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.619    -0.616    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X154Y153       FDSE                                         r  TMDS_inst/encode_blue/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y153       FDSE (Prop_fdse_C_Q)         0.164    -0.452 r  TMDS_inst/encode_blue/q_reg[2]/Q
                         net (fo=1, routed)           0.610     0.157    TMDS_inst/encode_blue_n_8
    SLICE_X155Y153       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.891    -0.389    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y153       FDRE                                         r  TMDS_inst/TmdsBlue_reg[2]/C
                         clock pessimism              0.097    -0.293    
                         clock uncertainty            0.215    -0.078    
    SLICE_X155Y153       FDRE (Hold_fdre_C_D)         0.070    -0.008    TMDS_inst/TmdsBlue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.164ns (21.693%)  route 0.592ns (78.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.620    -0.615    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X154Y152       FDSE                                         r  TMDS_inst/encode_blue/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y152       FDSE (Prop_fdse_C_Q)         0.164    -0.451 r  TMDS_inst/encode_blue/q_reg[5]/Q
                         net (fo=1, routed)           0.592     0.141    TMDS_inst/encode_blue_n_5
    SLICE_X155Y152       FDRE                                         r  TMDS_inst/TmdsBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.892    -0.388    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y152       FDRE                                         r  TMDS_inst/TmdsBlue_reg[5]/C
                         clock pessimism              0.097    -0.292    
                         clock uncertainty            0.215    -0.077    
    SLICE_X155Y152       FDRE (Hold_fdre_C_D)         0.047    -0.030    TMDS_inst/TmdsBlue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.232%)  route 0.632ns (81.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.620    -0.615    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X155Y151       FDSE                                         r  TMDS_inst/encode_blue/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y151       FDSE (Prop_fdse_C_Q)         0.141    -0.474 r  TMDS_inst/encode_blue/q_reg[1]/Q
                         net (fo=1, routed)           0.632     0.158    TMDS_inst/encode_blue_n_9
    SLICE_X155Y150       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.892    -0.388    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y150       FDRE                                         r  TMDS_inst/TmdsBlue_reg[1]/C
                         clock pessimism              0.097    -0.292    
                         clock uncertainty            0.215    -0.077    
    SLICE_X155Y150       FDRE (Hold_fdre_C_D)         0.060    -0.017    TMDS_inst/TmdsBlue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.164ns (20.589%)  route 0.633ns (79.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.619    -0.616    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X154Y153       FDSE                                         r  TMDS_inst/encode_blue/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y153       FDSE (Prop_fdse_C_Q)         0.164    -0.452 r  TMDS_inst/encode_blue/q_reg[7]/Q
                         net (fo=1, routed)           0.633     0.180    TMDS_inst/encode_blue_n_3
    SLICE_X155Y152       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.892    -0.388    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y152       FDRE                                         r  TMDS_inst/TmdsBlue_reg[7]/C
                         clock pessimism              0.097    -0.292    
                         clock uncertainty            0.215    -0.077    
    SLICE_X155Y152       FDRE (Hold_fdre_C_D)         0.078     0.001    TMDS_inst/TmdsBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.164ns (21.302%)  route 0.606ns (78.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.646    -0.589    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X158Y150       FDSE                                         r  TMDS_inst/encode_green/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y150       FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  TMDS_inst/encode_green/q_reg[5]/Q
                         net (fo=1, routed)           0.606     0.181    TMDS_inst/encode_green_n_4
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[5]/C
                         clock pessimism              0.097    -0.265    
                         clock uncertainty            0.215    -0.050    
    SLICE_X156Y151       FDRE (Hold_fdre_C_D)         0.047    -0.003    TMDS_inst/TmdsGreen_reg[5]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.164ns (20.488%)  route 0.636ns (79.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.646    -0.589    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X158Y150       FDSE                                         r  TMDS_inst/encode_green/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y150       FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  TMDS_inst/encode_green/q_reg[6]/Q
                         net (fo=1, routed)           0.636     0.211    TMDS_inst/encode_green_n_3
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X156Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[6]/C
                         clock pessimism              0.097    -0.265    
                         clock uncertainty            0.215    -0.050    
    SLICE_X156Y151       FDRE (Hold_fdre_C_D)         0.075     0.025    TMDS_inst/TmdsGreen_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.164ns (20.444%)  route 0.638ns (79.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.645    -0.590    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X158Y154       FDSE                                         r  TMDS_inst/encode_red/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y154       FDSE (Prop_fdse_C_Q)         0.164    -0.426 r  TMDS_inst/encode_red/q_reg[4]/Q
                         net (fo=1, routed)           0.638     0.212    TMDS_inst/encode_red_n_5
    SLICE_X157Y154       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y154       FDRE                                         r  TMDS_inst/TmdsRed_reg[4]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X157Y154       FDRE (Hold_fdre_C_D)         0.070     0.019    TMDS_inst/TmdsRed_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_red/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.964%)  route 0.644ns (82.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.645    -0.590    TMDS_inst/encode_red/pixel_clk_IBUF_BUFG
    SLICE_X156Y153       FDSE                                         r  TMDS_inst/encode_red/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y153       FDSE (Prop_fdse_C_Q)         0.141    -0.449 r  TMDS_inst/encode_red/q_reg[3]/Q
                         net (fo=1, routed)           0.644     0.195    TMDS_inst/encode_red_n_6
    SLICE_X157Y153       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.917    -0.362    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y153       FDRE                                         r  TMDS_inst/TmdsRed_reg[3]/C
                         clock pessimism              0.097    -0.266    
                         clock uncertainty            0.215    -0.051    
    SLICE_X157Y153       FDRE (Hold_fdre_C_D)         0.047    -0.004    TMDS_inst/TmdsRed_reg[3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_blue/q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.164ns (20.137%)  route 0.650ns (79.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.620    -0.615    TMDS_inst/encode_blue/pixel_clk_IBUF_BUFG
    SLICE_X154Y152       FDSE                                         r  TMDS_inst/encode_blue/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y152       FDSE (Prop_fdse_C_Q)         0.164    -0.451 r  TMDS_inst/encode_blue/q_reg[6]/Q
                         net (fo=1, routed)           0.650     0.199    TMDS_inst/encode_blue_n_4
    SLICE_X155Y152       FDRE                                         r  TMDS_inst/TmdsBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.892    -0.388    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X155Y152       FDRE                                         r  TMDS_inst/TmdsBlue_reg[6]/C
                         clock pessimism              0.097    -0.292    
                         clock uncertainty            0.215    -0.077    
    SLICE_X155Y152       FDRE (Hold_fdre_C_D)         0.076    -0.001    TMDS_inst/TmdsBlue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TMDS_inst/encode_green/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_inst/TmdsGreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.305%)  route 0.644ns (79.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM_INST/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM_INST/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM_INST/inst/clkout1_buf/O
                         net (fo=111, routed)         0.646    -0.589    TMDS_inst/encode_green/pixel_clk_IBUF_BUFG
    SLICE_X158Y150       FDSE                                         r  TMDS_inst/encode_green/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y150       FDSE (Prop_fdse_C_Q)         0.164    -0.425 r  TMDS_inst/encode_green/q_reg[0]/Q
                         net (fo=1, routed)           0.644     0.219    TMDS_inst/encode_green_n_9
    SLICE_X157Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM_INST/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM_INST/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM_INST/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM_INST/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    TMDS_inst/tmds_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  TMDS_inst/tmds_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.919    -0.361    TMDS_inst/tmds_clk_IBUF_BUFG
    SLICE_X157Y151       FDRE                                         r  TMDS_inst/TmdsGreen_reg[0]/C
                         clock pessimism              0.097    -0.265    
                         clock uncertainty            0.215    -0.050    
    SLICE_X157Y151       FDRE (Hold_fdre_C_D)         0.066     0.016    TMDS_inst/TmdsGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.203    





