# TODO: Change to your target RISC-V processor design and configurations 
RV_TARGET := freedom
RV_HART_CNT := 1

