{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695843830978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695843830985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 21:43:50 2023 " "Processing started: Wed Sep 27 21:43:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695843830985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695843830985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fct_compas -c fct_compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off fct_compas -c fct_compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695843830985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695843831445 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695843831445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_fre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_fre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_fre-Behavioral " "Found design unit 1: div_fre-Behavioral" {  } { { "div_fre.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/div_fre.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842378 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_fre " "Found entity 1: div_fre" {  } { { "div_fre.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/div_fre.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695843842378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_compas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fct_compas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fct_compas " "Found entity 1: fct_compas" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695843842378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_front.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_front.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 det_front-detc " "Found design unit 1: det_front-detc" {  } { { "det_front.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/det_front.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842385 ""} { "Info" "ISGN_ENTITY_NAME" "1 det_front " "Found entity 1: det_front" {  } { { "det_front.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/det_front.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695843842385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-behavior " "Found design unit 1: compas-behavior" {  } { { "compas.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/compas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842385 ""} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Found entity 1: compas" {  } { { "compas.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/compas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695843842385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arc " "Found design unit 1: compteur-arc" {  } { { "compteur.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/compteur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842385 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/compteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695843842385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695843842385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fct_compas " "Elaborating entity \"fct_compas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695843842420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas compas:inst " "Elaborating entity \"compas\" for hierarchy \"compas:inst\"" {  } { { "fct_compas.bdf" "inst" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 144 432 656 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695843842435 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tmp compas.vhd(15) " "VHDL Signal Declaration warning at compas.vhd(15): used implicit default value for signal \"tmp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/compas.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695843842435 "|compas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 compas.vhd(15) " "Verilog HDL or VHDL warning at compas.vhd(15): object \"tmp1\" assigned a value but never read" {  } { { "compas.vhd" "" { Text "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/compas.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695843842435 "|compas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_fre div_fre:inst1 " "Elaborating entity \"div_fre\" for hierarchy \"div_fre:inst1\"" {  } { { "fct_compas.bdf" "inst1" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 88 120 264 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695843842435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:inst2 " "Elaborating entity \"compteur\" for hierarchy \"compteur:inst2\"" {  } { { "fct_compas.bdf" "inst2" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 256 120 304 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695843842445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[8\] GND " "Pin \"data_compas\[8\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[7\] GND " "Pin \"data_compas\[7\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[6\] GND " "Pin \"data_compas\[6\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[5\] GND " "Pin \"data_compas\[5\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[4\] GND " "Pin \"data_compas\[4\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[3\] GND " "Pin \"data_compas\[3\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[2\] GND " "Pin \"data_compas\[2\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[1\] GND " "Pin \"data_compas\[1\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[0\] GND " "Pin \"data_compas\[0\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 192 736 919 208 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695843842935 "|fct_compas|data_compas[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695843842935 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695843843005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695843843421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695843843421 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_pwm " "No output dependent on input pin \"in_pwm\"" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 280 -104 64 296 "in_pwm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695843843441 "|fct_compas|in_pwm"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAZ_n " "No output dependent on input pin \"RAZ_n\"" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER 2/BE_VHDL_23_G19/fct_compas/fct_compas.bdf" { { 304 -104 64 320 "RAZ_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1695843843441 "|fct_compas|RAZ_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1695843843441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695843843441 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695843843441 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695843843441 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695843843441 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695843843457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 21:44:03 2023 " "Processing ended: Wed Sep 27 21:44:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695843843457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695843843457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695843843457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695843843457 ""}
