// Seed: 289503082
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd33
) (
    input supply0 _id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input wor id_5,
    output supply1 id_6,
    output supply1 id_7
);
  logic [7:0] id_9;
  wire [1 : id_0] id_10;
  xor primCall (id_2, id_4, id_5);
  assign {-1, {id_9[-1'h0]{id_5 + -1'b0}}, id_4, -1, -1'd0, ~id_0, -1} = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign id_7 = id_1;
endmodule
