/* arch/arm/mach-s3c2410/include/mach/regs-nand.h
 *
 * Copyright (c) 2004-2005 Simtec Electronics <linux@simtec.co.uk>
 *	http://www.simtec.co.uk/products/SWLINUX/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * S3C2410 NAND register definitions
*/

#ifndef __ASM_ARM_REGS_NAND
#define __ASM_ARM_REGS_NAND


#define S3C2410_NFREG(x) (x)

#define S3C2410_NFCONF  S3C2410_NFREG(0x00)
#define S3C2410_NFCMD   S3C2410_NFREG(0x04)
#define S3C2410_NFADDR  S3C2410_NFREG(0x08)
#define S3C2410_NFDATA  S3C2410_NFREG(0x0C)
#define S3C2410_NFSTAT  S3C2410_NFREG(0x10)
#define S3C2410_NFECC   S3C2410_NFREG(0x14)

#define S3C2440_NFCONT   S3C2410_NFREG(0x04)
#define S3C2440_NFCMD    S3C2410_NFREG(0x08)
#define S3C2440_NFADDR   S3C2410_NFREG(0x0C)
#define S3C2440_NFDATA   S3C2410_NFREG(0x10)
#define S3C2440_NFECCD0  S3C2410_NFREG(0x14)
#define S3C2440_NFECCD1  S3C2410_NFREG(0x18)
#define S3C2440_NFECCD   S3C2410_NFREG(0x1C)
#define S3C2440_NFSTAT   S3C2410_NFREG(0x20)
#define S3C2440_NFESTAT0 S3C2410_NFREG(0x24)
#define S3C2440_NFESTAT1 S3C2410_NFREG(0x28)
#define S3C2440_NFMECC0  S3C2410_NFREG(0x2C)
#define S3C2440_NFMECC1  S3C2410_NFREG(0x30)
#define S3C2440_NFSECC   S3C2410_NFREG(0x34)
#define S3C2440_NFSBLK   S3C2410_NFREG(0x38)
#define S3C2440_NFEBLK   S3C2410_NFREG(0x3C)

#define S3C2412_NFSBLK		S3C2410_NFREG(0x20)
#define S3C2412_NFEBLK		S3C2410_NFREG(0x24)
#define S3C2412_NFSTAT		S3C2410_NFREG(0x28)
#define S3C2412_NFMECC_ERR0	S3C2410_NFREG(0x2C)
#define S3C2412_NFMECC_ERR1	S3C2410_NFREG(0x30)
#define S3C2412_NFMECC0		S3C2410_NFREG(0x34)
#define S3C2412_NFMECC1		S3C2410_NFREG(0x38)
#define S3C2412_NFSECC		S3C2410_NFREG(0x3C)

#define S5PV210_NFCONF		S3C2410_NFREG(0x00)
#define S5PV210_NFCONT		S3C2410_NFREG(0x04)
#define S5PV210_NFCMMD		S3C2410_NFREG(0x08)
#define S5PV210_NFADDR		S3C2410_NFREG(0x0C)
#define S5PV210_NFDATA		S3C2410_NFREG(0x10)
#define S5PV210_NFMECCD0	S3C2410_NFREG(0x14)
#define S5PV210_NFMECCD1	S3C2410_NFREG(0x18)
#define S5PV210_NFSECCD		S3C2410_NFREG(0x1C)
#define S5PV210_NFSBLK		S3C2410_NFREG(0x20)
#define S5PV210_NFEBLK		S3C2410_NFREG(0x24)
#define S5PV210_NFSTAT		S3C2410_NFREG(0x28)
#define S5PV210_NFECCERR0	S3C2410_NFREG(0x2C)
#define S5PV210_NFECCERR1	S3C2410_NFREG(0x30)
#define S5PV210_NFMECC0		S3C2410_NFREG(0x34)
#define S5PV210_NFMECC1		S3C2410_NFREG(0x38)
#define S5PV210_NFSECC		S3C2410_NFREG(0x3C)
#define S5PV210_NFMLCBITPT	S3C2410_NFREG(0x40)
#define S5PV210_NFECCCONF		S3C2410_NFREG(0x20000)
#define S5PV210_NFECCCONT		S3C2410_NFREG(0x20020)
#define S5PV210_NFECCSTAT		S3C2410_NFREG(0x20030)
#define S5PV210_NFECCSECSTAT	S3C2410_NFREG(0x20040)
#define S5PV210_NFECCPRGECC0	S3C2410_NFREG(0x20090)
#define S5PV210_NFECCPRGECC1	S3C2410_NFREG(0x20094)
#define S5PV210_NFECCPRGECC2	S3C2410_NFREG(0x20098)
#define S5PV210_NFECCPRGECC3	S3C2410_NFREG(0x2009C)
#define S5PV210_NFECCPRGECC4	S3C2410_NFREG(0x200A0)
#define S5PV210_NFECCPRGECC5	S3C2410_NFREG(0x200A4)
#define S5PV210_NFECCPRGECC6	S3C2410_NFREG(0x200A8)
#define S5PV210_NFECCERL0		S3C2410_NFREG(0x200C0)
#define S5PV210_NFECCERL1		S3C2410_NFREG(0x200C4)
#define S5PV210_NFECCERL2		S3C2410_NFREG(0x200C8)
#define S5PV210_NFECCERL3		S3C2410_NFREG(0x200CC)
#define S5PV210_NFECCERL4		S3C2410_NFREG(0x200D0)
#define S5PV210_NFECCERL5		S3C2410_NFREG(0x200D4)
#define S5PV210_NFECCERL6		S3C2410_NFREG(0x200D8)
#define S5PV210_NFECCERL7		S3C2410_NFREG(0x200DC)
#define S5PV210_NFECCERP0		S3C2410_NFREG(0x200F0)
#define S5PV210_NFECCERP1		S3C2410_NFREG(0x200F4)
#define S5PV210_NFECCERP2		S3C2410_NFREG(0x200F8)
#define S5PV210_NFECCERP3		S3C2410_NFREG(0x200FC)
#define S5PV210_NFECCCONECC0	S3C2410_NFREG(0x20110)
#define S5PV210_NFECCCONECC1	S3C2410_NFREG(0x20114)
#define S5PV210_NFECCCONECC2	S3C2410_NFREG(0x20118)
#define S5PV210_NFECCCONECC3	S3C2410_NFREG(0x2011C)
#define S5PV210_NFECCCONECC4	S3C2410_NFREG(0x20120)
#define S5PV210_NFECCCONECC5	S3C2410_NFREG(0x20124)
#define S5PV210_NFECCCONECC6	S3C2410_NFREG(0x20128)

#define S3C2410_NFCONF_EN          (1<<15)
#define S3C2410_NFCONF_512BYTE     (1<<14)
#define S3C2410_NFCONF_4STEP       (1<<13)
#define S3C2410_NFCONF_INITECC     (1<<12)
#define S3C2410_NFCONF_nFCE        (1<<11)
#define S3C2410_NFCONF_TACLS(x)    ((x)<<8)
#define S3C2410_NFCONF_TWRPH0(x)   ((x)<<4)
#define S3C2410_NFCONF_TWRPH1(x)   ((x)<<0)

#define S3C2410_NFSTAT_BUSY        (1<<0)

#define S3C2440_NFCONF_BUSWIDTH_8	(0<<0)
#define S3C2440_NFCONF_BUSWIDTH_16	(1<<0)
#define S3C2440_NFCONF_ADVFLASH		(1<<3)
#define S3C2440_NFCONF_TACLS(x)		((x)<<12)
#define S3C2440_NFCONF_TWRPH0(x)	((x)<<8)
#define S3C2440_NFCONF_TWRPH1(x)	((x)<<4)

#define S3C2440_NFCONT_LOCKTIGHT	(1<<13)
#define S3C2440_NFCONT_SOFTLOCK		(1<<12)
#define S3C2440_NFCONT_ILLEGALACC_EN	(1<<10)
#define S3C2440_NFCONT_RNBINT_EN	(1<<9)
#define S3C2440_NFCONT_RN_FALLING	(1<<8)
#define S3C2440_NFCONT_SPARE_ECCLOCK	(1<<6)
#define S3C2440_NFCONT_MAIN_ECCLOCK	(1<<5)
#define S3C2440_NFCONT_INITECC		(1<<4)
#define S3C2440_NFCONT_nFCE		(1<<1)
#define S3C2440_NFCONT_ENABLE		(1<<0)

#define S3C2440_NFSTAT_READY		(1<<0)
#define S3C2440_NFSTAT_nCE		(1<<1)
#define S3C2440_NFSTAT_RnB_CHANGE	(1<<2)
#define S3C2440_NFSTAT_ILLEGAL_ACCESS	(1<<3)

#define S3C2412_NFCONF_NANDBOOT		(1<<31)
#define S3C2412_NFCONF_ECCCLKCON	(1<<30)
#define S3C2412_NFCONF_ECC_MLC		(1<<24)
#define S3C2412_NFCONF_TACLS_MASK	(7<<12)	/* 1 extra bit of Tacls */

#define S3C2412_NFCONT_ECC4_DIRWR	(1<<18)
#define S3C2412_NFCONT_LOCKTIGHT	(1<<17)
#define S3C2412_NFCONT_SOFTLOCK		(1<<16)
#define S3C2412_NFCONT_ECC4_ENCINT	(1<<13)
#define S3C2412_NFCONT_ECC4_DECINT	(1<<12)
#define S3C2412_NFCONT_MAIN_ECC_LOCK	(1<<7)
#define S3C2412_NFCONT_INIT_MAIN_ECC	(1<<5)
#define S3C2412_NFCONT_nFCE1		(1<<2)
#define S3C2412_NFCONT_nFCE0		(1<<1)

#define S3C2412_NFSTAT_ECC_ENCDONE	(1<<7)
#define S3C2412_NFSTAT_ECC_DECDONE	(1<<6)
#define S3C2412_NFSTAT_ILLEGAL_ACCESS	(1<<5)
#define S3C2412_NFSTAT_RnB_CHANGE	(1<<4)
#define S3C2412_NFSTAT_nFCE1		(1<<3)
#define S3C2412_NFSTAT_nFCE0		(1<<2)
#define S3C2412_NFSTAT_Res1		(1<<1)
#define S3C2412_NFSTAT_READY		(1<<0)

#define S3C2412_NFECCERR_SERRDATA(x)	(((x) >> 21) & 0xf)
#define S3C2412_NFECCERR_SERRBIT(x)	(((x) >> 18) & 0x7)
#define S3C2412_NFECCERR_MERRDATA(x)	(((x) >> 7) & 0x3ff)
#define S3C2412_NFECCERR_MERRBIT(x)	(((x) >> 4) & 0x7)
#define S3C2412_NFECCERR_SPARE_ERR(x)	(((x) >> 2) & 0x3)
#define S3C2412_NFECCERR_MAIN_ERR(x)	(((x) >> 2) & 0x3)
#define S3C2412_NFECCERR_NONE		(0)
#define S3C2412_NFECCERR_1BIT		(1)
#define S3C2412_NFECCERR_MULTIBIT	(2)
#define S3C2412_NFECCERR_ECCAREA	(3)

#define S5PV210_NFCONT_nFCE3		(1<<23)
#define S5PV210_NFCONT_nFCE2		(1<<22)
#define S5PV210_NFCONT_nFCE1		(1<<2)
#define S5PV210_NFCONT_nFCE0		(1<<1)
#define S5PV210_NFCONT_SPARE_ECCLOCK (1<<6)
#define S5PV210_NFCONT_MAIN_ECCLOCK	(1<<7)
#define S5PV210_NFCONT_MODE			(1<<0)

#define S5PV210_NFECCSTAT_ENCDONE	(1<<25)
#define S5PV210_NFECCSTAT_DECDONE	(1<<24)
#define S5PV210_NFECCCONF_MSGLEN_MSK 0x3FF0000
#define S5PV210_NFECCCONF_MSGLEN(x)	(((x - 1) & 0x3FF) << 16) 
#define S5PV210_NFECCCONF_ECC_MASK	0x07
#define S5PV210_NFECCCONF_ECC_8BIT	0x03
#define S5PV210_NFECCCONF_ECC_12BIT	0x04
#define S5PV210_NFECCCONF_ECC_16BIT	0x05
#define S5PV210_NFECCCONT_INITECC	(1<<2)
#define S5PV210_NFECCCONT_ENC		(1<<16)

#endif /* __ASM_ARM_REGS_NAND */

