# (a)lfonso (r)isc-(v) => Â¡arv!

This project has the goal of being an educational project to help myself learn in much more depth the inner-workings of a modern CPU.

### Features of the ARV CPU

- 32-bit architecture followign the RISC-V ISA.
- Support for the base ISA.
- No cache.
- No branch prediction.
- 5-stage pipeline (Instruction Fetch, Decode, Execution, Memory access and WriteBack).
- No superscalar.
- In-order execution.