// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Wed Apr 22 15:14:34 2020
// Host        : DESKTOP-PB838JL running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               C:/Users/Public/project_3/project_3.srcs/sources_1/ip/ila_0/ila_0_stub.v
// Design      : ila_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ila,Vivado 2018.2" *)
module ila_0(clk, probe0, probe1, probe2, probe3, probe4, probe5, 
  probe6, probe7, probe8, probe9, probe10, probe11, probe12, probe13, probe14, probe15, probe16, probe17, 
  probe18, probe19, probe20, probe21, probe22, probe23, probe24, probe25, probe26, probe27, probe28, 
  probe29, probe30, probe31, probe32, probe33, probe34, probe35, probe36, probe37, probe38, probe39, 
  probe40, probe41, probe42, probe43, probe44, probe45, probe46, probe47, probe48, probe49, probe50, 
  probe51, probe52, probe53, probe54, probe55, probe56, probe57, probe58, probe59, probe60, probe61)
/* synthesis syn_black_box black_box_pad_pin="clk,probe0[31:0],probe1[31:0],probe2[0:0],probe3[31:0],probe4[8:0],probe5[12:0],probe6[12:0],probe7[13:0],probe8[13:0],probe9[14:0],probe10[14:0],probe11[15:0],probe12[15:0],probe13[16:0],probe14[16:0],probe15[17:0],probe16[17:0],probe17[18:0],probe18[18:0],probe19[19:0],probe20[19:0],probe21[0:0],probe22[0:0],probe23[1:0],probe24[2:0],probe25[3:0],probe26[4:0],probe27[5:0],probe28[0:0],probe29[12:0],probe30[12:0],probe31[12:0],probe32[12:0],probe33[13:0],probe34[13:0],probe35[13:0],probe36[13:0],probe37[14:0],probe38[14:0],probe39[14:0],probe40[14:0],probe41[15:0],probe42[15:0],probe43[15:0],probe44[15:0],probe45[16:0],probe46[16:0],probe47[16:0],probe48[16:0],probe49[17:0],probe50[17:0],probe51[17:0],probe52[17:0],probe53[18:0],probe54[18:0],probe55[18:0],probe56[18:0],probe57[31:0],probe58[31:0],probe59[0:0],probe60[0:0],probe61[7:0]" */;
  input clk;
  input [31:0]probe0;
  input [31:0]probe1;
  input [0:0]probe2;
  input [31:0]probe3;
  input [8:0]probe4;
  input [12:0]probe5;
  input [12:0]probe6;
  input [13:0]probe7;
  input [13:0]probe8;
  input [14:0]probe9;
  input [14:0]probe10;
  input [15:0]probe11;
  input [15:0]probe12;
  input [16:0]probe13;
  input [16:0]probe14;
  input [17:0]probe15;
  input [17:0]probe16;
  input [18:0]probe17;
  input [18:0]probe18;
  input [19:0]probe19;
  input [19:0]probe20;
  input [0:0]probe21;
  input [0:0]probe22;
  input [1:0]probe23;
  input [2:0]probe24;
  input [3:0]probe25;
  input [4:0]probe26;
  input [5:0]probe27;
  input [0:0]probe28;
  input [12:0]probe29;
  input [12:0]probe30;
  input [12:0]probe31;
  input [12:0]probe32;
  input [13:0]probe33;
  input [13:0]probe34;
  input [13:0]probe35;
  input [13:0]probe36;
  input [14:0]probe37;
  input [14:0]probe38;
  input [14:0]probe39;
  input [14:0]probe40;
  input [15:0]probe41;
  input [15:0]probe42;
  input [15:0]probe43;
  input [15:0]probe44;
  input [16:0]probe45;
  input [16:0]probe46;
  input [16:0]probe47;
  input [16:0]probe48;
  input [17:0]probe49;
  input [17:0]probe50;
  input [17:0]probe51;
  input [17:0]probe52;
  input [18:0]probe53;
  input [18:0]probe54;
  input [18:0]probe55;
  input [18:0]probe56;
  input [31:0]probe57;
  input [31:0]probe58;
  input [0:0]probe59;
  input [0:0]probe60;
  input [7:0]probe61;
endmodule
