# Vivado Quick Reference Card

**For College Technical Team - Print This!**

---

## ðŸ“‹ Quick Checklist

### Before Starting Vivado
- [ ] Download all files from GitHub: `hdl_cores/`
- [ ] Have firmware.hex in hand
- [ ] ZCU102 board connected to PC
- [ ] Vivado 2021.2+ installed
- [ ] Read: `VIVADO_INTEGRATION_CHECKLIST.md`

### Vivado Setup (5 minutes)
```
1. File â†’ New Project â†’ risc_v_accelerators
2. Select Board: Xilinx ZCU102
3. Add Sources: system.v, picorv32.v, simpleuart.v, fpsqrt.v, crc32.v
4. Add Constraints: firmware.hex
5. Done!
```

### Block Design (15 minutes)
```
1. Create Block Design
2. Add Zynq UltraScale+ MPSoC IP
3. Run Block Automation
4. Configure: PL Clock = 100 MHz
5. Add system module
6. Connect: pl_clk0 â†’ clk, pl_resetn0 â†’ resetn
7. Make UART external: ser_tx, ser_rx
8. Validate Design âœ…
```

### Constraints File (5 minutes)
```
Create system.xdc with:

set_property PACKAGE_PIN H16 [get_ports UART_TX]
set_property IOSTANDARD LVCMOS33 [get_ports UART_TX]

set_property PACKAGE_PIN H17 [get_ports UART_RX]
set_property IOSTANDARD LVCMOS33 [get_ports UART_RX]

create_clock -period 10.0 -name clk_100mhz [get_ports clk]
```

### Synthesis & Implementation (30 minutes)
```
1. Create HDL Wrapper
2. Set system_wrapper as Top
3. Run Synthesis â†’ Wait
4. Run Implementation â†’ Wait
5. Generate Bitstream â†’ Wait
```

### Program & Test (10 minutes)
```
1. Tools â†’ Hardware Manager
2. Program Device â†’ system_wrapper.bit
3. Open Serial: 115200 baud
4. Should see RISC-V menu âœ…
```

---

## ðŸ“Š Expected Results

| Check | Expected | Status |
|-------|----------|--------|
| Synthesis | 0 errors | âœ… |
| Place & Route | 0 errors | âœ… |
| Timing | +1 to +2 ns slack | âœ… |
| LUT Usage | < 2% | âœ… |
| BRAM Usage | 4 blocks (16KB) | âœ… |
| Power | 2-3 W | âœ… |
| UART | 115,200 baud | âœ… |

---

## ðŸ” Key Pin Mappings

```
Zynq â†’ System:
  pl_clk0 â†’ clk
  pl_resetn0 â†’ resetn

System â†’ External:
  ser_tx â†’ UART_TX
  ser_rx â†’ UART_RX

UART â†’ ZCU102 PMOD0:
  TX pin (1) â†’ PL pin H16
  RX pin (4) â†’ PL pin H17
```

---

## âš ï¸ Common Issues & Fixes

| Problem | Solution |
|---------|----------|
| firmware.hex not found | Move to project root |
| Timing violations | Check constraints file |
| UART no output | Verify baud 115200 |
| Bitstream won't program | Reconnect USB-JTAG |
| Design won't synthesize | Check Verilog syntax |

---

## ðŸ“ Files You'll Generate

```
Vivado project creates:
  â”œâ”€â”€ system_wrapper.bit      â† Program the board with this
  â”œâ”€â”€ timing_summary.txt      â† Performance metric
  â”œâ”€â”€ utilization_report.txt  â† Area metric
  â”œâ”€â”€ power_report.txt        â† Power metric
  â””â”€â”€ implementation.log      â† Debug log
```

---

## ðŸŽ¯ What to Collect for Documentation

After successful board programming:

```
1. Screenshots of:
   â€¢ UART menu appearing
   â€¢ FPSQRT test output
   â€¢ CRC32 test output
   
2. Copy Vivado reports:
   â€¢ timing_report.pdf
   â€¢ utilization_report.pdf
   â€¢ power_report.pdf
   
3. Measure from serial console:
   â€¢ FPSQRT cycles count
   â€¢ CRC32 cycles count
   â€¢ Polynomial switch test
   
4. Create summary table:
   â€¢ All metrics from reports
   â€¢ Hardware vs simulation comparison
```

---

## âœ… Success Criteria

Project is successful if:

```
â˜‘ Bitstream generates with 0 errors
â˜‘ Board programs successfully
â˜‘ UART menu appears on serial console
â˜‘ FPSQRT test returns 12 for sqrt(144)
â˜‘ CRC32 test returns correct checksum
â˜‘ Polynomial switching works
â˜‘ Timing reports show positive slack
â˜‘ All reports can be exported to PDF
```

---

## ðŸ“ž Troubleshooting Contacts

If errors occur:

1. **Synthesis Error** â†’ Check Verilog syntax
2. **Timing Violation** â†’ Increase clock period
3. **Place & Route Error** â†’ Check constraints
4. **UART Not Working** â†’ Verify pin mappings
5. **Bitstream Won't Program** â†’ Check JTAG connection

**Reference**: See `VIVADO_IMPLEMENTATION_DETAILED.md` for detailed troubleshooting

---

## ðŸš€ Next Steps

After successful board programming:

1. Collect all Vivado reports
2. Screenshot UART output
3. Measure performance metrics
4. Create comparison table (Hardware vs Simulation)
5. Generate final project report
6. Submit to college

---

## ðŸ“ File Locations to Remember

```
Vivado Project Root:
  risc_v_accelerators/
  
Generated Bitstream:
  risc_v_accelerators/risc_v_accelerators.runs/impl_1/
  â””â”€â”€ system_wrapper.bit  â† THIS FILE PROGRAMS THE BOARD
  
Reports:
  risc_v_accelerators/risc_v_accelerators.runs/impl_1/reports/
  â”œâ”€â”€ timing_summary.txt
  â”œâ”€â”€ utilization_report.txt
  â”œâ”€â”€ power_report.txt
  â””â”€â”€ implementation_report.txt
```

---

## ðŸ”— Quick Links to Detailed Guides

- **Full Integration**: `VIVADO_INTEGRATION_CHECKLIST.md`
- **30-Step Implementation**: `VIVADO_IMPLEMENTATION_DETAILED.md`
- **Report Extraction**: `VIVADO_ANALYSIS_EXTRACTION.md`
- **Pre-Vivado Verification**: `PRE_VIVADO_VERIFICATION.md`

---

**Print this page and keep it nearby during Vivado implementation! ðŸ–¨ï¸**

**Estimated Total Time**: ~1 hour from start to working board

**Status**: Ready to begin Vivado integration âœ…
