<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>tx_padding</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>deoi_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>deoi_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>deoi_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>deoi_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>deoi_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>deoi_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>eth_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>eth_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">deoi_axis:eth_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>tx_interface</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8800776b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>tx_interface</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8800776b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>padding_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>faabf362</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>deoi_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>deoi_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>deoi_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>deoi_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>deoi_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>eth_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>padding.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8800776b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>padding.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/tx_padding_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>padding_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>tx_padding_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">tx_interface_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>tx_padding_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:tx_interface:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2021-11-12T12:45:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5e9d3d_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cee7a18_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444d15ca_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff4d915_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6c9794_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d316487_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18521813_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@932a440_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773e60c4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250820cc_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f7ef7_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d48e8c4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27164235_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45da8f09_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ba79d1_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658d0d81_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b64e262_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6bf826_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48800934_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7ced47_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8c133c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7150a735_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59da3e56_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b34d63_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcb1486_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7879d725_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ae16a8_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de94213_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d00371_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41ddb11b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9b6741_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ecc379_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0695f6_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37c3edd8_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513b0013_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be7250a_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d7e958_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19bd45b4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a731c7_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dab9b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6793a9b2_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c666b4c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4012c8ab_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@742d3260_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557cfcd6_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e60862_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed318f4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de28a42_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d55db13_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51189e8f_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57e38587_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7aa136_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1f781c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b279c24_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fbb8f3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ffeb49_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35374379_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41df5ef4_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c49ba0e_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b8e43c_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16860ac3_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36728241_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125af0f2_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb60118_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d5cc1e_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764757e8_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1317906b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ba541b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412ddcb0_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4d5960_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b1e1007_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11249b30_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecc4c82_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa0b648_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc4e690_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b8d66_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0e2003_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22fc0236_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd9949b_ARCHIVE_LOCATION">/home/zhangxu/NF_card_hw_sw_dev/fpga/design/doce/ip_repo/padding</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2_AR75986</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="988301f3"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="41c38f1a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="43a7a8c9"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2af0fbb1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
