m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
vaxi_infrastructure_v1_1_0_axi2vector
Z1 !s110 1561110897
!i10b 1
!s100 WaMXR;@PoESl_J13P]nKV2
IizJ>oDRid:UOaf0HaAS<H0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1544171251
Z4 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v
Z5 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v
Z6 F/home/dmonk/.cxl.ip/incl/axi_infrastructure_v1_1_0.vh
L0 60
Z7 OL;L;10.6b;65
r1
!s85 0
31
Z8 !s108 1561110897.000000
Z9 !s107 /home/dmonk/.cxl.ip/incl/axi_infrastructure_v1_1_0.vh|/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v|
Z10 !s90 -64|+incdir+/home/dmonk/.cxl.ip/incl|-work|axi_infrastructure_v1_1_0|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_infrastructure_v1_1_0/.cxl.verilog.axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0.lin64.cmf|
!i113 0
Z11 o-work axi_infrastructure_v1_1_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 !s92 +incdir+/home/dmonk/.cxl.ip/incl -work axi_infrastructure_v1_1_0 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 tCvgOpt 0
vaxi_infrastructure_v1_1_0_axic_srl_fifo
R1
!i10b 1
!s100 R4C99OY:fE[Udm4=iTUPm2
I=9Y_0hbUbGBmaQWHdAW:Q3
R2
R0
R3
R4
R5
L0 287
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
R13
vaxi_infrastructure_v1_1_0_vector2axi
R1
!i10b 1
!s100 ]oFKHLYkl0AB9<ZRAM^B70
I5n;^RO^8;RfPCmL3EBo?A0
R2
R0
R3
R4
R5
R6
L0 474
R7
r1
!s85 0
31
R8
R9
R10
!i113 0
R11
R12
R13
