<stg><name>sinus</name>


<trans_list>

<trans id="135" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="debug_read" val="1"/>
<literal name="step_read" val="0"/>
</and_exp><and_exp><literal name="start_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln13" val="1"/>
</and_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="and_ln17_1" val="1"/>
</and_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="7" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %step_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %step

]]></Node>
<StgValue><ssdm name="step_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %debug_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %debug

]]></Node>
<StgValue><ssdm name="debug_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r

]]></Node>
<StgValue><ssdm name="start_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %start_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %start_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %debug

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %debug, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %step

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %step, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %angle_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %angle_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sinus_1_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sinus_1_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sinus_2_V, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sinus_2_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln49 = br i1 %start_read, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln53 = br i1 %debug_read, void, void

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_10 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %angle_V

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="32">
<![CDATA[
:1 %idx_3 = trunc i32 %tmp_10

]]></Node>
<StgValue><ssdm name="idx_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32">
<![CDATA[
:2 %trunc_ln155_1 = trunc i32 %tmp_10

]]></Node>
<StgValue><ssdm name="trunc_ln155_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln9 = icmp_eq  i32 %tmp_10, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln9 = br i1 %icmp_ln9, void, void %_Z10sin_lookupi.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln13 = icmp_ult  i32 %tmp_10, i32 65

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln13 = br i1 %icmp_ln13, void, void %_Z10sin_lookupi.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %tmp_10, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1 %icmp_ln17 = icmp_sgt  i26 %tmp, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_10, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
:3 %icmp_ln17_1 = icmp_slt  i25 %tmp_1, i25 1

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %and_ln17 = and i1 %icmp_ln17, i1 %icmp_ln17_1

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln17 = br i1 %and_ln17, void, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_5 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_10, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
:1 %icmp_ln21 = icmp_sgt  i25 %tmp_5, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln21_1 = icmp_slt  i32 %tmp_10, i32 192

]]></Node>
<StgValue><ssdm name="icmp_ln21_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln21 = and i1 %icmp_ln21, i1 %icmp_ln21_1

]]></Node>
<StgValue><ssdm name="and_ln21"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln21 = br i1 %and_ln21, void, void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %sub_ln26 = sub i6 0, i6 %idx_3

]]></Node>
<StgValue><ssdm name="sub_ln26"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:2 %p_and_t_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %sub_ln26

]]></Node>
<StgValue><ssdm name="p_and_t_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %sub_ln26_1 = sub i7 0, i7 %p_and_t_cast

]]></Node>
<StgValue><ssdm name="sub_ln26_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:4 %tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %idx_3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:5 %select_ln26 = select i1 %tmp_8, i7 %sub_ln26_1, i7 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln26"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %idx_4 = sub i7 64, i7 %select_ln26

]]></Node>
<StgValue><ssdm name="idx_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="6">
<![CDATA[
:0 %zext_ln7 = zext i6 %idx_3

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
<literal name="and_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln24 = br void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="6">
<![CDATA[
:0 %zext_ln18 = zext i6 %idx_3

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %idx = sub i7 64, i7 %zext_ln18

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
<literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln20 = br void %_Z10sin_lookupi.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln62 = br i1 %step_read, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_11 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %angle_V

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="32">
<![CDATA[
:1 %idx_6 = trunc i32 %tmp_11

]]></Node>
<StgValue><ssdm name="idx_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="32">
<![CDATA[
:2 %trunc_ln155_3 = trunc i32 %tmp_11

]]></Node>
<StgValue><ssdm name="trunc_ln155_3"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln9_1 = icmp_eq  i32 %tmp_11, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln9 = br i1 %icmp_ln9_1, void, void %_Z10sin_lookupi.exit28.thread

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln13_1 = icmp_ult  i32 %tmp_11, i32 65

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln13 = br i1 %icmp_ln13_1, void, void %_Z10sin_lookupi.exit28.thread

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %tmp_11, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:1 %icmp_ln17_2 = icmp_sgt  i26 %tmp_2, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_4 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_11, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
:3 %icmp_ln17_3 = icmp_slt  i25 %tmp_4, i25 1

]]></Node>
<StgValue><ssdm name="icmp_ln17_3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %and_ln17_1 = and i1 %icmp_ln17_2, i1 %icmp_ln17_3

]]></Node>
<StgValue><ssdm name="and_ln17_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln17 = br i1 %and_ln17_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_6 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %tmp_11, i32 7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
:1 %icmp_ln21_2 = icmp_sgt  i25 %tmp_6, i25 0

]]></Node>
<StgValue><ssdm name="icmp_ln21_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln21_3 = icmp_slt  i32 %tmp_11, i32 192

]]></Node>
<StgValue><ssdm name="icmp_ln21_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln21_1 = and i1 %icmp_ln21_2, i1 %icmp_ln21_3

]]></Node>
<StgValue><ssdm name="and_ln21_1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln21 = br i1 %and_ln21_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_11, i32 31

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %sub_ln26_3 = sub i6 0, i6 %idx_6

]]></Node>
<StgValue><ssdm name="sub_ln26_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:2 %p_and_t3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %sub_ln26_3

]]></Node>
<StgValue><ssdm name="p_and_t3_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %sub_ln26_4 = sub i7 0, i7 %p_and_t3_cast

]]></Node>
<StgValue><ssdm name="sub_ln26_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:4 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 0, i6 %idx_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:5 %select_ln26_1 = select i1 %tmp_9, i7 %sub_ln26_4, i7 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln26_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %idx_7 = sub i7 64, i7 %select_ln26_1

]]></Node>
<StgValue><ssdm name="idx_7"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="6">
<![CDATA[
:0 %zext_ln7_1 = zext i6 %idx_6

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
<literal name="and_ln21_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln24 = br void

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="6">
<![CDATA[
:0 %zext_ln18_1 = zext i6 %idx_6

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1 %idx_1 = sub i7 64, i7 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
<literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln20 = br void %_Z10sin_lookupi.exit28.thread

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %idx_2 = phi i7 %zext_ln7, void, i7 %idx_4, void

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="7">
<![CDATA[
:1 %idxprom_i = zext i7 %idx_2

]]></Node>
<StgValue><ssdm name="idxprom_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %sin_table_addr_2 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i

]]></Node>
<StgValue><ssdm name="sin_table_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="7">
<![CDATA[
:3 %sin_table_load_2 = load i7 %sin_table_addr_2

]]></Node>
<StgValue><ssdm name="sin_table_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="7">
<![CDATA[
:3 %sin_table_load_2 = load i7 %sin_table_addr_2

]]></Node>
<StgValue><ssdm name="sin_table_load_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %sub_ln31 = sub i8 0, i8 %sin_table_load_2

]]></Node>
<StgValue><ssdm name="sub_ln31"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
:5 %sext_ln29 = sext i8 %sub_ln31

]]></Node>
<StgValue><ssdm name="sext_ln29"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
<literal name="icmp_ln13" val="0"/>
<literal name="and_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="7">
<![CDATA[
_Z10sin_lookupi.exit.thread:3 %sin_table_load = load i7 %sin_table_addr

]]></Node>
<StgValue><ssdm name="sin_table_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
_Z10sin_lookupi.exit.thread:4 %zext_ln29 = zext i8 %sin_table_load

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
_Z10sin_lookupi.exit.thread:5 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %signal_tmp = phi i9 %sext_ln29, void, i9 %zext_ln29, void %_Z10sin_lookupi.exit.thread

]]></Node>
<StgValue><ssdm name="signal_tmp"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="9">
<![CDATA[
:1 %sext_ln56 = sext i9 %signal_tmp

]]></Node>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln56

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln56

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
_Z10sin_lookupi.exit.thread:0 %idx_3_i_ph = phi i7 %idx, void, i7 0, void, i7 %trunc_ln155_1, void

]]></Node>
<StgValue><ssdm name="idx_3_i_ph"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="7">
<![CDATA[
_Z10sin_lookupi.exit.thread:1 %idxprom_i29 = zext i7 %idx_3_i_ph

]]></Node>
<StgValue><ssdm name="idxprom_i29"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10sin_lookupi.exit.thread:2 %sin_table_addr = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i29

]]></Node>
<StgValue><ssdm name="sin_table_addr"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="7">
<![CDATA[
_Z10sin_lookupi.exit.thread:3 %sin_table_load = load i7 %sin_table_addr

]]></Node>
<StgValue><ssdm name="sin_table_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln56

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln56

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln59 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="start_read" val="1"/>
<literal name="debug_read" val="1"/>
<literal name="step_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln68 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln71 = ret

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %idx_5 = phi i7 %zext_ln7_1, void, i7 %idx_7, void

]]></Node>
<StgValue><ssdm name="idx_5"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="7">
<![CDATA[
:1 %idxprom_i24 = zext i7 %idx_5

]]></Node>
<StgValue><ssdm name="idxprom_i24"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %sin_table_addr_3 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i24

]]></Node>
<StgValue><ssdm name="sin_table_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="7">
<![CDATA[
:3 %sin_table_load_3 = load i7 %sin_table_addr_3

]]></Node>
<StgValue><ssdm name="sin_table_load_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="120" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="7">
<![CDATA[
:3 %sin_table_load_3 = load i7 %sin_table_addr_3

]]></Node>
<StgValue><ssdm name="sin_table_load_3"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %sub_ln31_1 = sub i8 0, i8 %sin_table_load_3

]]></Node>
<StgValue><ssdm name="sub_ln31_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="8">
<![CDATA[
:5 %sext_ln29_1 = sext i8 %sub_ln31_1

]]></Node>
<StgValue><ssdm name="sext_ln29_1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
<literal name="icmp_ln13_1" val="0"/>
<literal name="and_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="7">
<![CDATA[
_Z10sin_lookupi.exit28.thread:3 %sin_table_load_1 = load i7 %sin_table_addr_1

]]></Node>
<StgValue><ssdm name="sin_table_load_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="8">
<![CDATA[
_Z10sin_lookupi.exit28.thread:4 %zext_ln29_1 = zext i8 %sin_table_load_1

]]></Node>
<StgValue><ssdm name="zext_ln29_1"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln17_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
_Z10sin_lookupi.exit28.thread:5 %br_ln29 = br void

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %signal_tmp_1 = phi i9 %sext_ln29_1, void, i9 %zext_ln29_1, void %_Z10sin_lookupi.exit28.thread

]]></Node>
<StgValue><ssdm name="signal_tmp_1"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="9">
<![CDATA[
:1 %sext_ln65 = sext i9 %signal_tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_1_V, i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %sinus_2_V, i32 %sext_ln65

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
_Z10sin_lookupi.exit28.thread:0 %idx_3_i22_ph = phi i7 %idx_1, void, i7 0, void, i7 %trunc_ln155_3, void

]]></Node>
<StgValue><ssdm name="idx_3_i22_ph"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="7">
<![CDATA[
_Z10sin_lookupi.exit28.thread:1 %idxprom_i2432 = zext i7 %idx_3_i22_ph

]]></Node>
<StgValue><ssdm name="idxprom_i2432"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10sin_lookupi.exit28.thread:2 %sin_table_addr_1 = getelementptr i8 %sin_table, i64 0, i64 %idxprom_i2432

]]></Node>
<StgValue><ssdm name="sin_table_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="7">
<![CDATA[
_Z10sin_lookupi.exit28.thread:3 %sin_table_load_1 = load i7 %sin_table_addr_1

]]></Node>
<StgValue><ssdm name="sin_table_load_1"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
