# do Aula5_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:45:49 on Sep 09,2025
# vcom -work work Aula5_1.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity Aula5_1
# -- Compiling architecture structure of Aula5_1
# End time: 17:45:49 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 17:45:49 on Sep 09,2025
# vcom -work work Waveform1.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: Waveform1.vwf.vht(32): (vcom-1615) Existing entity 'Aula5_1_vhd_vec_tst' at /home/mahoraga/Descomp/A5.1/simulation/qsim/Waveform.vwf.vht(32) will be overwritten.
# -- Compiling entity Aula5_1_vhd_vec_tst
# ** Warning: Waveform1.vwf.vht(34): (vcom-1615) Existing architecture 'Aula5_1_vhd_vec_tst(Aula5_1_arch)' at /home/mahoraga/Descomp/A5.1/simulation/qsim/Waveform.vwf.vht(34) will be overwritten.
# -- Compiling architecture Aula5_1_arch of Aula5_1_vhd_vec_tst
# End time: 17:45:49 on Sep 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Aula5_1_vhd_vec_tst 
# Start time: 17:45:49 on Sep 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.aula5_1_vhd_vec_tst(aula5_1_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.aula5_1(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)#1
# Loading cyclonev.cyclonev_io_ibuf(arch)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#2
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#3
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#4
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#5
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#6
# Loading altera.dffeas(vital_dffeas)#1
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#8
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#9
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#10
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#11
# after#37
# End time: 17:45:50 on Sep 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
