{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708780447863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708780447870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 13:14:07 2024 " "Processing started: Sat Feb 24 13:14:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708780447870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708780447870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708780447870 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708780448405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708780448405 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "lab3.vhd " "Can't analyze file -- file lab3.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708780456992 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OR.vhd " "Can't analyze file -- file OR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708780456992 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OR_FILE.vhd " "Can't analyze file -- file OR_FILE.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1708780456992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orl4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file orl4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORL4-teste " "Found design unit 1: ORL4-teste" {  } { { "ORL4.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/ORL4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708780457512 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORL4 " "Found entity 1: ORL4" {  } { { "ORL4.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/ORL4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708780457512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708780457512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnorl4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xnorl4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNORL4-teste " "Found design unit 1: XNORL4-teste" {  } { { "XNORL4.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/XNORL4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708780457512 ""} { "Info" "ISGN_ENTITY_NAME" "1 XNORL4 " "Found entity 1: XNORL4" {  } { { "XNORL4.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/XNORL4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708780457512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708780457512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4-teste " "Found design unit 1: MUX4-teste" {  } { { "MUX4.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/MUX4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708780457524 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/MUX4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708780457524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708780457524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lucirc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lucirc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUcirc-arq_LUcirc " "Found design unit 1: LUcirc-arq_LUcirc" {  } { { "LUcirc.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/LUcirc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708780457528 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUcirc " "Found entity 1: LUcirc" {  } { { "LUcirc.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/LUcirc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708780457528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708780457528 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "rXF std_logic_vector LUcirc.vhd(57) " "VHDL error at LUcirc.vhd(57): type of identifier \"rXF\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "LUcirc.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/LUcirc.vhd" 57 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1708780457528 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out R LUcirc.vhd(57) " "VHDL error at LUcirc.vhd(57): cannot associate formal port \"R\" of mode \"out\" with an expression" {  } { { "LUcirc.vhd" "" { Text "C:/Users/ritam/OneDrive/Ambiente de Trabalho/LEIC 2 ANO/2semestre/LIC/LSD/LSD_2223i_LAB3/LUcirc.vhd" 57 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1708780457528 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708780457658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 24 13:14:17 2024 " "Processing ended: Sat Feb 24 13:14:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708780457658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708780457658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708780457658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708780457658 ""}
