[12:23:53.303] <TB2>     INFO: *** Welcome to pxar ***
[12:23:53.303] <TB2>     INFO: *** Today: 2016/06/23
[12:23:53.310] <TB2>     INFO: *** Version: b2a7-dirty
[12:23:53.310] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C15.dat
[12:23:53.311] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:23:53.311] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//defaultMaskFile.dat
[12:23:53.311] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters_C15.dat
[12:23:53.387] <TB2>     INFO:         clk: 4
[12:23:53.388] <TB2>     INFO:         ctr: 4
[12:23:53.388] <TB2>     INFO:         sda: 19
[12:23:53.388] <TB2>     INFO:         tin: 9
[12:23:53.388] <TB2>     INFO:         level: 15
[12:23:53.388] <TB2>     INFO:         triggerdelay: 0
[12:23:53.388] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:23:53.388] <TB2>     INFO: Log level: DEBUG
[12:23:53.402] <TB2>     INFO: Found DTB DTB_WWXLHF
[12:23:53.410] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[12:23:53.413] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[12:23:53.416] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[12:23:54.975] <TB2>     INFO: DUT info: 
[12:23:54.975] <TB2>     INFO: The DUT currently contains the following objects:
[12:23:54.975] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:23:54.975] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[12:23:54.975] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[12:23:54.975] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:23:54.975] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.975] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:23:54.976] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:54.977] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:23:54.978] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:23:54.979] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:23:54.982] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31600640
[12:23:54.982] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xda0f90
[12:23:54.982] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd15770
[12:23:54.982] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd14dd94010
[12:23:54.982] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd153fff510
[12:23:54.982] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31666176 fPxarMemory = 0x7fd14dd94010
[12:23:54.983] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[12:23:54.984] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.1mA
[12:23:54.984] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[12:23:54.984] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:23:55.385] <TB2>     INFO: enter 'restricted' command line mode
[12:23:55.385] <TB2>     INFO: enter test to run
[12:23:55.385] <TB2>     INFO:   test: FPIXTest no parameter change
[12:23:55.385] <TB2>     INFO:   running: fpixtest
[12:23:55.385] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:23:55.387] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:23:55.388] <TB2>     INFO: ######################################################################
[12:23:55.388] <TB2>     INFO: PixTestFPIXTest::doTest()
[12:23:55.388] <TB2>     INFO: ######################################################################
[12:23:55.394] <TB2>     INFO: ######################################################################
[12:23:55.394] <TB2>     INFO: PixTestPretest::doTest()
[12:23:55.394] <TB2>     INFO: ######################################################################
[12:23:55.397] <TB2>     INFO:    ----------------------------------------------------------------------
[12:23:55.397] <TB2>     INFO:    PixTestPretest::programROC() 
[12:23:55.397] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:13.414] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:24:13.414] <TB2>     INFO: IA differences per ROC:  17.7 19.3 18.5 17.7 15.3 19.3 17.7 18.5 20.1 19.3 17.7 18.5 20.1 20.1 18.5 18.5
[12:24:13.484] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:13.484] <TB2>     INFO:    PixTestPretest::checkIdig() 
[12:24:13.485] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:14.738] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.7 mA
[12:24:15.239] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[12:24:15.741] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.5 mA
[12:24:16.242] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[12:24:16.744] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.5 mA
[12:24:17.246] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.5 mA
[12:24:17.747] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.5 mA
[12:24:18.249] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.5 mA
[12:24:18.750] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[12:24:19.252] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.5 mA
[12:24:19.754] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[12:24:20.255] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.5 mA
[12:24:20.757] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.5 mA
[12:24:21.259] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.5 mA
[12:24:21.760] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.5 mA
[12:24:22.262] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[12:24:22.516] <TB2>     INFO: Idig [mA/ROC]: 1.7 1.6 2.5 1.6 2.5 2.5 2.5 2.5 1.6 2.5 1.6 2.5 2.5 2.5 2.5 1.6 
[12:24:22.516] <TB2>     INFO: Test took 9034 ms.
[12:24:22.516] <TB2>     INFO: PixTestPretest::checkIdig() done.
[12:24:22.546] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:22.546] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:24:22.546] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:22.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[12:24:22.750] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[12:24:22.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[12:24:22.952] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[12:24:23.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[12:24:23.153] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 23.8187 mA
[12:24:23.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  84 Ia 24.6187 mA
[12:24:23.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 23.8187 mA
[12:24:23.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  82 Ia 23.8187 mA
[12:24:23.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  83 Ia 23.8187 mA
[12:24:23.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  84 Ia 24.6187 mA
[12:24:23.758] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[12:24:23.859] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  82 Ia 23.8187 mA
[12:24:23.960] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[12:24:24.061] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[12:24:24.162] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 24.6187 mA
[12:24:24.263] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[12:24:24.364] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[12:24:24.465] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[12:24:24.565] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  80 Ia 25.4188 mA
[12:24:24.666] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  73 Ia 23.0188 mA
[12:24:24.767] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  79 Ia 24.6187 mA
[12:24:24.868] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  76 Ia 23.8187 mA
[12:24:24.968] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  77 Ia 23.8187 mA
[12:24:25.069] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  78 Ia 23.8187 mA
[12:24:25.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[12:24:25.273] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[12:24:25.373] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[12:24:25.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[12:24:25.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  83 Ia 23.8187 mA
[12:24:25.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  84 Ia 24.6187 mA
[12:24:25.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[12:24:25.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  82 Ia 23.8187 mA
[12:24:25.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  83 Ia 24.6187 mA
[12:24:26.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[12:24:26.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[12:24:26.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  82 Ia 23.8187 mA
[12:24:26.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[12:24:26.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[12:24:26.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  86 Ia 23.8187 mA
[12:24:26.687] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  87 Ia 24.6187 mA
[12:24:26.788] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[12:24:26.889] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 24.6187 mA
[12:24:26.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  82 Ia 23.8187 mA
[12:24:27.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  83 Ia 23.8187 mA
[12:24:27.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[12:24:27.292] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  85 Ia 23.8187 mA
[12:24:27.392] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  86 Ia 24.6187 mA
[12:24:27.493] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  83 Ia 23.8187 mA
[12:24:27.594] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 19.8187 mA
[12:24:27.695] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana 103 Ia 25.4188 mA
[12:24:27.796] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  96 Ia 23.8187 mA
[12:24:27.896] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  97 Ia 23.8187 mA
[12:24:27.998] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  98 Ia 23.8187 mA
[12:24:28.099] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  99 Ia 24.6187 mA
[12:24:28.200] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  96 Ia 23.8187 mA
[12:24:28.303] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  97 Ia 23.8187 mA
[12:24:28.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  98 Ia 23.8187 mA
[12:24:28.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  99 Ia 24.6187 mA
[12:24:28.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  96 Ia 23.8187 mA
[12:24:28.706] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  97 Ia 23.8187 mA
[12:24:28.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[12:24:28.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[12:24:29.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 24.6187 mA
[12:24:29.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  77 Ia 23.8187 mA
[12:24:29.211] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[12:24:29.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[12:24:29.412] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[12:24:29.513] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 23.0188 mA
[12:24:29.613] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  83 Ia 25.4188 mA
[12:24:29.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  76 Ia 23.0188 mA
[12:24:29.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  82 Ia 24.6187 mA
[12:24:29.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  79 Ia 23.8187 mA
[12:24:30.018] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.2188 mA
[12:24:30.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  89 Ia 24.6187 mA
[12:24:30.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  86 Ia 23.8187 mA
[12:24:30.321] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  87 Ia 23.8187 mA
[12:24:30.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  88 Ia 23.8187 mA
[12:24:30.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  89 Ia 24.6187 mA
[12:24:30.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  86 Ia 23.8187 mA
[12:24:30.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  87 Ia 24.6187 mA
[12:24:30.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  84 Ia 23.8187 mA
[12:24:30.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  85 Ia 23.8187 mA
[12:24:31.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  86 Ia 23.8187 mA
[12:24:31.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  87 Ia 24.6187 mA
[12:24:31.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[12:24:31.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 23.8187 mA
[12:24:31.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  85 Ia 24.6187 mA
[12:24:31.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[12:24:31.631] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 24.6187 mA
[12:24:31.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  80 Ia 23.8187 mA
[12:24:31.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[12:24:31.933] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[12:24:32.034] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  83 Ia 23.8187 mA
[12:24:32.134] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  84 Ia 23.8187 mA
[12:24:32.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  85 Ia 24.6187 mA
[12:24:32.335] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  82 Ia 23.8187 mA
[12:24:32.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.6187 mA
[12:24:32.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  75 Ia 23.8187 mA
[12:24:32.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.8187 mA
[12:24:32.739] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  77 Ia 24.6187 mA
[12:24:32.840] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  74 Ia 23.8187 mA
[12:24:32.941] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  75 Ia 23.8187 mA
[12:24:33.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  76 Ia 23.8187 mA
[12:24:33.142] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  77 Ia 24.6187 mA
[12:24:33.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  74 Ia 23.8187 mA
[12:24:33.343] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  75 Ia 23.8187 mA
[12:24:33.444] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  76 Ia 23.8187 mA
[12:24:33.544] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 24.6187 mA
[12:24:33.646] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.8187 mA
[12:24:33.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  79 Ia 23.8187 mA
[12:24:33.847] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  80 Ia 24.6187 mA
[12:24:33.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.0188 mA
[12:24:34.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  83 Ia 25.4188 mA
[12:24:34.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  76 Ia 23.0188 mA
[12:24:34.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 24.6187 mA
[12:24:34.351] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  79 Ia 23.8187 mA
[12:24:34.452] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  80 Ia 24.6187 mA
[12:24:34.552] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  77 Ia 23.8187 mA
[12:24:34.653] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  78 Ia 23.8187 mA
[12:24:34.754] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  79 Ia 23.8187 mA
[12:24:34.855] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[12:24:34.956] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[12:24:35.056] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  86 Ia 24.6187 mA
[12:24:35.157] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[12:24:35.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 23.8187 mA
[12:24:35.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 24.6187 mA
[12:24:35.459] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  82 Ia 23.8187 mA
[12:24:35.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  83 Ia 23.8187 mA
[12:24:35.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  84 Ia 23.8187 mA
[12:24:35.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 24.6187 mA
[12:24:35.861] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  82 Ia 23.8187 mA
[12:24:35.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  83 Ia 23.8187 mA
[12:24:36.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[12:24:36.164] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[12:24:36.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[12:24:36.365] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[12:24:36.466] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 24.6187 mA
[12:24:36.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  80 Ia 23.8187 mA
[12:24:36.667] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  81 Ia 23.8187 mA
[12:24:36.768] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  82 Ia 24.6187 mA
[12:24:36.869] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  79 Ia 23.8187 mA
[12:24:36.970] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  80 Ia 23.8187 mA
[12:24:37.071] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  81 Ia 23.8187 mA
[12:24:37.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  82 Ia 24.6187 mA
[12:24:37.273] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.6187 mA
[12:24:37.374] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  75 Ia 23.8187 mA
[12:24:37.474] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  76 Ia 23.8187 mA
[12:24:37.575] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.8187 mA
[12:24:37.676] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  78 Ia 24.6187 mA
[12:24:37.777] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  75 Ia 23.8187 mA
[12:24:37.878] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  76 Ia 23.8187 mA
[12:24:37.979] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  77 Ia 23.8187 mA
[12:24:38.079] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  78 Ia 24.6187 mA
[12:24:38.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  75 Ia 23.8187 mA
[12:24:38.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  76 Ia 23.8187 mA
[12:24:38.383] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  77 Ia 23.8187 mA
[12:24:38.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.6187 mA
[12:24:38.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  75 Ia 23.8187 mA
[12:24:38.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  76 Ia 24.6187 mA
[12:24:38.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  73 Ia 23.8187 mA
[12:24:38.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  74 Ia 23.8187 mA
[12:24:38.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  75 Ia 24.6187 mA
[12:24:39.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  72 Ia 23.8187 mA
[12:24:39.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  73 Ia 23.8187 mA
[12:24:39.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  74 Ia 23.8187 mA
[12:24:39.390] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  75 Ia 23.8187 mA
[12:24:39.491] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  76 Ia 23.8187 mA
[12:24:39.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  77 Ia 24.6187 mA
[12:24:39.693] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.0188 mA
[12:24:39.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  84 Ia 24.6187 mA
[12:24:39.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  81 Ia 23.8187 mA
[12:24:39.995] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  82 Ia 24.6187 mA
[12:24:40.096] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  79 Ia 23.8187 mA
[12:24:40.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  80 Ia 23.8187 mA
[12:24:40.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  81 Ia 23.8187 mA
[12:24:40.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  82 Ia 23.8187 mA
[12:24:40.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  83 Ia 24.6187 mA
[12:24:40.600] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  80 Ia 23.8187 mA
[12:24:40.703] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  81 Ia 23.8187 mA
[12:24:40.804] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  82 Ia 24.6187 mA
[12:24:40.905] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[12:24:41.006] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 24.6187 mA
[12:24:41.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  81 Ia 23.8187 mA
[12:24:41.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  82 Ia 24.6187 mA
[12:24:41.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  79 Ia 23.8187 mA
[12:24:41.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  80 Ia 23.8187 mA
[12:24:41.510] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  81 Ia 23.8187 mA
[12:24:41.611] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  82 Ia 24.6187 mA
[12:24:41.711] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  79 Ia 23.8187 mA
[12:24:41.813] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  80 Ia 23.8187 mA
[12:24:41.913] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  81 Ia 23.8187 mA
[12:24:42.014] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  82 Ia 24.6187 mA
[12:24:42.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[12:24:42.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[12:24:42.039] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[12:24:42.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  83
[12:24:42.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  97
[12:24:42.041] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  87
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  83
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  77
[12:24:42.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[12:24:42.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  82
[12:24:43.870] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[12:24:43.871] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.9  20.1  20.9  20.1  20.9
[12:24:43.903] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:43.904] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[12:24:43.904] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:44.040] <TB2>     INFO: Expecting 231680 events.
[12:24:52.280] <TB2>     INFO: 231680 events read in total (7522ms).
[12:24:52.437] <TB2>     INFO: Test took 8530ms.
[12:24:52.639] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 60
[12:24:52.642] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 61
[12:24:52.645] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 61
[12:24:52.649] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 63
[12:24:52.653] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 82 and Delta(CalDel) = 60
[12:24:52.656] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 77 and Delta(CalDel) = 62
[12:24:52.660] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 59
[12:24:52.663] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 96 and Delta(CalDel) = 60
[12:24:52.670] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 81 and Delta(CalDel) = 63
[12:24:52.674] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 91 and Delta(CalDel) = 63
[12:24:52.678] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 98 and Delta(CalDel) = 63
[12:24:52.682] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 105 and Delta(CalDel) = 63
[12:24:52.685] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 98 and Delta(CalDel) = 58
[12:24:52.689] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 65
[12:24:52.692] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 57
[12:24:52.696] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 88 and Delta(CalDel) = 60
[12:24:52.739] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:24:52.772] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:52.772] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:24:52.772] <TB2>     INFO:    ----------------------------------------------------------------------
[12:24:52.908] <TB2>     INFO: Expecting 231680 events.
[12:25:01.133] <TB2>     INFO: 231680 events read in total (7510ms).
[12:25:01.137] <TB2>     INFO: Test took 8361ms.
[12:25:01.158] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29.5
[12:25:01.477] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[12:25:01.481] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[12:25:01.484] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[12:25:01.488] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[12:25:01.491] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[12:25:01.495] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[12:25:01.498] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30
[12:25:01.502] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[12:25:01.506] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[12:25:01.509] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 30
[12:25:01.513] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 31.5
[12:25:01.517] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 29.5
[12:25:01.520] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[12:25:01.524] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29.5
[12:25:01.527] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[12:25:01.562] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:25:01.562] <TB2>     INFO: CalDel:      119   131   129   137   121   143   119   132   140   138   120   145   128   142   127   132
[12:25:01.562] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    53    52    51    51    51    51
[12:25:01.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C0.dat
[12:25:01.566] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C1.dat
[12:25:01.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C2.dat
[12:25:01.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C3.dat
[12:25:01.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C4.dat
[12:25:01.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C5.dat
[12:25:01.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C6.dat
[12:25:01.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C7.dat
[12:25:01.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C8.dat
[12:25:01.567] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C9.dat
[12:25:01.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C10.dat
[12:25:01.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C11.dat
[12:25:01.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C12.dat
[12:25:01.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C13.dat
[12:25:01.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C14.dat
[12:25:01.568] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters_C15.dat
[12:25:01.568] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:25:01.568] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:25:01.568] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[12:25:01.568] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:25:01.655] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:25:01.655] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:25:01.655] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:25:01.655] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:25:01.658] <TB2>     INFO: ######################################################################
[12:25:01.658] <TB2>     INFO: PixTestTiming::doTest()
[12:25:01.658] <TB2>     INFO: ######################################################################
[12:25:01.658] <TB2>     INFO:    ----------------------------------------------------------------------
[12:25:01.658] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[12:25:01.658] <TB2>     INFO:    ----------------------------------------------------------------------
[12:25:01.658] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:25:03.557] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:25:05.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:25:08.104] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:25:10.377] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:25:12.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:25:14.925] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:25:17.199] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:25:19.474] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:25:21.747] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:25:24.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:25:26.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:25:28.571] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:25:30.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:25:33.121] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:25:35.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:25:37.670] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:25:43.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:25:48.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:25:53.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:25:58.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:26:03.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:26:08.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:26:13.413] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:26:18.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:26:21.723] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:26:28.033] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:26:34.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:26:40.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:26:46.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:26:53.302] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:26:59.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:27:05.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:27:07.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:27:08.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:27:10.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:27:12.026] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:27:13.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:27:15.070] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:27:16.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:27:18.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:27:20.389] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:27:21.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:27:23.430] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:27:24.950] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:27:26.470] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:27:27.993] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:27:29.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:27:31.036] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:27:33.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:27:35.582] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:27:37.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:27:40.129] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:27:42.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:27:44.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:27:46.952] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:27:49.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:27:51.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:27:53.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:27:56.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:27:58.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:28:00.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:28:02.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:28:05.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:28:07.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:28:09.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:28:11.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:28:14.238] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:28:16.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:28:18.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:28:21.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:28:23.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:28:25.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:28:27.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:28:30.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:28:32.428] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:28:34.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:28:36.976] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:28:39.249] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:28:41.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:28:43.796] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:28:45.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:28:46.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:28:48.357] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:28:49.879] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:28:51.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:28:52.917] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:28:54.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:28:55.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:28:57.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:28:58.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:29:00.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:29:02.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:29:03.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:29:05.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:29:06.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:29:08.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:29:09.640] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:29:11.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:29:12.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:29:14.201] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:29:15.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:29:17.242] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:29:18.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:29:20.287] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:29:22.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:29:24.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:29:36.595] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:29:49.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:29:50.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:30:03.020] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:30:15.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:30:16.934] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:30:19.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:30:21.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:30:23.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:30:26.029] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:30:28.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:30:30.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:30:32.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:30:35.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:30:37.396] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:30:39.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:30:41.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:30:44.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:30:46.492] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:30:48.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:30:51.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:30:53.697] <TB2>     INFO: TBM Phase Settings: 236
[12:30:53.697] <TB2>     INFO: 400MHz Phase: 3
[12:30:53.697] <TB2>     INFO: 160MHz Phase: 7
[12:30:53.697] <TB2>     INFO: Functional Phase Area: 4
[12:30:53.701] <TB2>     INFO: Test took 352043 ms.
[12:30:53.701] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:30:53.701] <TB2>     INFO:    ----------------------------------------------------------------------
[12:30:53.701] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[12:30:53.701] <TB2>     INFO:    ----------------------------------------------------------------------
[12:30:53.701] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:30:59.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:31:04.053] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:31:08.471] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:31:12.910] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:31:17.334] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:31:21.740] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:31:26.197] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:31:30.648] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:31:35.928] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:31:41.020] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:31:46.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:31:51.014] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:31:55.920] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:32:00.823] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:32:05.727] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:32:12.512] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:32:14.032] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:32:15.552] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:32:17.826] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:32:20.099] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:32:22.374] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:32:24.647] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:32:26.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:32:28.441] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:32:29.961] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:32:31.482] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:32:33.757] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:32:36.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:32:38.304] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:32:40.580] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:32:42.853] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:32:44.373] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:32:45.893] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:32:47.413] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:32:49.686] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:32:51.959] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:32:54.233] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:32:56.506] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:32:58.783] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:33:00.302] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:33:01.822] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:33:03.344] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:33:05.617] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:33:07.890] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:33:10.163] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:33:12.436] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:33:14.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:33:16.229] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:33:17.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:33:19.269] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:33:21.542] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:33:23.816] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:33:26.089] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:33:28.363] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:33:30.637] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:33:32.157] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:33:37.814] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:33:43.472] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:33:49.130] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:33:54.788] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:34:00.450] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:34:06.109] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:34:11.763] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:34:17.806] <TB2>     INFO: ROC Delay Settings: 228
[12:34:17.806] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[12:34:17.806] <TB2>     INFO: ROC Port 0 Delay: 4
[12:34:17.806] <TB2>     INFO: ROC Port 1 Delay: 4
[12:34:17.806] <TB2>     INFO: Functional ROC Area: 5
[12:34:17.811] <TB2>     INFO: Test took 204110 ms.
[12:34:17.811] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[12:34:17.811] <TB2>     INFO:    ----------------------------------------------------------------------
[12:34:17.811] <TB2>     INFO:    PixTestTiming::TimingTest()
[12:34:17.811] <TB2>     INFO:    ----------------------------------------------------------------------
[12:34:18.950] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4068 4069 4068 4068 4068 4068 4068 4069 e062 c000 a101 8040 4068 4069 4068 4068 4068 4068 4068 4068 e062 c000 
[12:34:18.950] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[12:34:18.950] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a103 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[12:34:18.950] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:34:33.082] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:33.082] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:34:47.163] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:47.166] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:35:01.196] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:01.196] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:35:15.284] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:15.285] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:35:29.338] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:29.338] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:35:43.449] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:43.449] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:35:57.586] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:35:57.586] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:36:11.479] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:11.479] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:36:25.361] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:25.361] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:36:39.419] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:39.800] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:39.813] <TB2>     INFO: Decoding statistics:
[12:36:39.813] <TB2>     INFO:   General information:
[12:36:39.813] <TB2>     INFO: 	 16bit words read:         240000000
[12:36:39.813] <TB2>     INFO: 	 valid events total:       20000000
[12:36:39.813] <TB2>     INFO: 	 empty events:             20000000
[12:36:39.813] <TB2>     INFO: 	 valid events with pixels: 0
[12:36:39.813] <TB2>     INFO: 	 valid pixel hits:         0
[12:36:39.813] <TB2>     INFO:   Event errors: 	           0
[12:36:39.813] <TB2>     INFO: 	 start marker:             0
[12:36:39.813] <TB2>     INFO: 	 stop marker:              0
[12:36:39.813] <TB2>     INFO: 	 overflow:                 0
[12:36:39.813] <TB2>     INFO: 	 invalid 5bit words:       0
[12:36:39.813] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[12:36:39.813] <TB2>     INFO:   TBM errors: 		           0
[12:36:39.813] <TB2>     INFO: 	 flawed TBM headers:       0
[12:36:39.813] <TB2>     INFO: 	 flawed TBM trailers:      0
[12:36:39.813] <TB2>     INFO: 	 event ID mismatches:      0
[12:36:39.813] <TB2>     INFO:   ROC errors: 		           0
[12:36:39.813] <TB2>     INFO: 	 missing ROC header(s):    0
[12:36:39.813] <TB2>     INFO: 	 misplaced readback start: 0
[12:36:39.813] <TB2>     INFO:   Pixel decoding errors:	   0
[12:36:39.813] <TB2>     INFO: 	 pixel data incomplete:    0
[12:36:39.813] <TB2>     INFO: 	 pixel address:            0
[12:36:39.813] <TB2>     INFO: 	 pulse height fill bit:    0
[12:36:39.813] <TB2>     INFO: 	 buffer corruption:        0
[12:36:39.813] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:39.813] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:36:39.813] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:39.813] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:39.813] <TB2>     INFO:    Read back bit status: 1
[12:36:39.813] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:39.813] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:39.813] <TB2>     INFO:    Timings are good!
[12:36:39.813] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:39.813] <TB2>     INFO: Test took 142002 ms.
[12:36:39.813] <TB2>     INFO: PixTestTiming::TimingTest() done.
[12:36:39.813] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:36:39.813] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:36:39.813] <TB2>     INFO: PixTestTiming::doTest took 698158 ms.
[12:36:39.813] <TB2>     INFO: PixTestTiming::doTest() done
[12:36:39.814] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:36:39.814] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[12:36:39.814] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[12:36:39.814] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[12:36:39.814] <TB2>     INFO: Write out ROCDelayScan3_V0
[12:36:39.814] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[12:36:39.814] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:36:40.169] <TB2>     INFO: ######################################################################
[12:36:40.169] <TB2>     INFO: PixTestAlive::doTest()
[12:36:40.169] <TB2>     INFO: ######################################################################
[12:36:40.173] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:40.173] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:36:40.173] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:40.174] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:36:40.521] <TB2>     INFO: Expecting 41600 events.
[12:36:44.609] <TB2>     INFO: 41600 events read in total (3373ms).
[12:36:44.609] <TB2>     INFO: Test took 4435ms.
[12:36:44.617] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:44.617] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[12:36:44.617] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:36:44.992] <TB2>     INFO: PixTestAlive::aliveTest() done
[12:36:44.992] <TB2>     INFO: number of dead pixels (per ROC):     3    0    1    0    0    0    0    0    0    0    0    1    0    0    0    0
[12:36:44.992] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     3    0    1    0    0    0    0    0    0    0    0    1    0    0    0    0
[12:36:44.995] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:44.995] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:36:44.995] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:44.996] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:36:45.340] <TB2>     INFO: Expecting 41600 events.
[12:36:48.301] <TB2>     INFO: 41600 events read in total (2246ms).
[12:36:48.301] <TB2>     INFO: Test took 3305ms.
[12:36:48.301] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:48.301] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:36:48.301] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:36:48.302] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:36:48.707] <TB2>     INFO: PixTestAlive::maskTest() done
[12:36:48.707] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:36:48.710] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:48.710] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:36:48.710] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:48.712] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:36:49.055] <TB2>     INFO: Expecting 41600 events.
[12:36:53.113] <TB2>     INFO: 41600 events read in total (3343ms).
[12:36:53.114] <TB2>     INFO: Test took 4402ms.
[12:36:53.122] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:36:53.122] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[12:36:53.122] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:36:53.499] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[12:36:53.499] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:36:53.499] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:36:53.499] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[12:36:53.508] <TB2>     INFO: ######################################################################
[12:36:53.508] <TB2>     INFO: PixTestTrim::doTest()
[12:36:53.508] <TB2>     INFO: ######################################################################
[12:36:53.514] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:53.514] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:36:53.514] <TB2>     INFO:    ----------------------------------------------------------------------
[12:36:53.595] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:36:53.595] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:36:53.608] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:36:53.608] <TB2>     INFO:     run 1 of 1
[12:36:53.608] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:36:53.958] <TB2>     INFO: Expecting 5025280 events.
[12:37:38.882] <TB2>     INFO: 1403112 events read in total (44209ms).
[12:38:23.011] <TB2>     INFO: 2790800 events read in total (88339ms).
[12:39:06.454] <TB2>     INFO: 4184920 events read in total (131781ms).
[12:39:32.980] <TB2>     INFO: 5025280 events read in total (158307ms).
[12:39:33.018] <TB2>     INFO: Test took 159410ms.
[12:39:33.081] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:39:33.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:39:34.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:39:35.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:39:37.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:39:38.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:39:39.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:39:41.146] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:39:42.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:39:43.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:39:45.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:39:46.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:39:48.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:39:49.357] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:39:50.758] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:39:52.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:39:53.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:39:54.972] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224256000
[12:39:54.979] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7999 minThrLimit = 94.7851 minThrNLimit = 118.423 -> result = 94.7999 -> 94
[12:39:54.980] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7984 minThrLimit = 90.7633 minThrNLimit = 118.82 -> result = 90.7984 -> 90
[12:39:54.980] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6566 minThrLimit = 89.6343 minThrNLimit = 111.532 -> result = 89.6566 -> 89
[12:39:54.981] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.965 minThrLimit = 92.9484 minThrNLimit = 113.094 -> result = 92.965 -> 92
[12:39:54.981] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7416 minThrLimit = 90.7124 minThrNLimit = 109.27 -> result = 90.7416 -> 90
[12:39:54.981] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8574 minThrLimit = 83.8156 minThrNLimit = 103.653 -> result = 83.8574 -> 83
[12:39:54.982] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9456 minThrLimit = 97.9382 minThrNLimit = 128.861 -> result = 97.9456 -> 97
[12:39:54.982] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.3918 minThrLimit = 92.3811 minThrNLimit = 113.652 -> result = 92.3918 -> 92
[12:39:54.983] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.893 minThrLimit = 100.891 minThrNLimit = 125.35 -> result = 100.893 -> 100
[12:39:54.983] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2573 minThrLimit = 97.2452 minThrNLimit = 116.673 -> result = 97.2573 -> 97
[12:39:54.983] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.776 minThrLimit = 106.738 minThrNLimit = 131.667 -> result = 106.776 -> 106
[12:39:54.984] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.421 minThrLimit = 101.349 minThrNLimit = 122.258 -> result = 101.421 -> 101
[12:39:54.984] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9572 minThrLimit = 94.9481 minThrNLimit = 124.097 -> result = 94.9572 -> 94
[12:39:54.985] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6925 minThrLimit = 99.6846 minThrNLimit = 128.597 -> result = 99.6925 -> 99
[12:39:54.985] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3955 minThrLimit = 99.3745 minThrNLimit = 128.123 -> result = 99.3955 -> 99
[12:39:54.985] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1279 minThrLimit = 92.0934 minThrNLimit = 115.811 -> result = 92.1279 -> 92
[12:39:54.985] <TB2>     INFO: ROC 0 VthrComp = 94
[12:39:54.985] <TB2>     INFO: ROC 1 VthrComp = 90
[12:39:54.986] <TB2>     INFO: ROC 2 VthrComp = 89
[12:39:54.986] <TB2>     INFO: ROC 3 VthrComp = 92
[12:39:54.986] <TB2>     INFO: ROC 4 VthrComp = 90
[12:39:54.987] <TB2>     INFO: ROC 5 VthrComp = 83
[12:39:54.987] <TB2>     INFO: ROC 6 VthrComp = 97
[12:39:54.988] <TB2>     INFO: ROC 7 VthrComp = 92
[12:39:54.988] <TB2>     INFO: ROC 8 VthrComp = 100
[12:39:54.989] <TB2>     INFO: ROC 9 VthrComp = 97
[12:39:54.989] <TB2>     INFO: ROC 10 VthrComp = 106
[12:39:54.989] <TB2>     INFO: ROC 11 VthrComp = 101
[12:39:54.990] <TB2>     INFO: ROC 12 VthrComp = 94
[12:39:54.990] <TB2>     INFO: ROC 13 VthrComp = 99
[12:39:54.990] <TB2>     INFO: ROC 14 VthrComp = 99
[12:39:54.990] <TB2>     INFO: ROC 15 VthrComp = 92
[12:39:54.990] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:39:54.990] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:39:55.005] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:39:55.005] <TB2>     INFO:     run 1 of 1
[12:39:55.006] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:39:55.360] <TB2>     INFO: Expecting 5025280 events.
[12:40:31.499] <TB2>     INFO: 886616 events read in total (35424ms).
[12:41:06.818] <TB2>     INFO: 1771792 events read in total (70743ms).
[12:41:42.322] <TB2>     INFO: 2656576 events read in total (106248ms).
[12:42:17.611] <TB2>     INFO: 3532072 events read in total (141536ms).
[12:42:52.835] <TB2>     INFO: 4402856 events read in total (176761ms).
[12:43:17.776] <TB2>     INFO: 5025280 events read in total (201701ms).
[12:43:17.849] <TB2>     INFO: Test took 202843ms.
[12:43:18.029] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:43:18.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:43:19.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:43:21.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:43:23.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:43:24.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:43:26.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:43:27.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:43:29.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:43:30.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:43:32.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:43:34.073] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:43:35.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:43:37.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:43:38.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:43:40.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:43:41.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:43:43.498] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 282963968
[12:43:43.501] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.349 for pixel 3/79 mean/min/max = 46.1296/32.8725/59.3868
[12:43:43.501] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9164 for pixel 27/11 mean/min/max = 44.8844/34.2971/55.4718
[12:43:43.502] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.2349 for pixel 16/79 mean/min/max = 45.9539/34.5013/57.4065
[12:43:43.502] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.7382 for pixel 16/3 mean/min/max = 45.5875/34.3839/56.791
[12:43:43.502] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.6072 for pixel 8/16 mean/min/max = 46.9532/34.2536/59.6528
[12:43:43.502] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.6972 for pixel 51/2 mean/min/max = 44.9359/33.1664/56.7055
[12:43:43.503] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 53.8283 for pixel 8/13 mean/min/max = 43.3555/32.5615/54.1496
[12:43:43.503] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.6131 for pixel 16/3 mean/min/max = 45.8101/32.9918/58.6283
[12:43:43.503] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.9898 for pixel 7/77 mean/min/max = 44.1966/32.3777/56.0155
[12:43:43.504] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.3959 for pixel 17/7 mean/min/max = 47.1766/31.8027/62.5506
[12:43:43.504] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.4587 for pixel 20/16 mean/min/max = 48.2549/34.0372/62.4725
[12:43:43.504] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 64.2621 for pixel 0/5 mean/min/max = 48.1381/31.7508/64.5254
[12:43:43.505] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.3608 for pixel 14/16 mean/min/max = 44.642/32.7849/56.4991
[12:43:43.505] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.6221 for pixel 20/2 mean/min/max = 43.4831/31.9895/54.9768
[12:43:43.505] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2108 for pixel 0/53 mean/min/max = 43.3321/31.4387/55.2254
[12:43:43.506] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.1703 for pixel 19/12 mean/min/max = 44.7314/33.2307/56.2321
[12:43:43.506] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:43:43.638] <TB2>     INFO: Expecting 411648 events.
[12:43:51.329] <TB2>     INFO: 411648 events read in total (6975ms).
[12:43:51.335] <TB2>     INFO: Expecting 411648 events.
[12:43:59.039] <TB2>     INFO: 411648 events read in total (7043ms).
[12:43:59.048] <TB2>     INFO: Expecting 411648 events.
[12:44:06.666] <TB2>     INFO: 411648 events read in total (6969ms).
[12:44:06.677] <TB2>     INFO: Expecting 411648 events.
[12:44:14.254] <TB2>     INFO: 411648 events read in total (6919ms).
[12:44:14.267] <TB2>     INFO: Expecting 411648 events.
[12:44:21.838] <TB2>     INFO: 411648 events read in total (6912ms).
[12:44:21.854] <TB2>     INFO: Expecting 411648 events.
[12:44:29.400] <TB2>     INFO: 411648 events read in total (6891ms).
[12:44:29.418] <TB2>     INFO: Expecting 411648 events.
[12:44:37.071] <TB2>     INFO: 411648 events read in total (6994ms).
[12:44:37.092] <TB2>     INFO: Expecting 411648 events.
[12:44:44.705] <TB2>     INFO: 411648 events read in total (6968ms).
[12:44:44.728] <TB2>     INFO: Expecting 411648 events.
[12:44:52.362] <TB2>     INFO: 411648 events read in total (6985ms).
[12:44:52.388] <TB2>     INFO: Expecting 411648 events.
[12:45:00.005] <TB2>     INFO: 411648 events read in total (6969ms).
[12:45:00.032] <TB2>     INFO: Expecting 411648 events.
[12:45:07.731] <TB2>     INFO: 411648 events read in total (7061ms).
[12:45:07.762] <TB2>     INFO: Expecting 411648 events.
[12:45:15.310] <TB2>     INFO: 411648 events read in total (6910ms).
[12:45:15.344] <TB2>     INFO: Expecting 411648 events.
[12:45:22.981] <TB2>     INFO: 411648 events read in total (7001ms).
[12:45:23.016] <TB2>     INFO: Expecting 411648 events.
[12:45:30.604] <TB2>     INFO: 411648 events read in total (6957ms).
[12:45:30.643] <TB2>     INFO: Expecting 411648 events.
[12:45:38.093] <TB2>     INFO: 411648 events read in total (6829ms).
[12:45:38.133] <TB2>     INFO: Expecting 411648 events.
[12:45:45.636] <TB2>     INFO: 411648 events read in total (6873ms).
[12:45:45.677] <TB2>     INFO: Test took 122171ms.
[12:45:46.172] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7529 < 35 for itrim = 106; old thr = 34.0532 ... break
[12:45:46.224] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3698 < 35 for itrim = 107; old thr = 34.4787 ... break
[12:45:46.256] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4397 < 35 for itrim+1 = 102; old thr = 34.336 ... break
[12:45:46.288] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4327 < 35 for itrim = 94; old thr = 33.8143 ... break
[12:45:46.319] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1161 < 35 for itrim = 98; old thr = 34.0424 ... break
[12:45:46.346] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2788 < 35 for itrim+1 = 83; old thr = 34.9699 ... break
[12:45:46.387] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3703 < 35 for itrim = 95; old thr = 33.9874 ... break
[12:45:46.418] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2154 < 35 for itrim = 102; old thr = 33.7411 ... break
[12:45:46.454] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1703 < 35 for itrim = 101; old thr = 34.3288 ... break
[12:45:46.486] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1511 < 35 for itrim = 115; old thr = 34.4856 ... break
[12:45:46.523] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.13 < 35 for itrim = 118; old thr = 34.3942 ... break
[12:45:46.547] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 37.7959 < 35 for itrim+1 = 110; old thr = 34.6805 ... break
[12:45:46.598] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0926 < 35 for itrim = 109; old thr = 34.6356 ... break
[12:45:46.641] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6384 < 35 for itrim+1 = 97; old thr = 34.9153 ... break
[12:45:46.681] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4581 < 35 for itrim+1 = 97; old thr = 34.6218 ... break
[12:45:46.723] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1223 < 35 for itrim = 103; old thr = 34.7168 ... break
[12:45:46.800] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:45:46.810] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:45:46.810] <TB2>     INFO:     run 1 of 1
[12:45:46.810] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:45:47.155] <TB2>     INFO: Expecting 5025280 events.
[12:46:23.143] <TB2>     INFO: 872792 events read in total (35274ms).
[12:46:58.482] <TB2>     INFO: 1743072 events read in total (70613ms).
[12:47:33.750] <TB2>     INFO: 2612856 events read in total (105881ms).
[12:48:08.963] <TB2>     INFO: 3471824 events read in total (141094ms).
[12:48:44.455] <TB2>     INFO: 4326552 events read in total (176586ms).
[12:49:13.368] <TB2>     INFO: 5025280 events read in total (205499ms).
[12:49:13.447] <TB2>     INFO: Test took 206637ms.
[12:49:13.632] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:13.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:49:15.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:49:17.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:49:18.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:49:20.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:49:21.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:49:23.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:49:24.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:49:26.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:49:27.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:49:29.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:49:30.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:49:32.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:49:34.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:49:35.504] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:49:37.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:49:38.544] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259706880
[12:49:38.547] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.391130 .. 54.200584
[12:49:38.624] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 64 (-1/-1) hits flags = 528 (plus default)
[12:49:38.634] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:49:38.634] <TB2>     INFO:     run 1 of 1
[12:49:38.634] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:49:38.986] <TB2>     INFO: Expecting 2163200 events.
[12:50:19.526] <TB2>     INFO: 1125184 events read in total (39824ms).
[12:50:56.387] <TB2>     INFO: 2163200 events read in total (76685ms).
[12:50:56.415] <TB2>     INFO: Test took 77781ms.
[12:50:56.464] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:50:56.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:50:57.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:50:58.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:50:59.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:51:00.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:51:01.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:51:02.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:51:03.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:51:04.796] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:51:05.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:51:06.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:51:07.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:51:08.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:51:09.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:51:10.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:51:11.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:51:13.027] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224411648
[12:51:13.111] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.817905 .. 46.837712
[12:51:13.190] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[12:51:13.201] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:51:13.201] <TB2>     INFO:     run 1 of 1
[12:51:13.201] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:51:13.550] <TB2>     INFO: Expecting 1697280 events.
[12:51:55.478] <TB2>     INFO: 1145352 events read in total (41213ms).
[12:52:15.082] <TB2>     INFO: 1697280 events read in total (60817ms).
[12:52:15.098] <TB2>     INFO: Test took 61897ms.
[12:52:15.136] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:15.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:52:16.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:52:17.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:52:18.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:52:19.297] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:52:20.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:52:21.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:52:22.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:52:23.383] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:52:24.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:52:25.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:52:26.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:52:27.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:52:28.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:52:29.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:52:30.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:52:31.501] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224411648
[12:52:31.585] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.765928 .. 43.079851
[12:52:31.659] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 53 (-1/-1) hits flags = 528 (plus default)
[12:52:31.669] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:52:31.669] <TB2>     INFO:     run 1 of 1
[12:52:31.669] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:52:32.012] <TB2>     INFO: Expecting 1431040 events.
[12:53:13.320] <TB2>     INFO: 1139968 events read in total (40593ms).
[12:53:23.930] <TB2>     INFO: 1431040 events read in total (51203ms).
[12:53:23.942] <TB2>     INFO: Test took 52273ms.
[12:53:23.973] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:53:24.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:53:24.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:53:25.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:53:26.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:53:27.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:53:28.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:53:29.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:53:30.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:53:31.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:53:32.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:53:33.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:53:34.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:53:35.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:53:36.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:53:37.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:53:38.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:53:39.358] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234541056
[12:53:39.439] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.699422 .. 41.914120
[12:53:39.514] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:53:39.524] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:53:39.524] <TB2>     INFO:     run 1 of 1
[12:53:39.524] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:53:39.866] <TB2>     INFO: Expecting 1297920 events.
[12:54:21.300] <TB2>     INFO: 1149856 events read in total (40719ms).
[12:54:26.671] <TB2>     INFO: 1297920 events read in total (46091ms).
[12:54:26.683] <TB2>     INFO: Test took 47159ms.
[12:54:26.712] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:26.773] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:27.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:28.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:29.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:30.472] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:31.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:54:32.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:54:33.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:54:34.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:54:35.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:54:35.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:54:36.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:54:37.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:54:38.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:54:39.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:54:40.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:54:41.544] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305291264
[12:54:41.631] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:54:41.632] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:54:41.642] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:54:41.642] <TB2>     INFO:     run 1 of 1
[12:54:41.642] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:54:41.986] <TB2>     INFO: Expecting 1364480 events.
[12:55:21.832] <TB2>     INFO: 1076080 events read in total (39131ms).
[12:55:32.679] <TB2>     INFO: 1364480 events read in total (49979ms).
[12:55:32.693] <TB2>     INFO: Test took 51051ms.
[12:55:32.727] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:55:32.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:55:33.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:55:34.836] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:55:35.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:55:36.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:55:37.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:55:38.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:55:39.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:55:40.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:55:41.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:55:42.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:55:43.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:55:44.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:55:45.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:55:46.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:55:47.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:55:48.955] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358555648
[12:55:48.989] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C0.dat
[12:55:48.989] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C1.dat
[12:55:48.989] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C2.dat
[12:55:48.989] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C3.dat
[12:55:48.989] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C4.dat
[12:55:48.989] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C5.dat
[12:55:48.989] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C6.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C7.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C8.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C9.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C10.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C11.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C12.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C13.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C14.dat
[12:55:48.990] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C15.dat
[12:55:48.990] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C0.dat
[12:55:48.998] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C1.dat
[12:55:49.005] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C2.dat
[12:55:49.012] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C3.dat
[12:55:49.019] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C4.dat
[12:55:49.026] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C5.dat
[12:55:49.034] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C6.dat
[12:55:49.040] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C7.dat
[12:55:49.047] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C8.dat
[12:55:49.054] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C9.dat
[12:55:49.061] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C10.dat
[12:55:49.068] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C11.dat
[12:55:49.075] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C12.dat
[12:55:49.082] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C13.dat
[12:55:49.089] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C14.dat
[12:55:49.096] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//trimParameters35_C15.dat
[12:55:49.103] <TB2>     INFO: PixTestTrim::trimTest() done
[12:55:49.103] <TB2>     INFO: vtrim:     106 107 102  94  98  83  95 102 101 115 118 110 109  97  97 103 
[12:55:49.103] <TB2>     INFO: vthrcomp:   94  90  89  92  90  83  97  92 100  97 106 101  94  99  99  92 
[12:55:49.103] <TB2>     INFO: vcal mean:  34.95  35.02  35.00  35.00  35.02  35.01  35.04  35.01  34.96  34.98  35.01  35.03  35.04  34.97  34.97  34.99 
[12:55:49.103] <TB2>     INFO: vcal RMS:    1.25   0.73   0.97   0.82   0.85   0.79   0.74   0.82   0.84   0.91   0.88   1.12   0.74   0.79   0.78   0.77 
[12:55:49.103] <TB2>     INFO: bits mean:   9.03   9.11   9.08   9.14   8.96   8.68  10.15   9.24  10.09   9.38   8.79   8.61   9.41  10.06   9.89   9.61 
[12:55:49.103] <TB2>     INFO: bits RMS:    2.80   2.62   2.57   2.55   2.52   2.95   2.43   2.68   2.44   2.65   2.47   2.86   2.67   2.57   2.74   2.56 
[12:55:49.113] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:49.113] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:55:49.113] <TB2>     INFO:    ----------------------------------------------------------------------
[12:55:49.115] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:55:49.115] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:55:49.126] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:55:49.126] <TB2>     INFO:     run 1 of 1
[12:55:49.126] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:55:49.468] <TB2>     INFO: Expecting 4160000 events.
[12:56:35.031] <TB2>     INFO: 1131950 events read in total (44848ms).
[12:57:19.338] <TB2>     INFO: 2255465 events read in total (89155ms).
[12:58:05.096] <TB2>     INFO: 3368815 events read in total (134914ms).
[12:58:37.064] <TB2>     INFO: 4160000 events read in total (166881ms).
[12:58:37.131] <TB2>     INFO: Test took 168005ms.
[12:58:37.259] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:58:37.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:58:39.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:58:41.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:58:43.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:58:44.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:58:46.887] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:58:48.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:58:50.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:58:52.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:58:54.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:58:56.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:58:58.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:58:59.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:59:01.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:59:03.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:59:05.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:59:07.282] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329822208
[12:59:07.283] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:59:07.356] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:59:07.356] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 194 (-1/-1) hits flags = 528 (plus default)
[12:59:07.366] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:59:07.366] <TB2>     INFO:     run 1 of 1
[12:59:07.366] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:59:07.708] <TB2>     INFO: Expecting 4056000 events.
[12:59:53.367] <TB2>     INFO: 1102825 events read in total (44944ms).
[13:00:38.291] <TB2>     INFO: 2198390 events read in total (89869ms).
[13:01:24.849] <TB2>     INFO: 3283605 events read in total (136426ms).
[13:01:56.667] <TB2>     INFO: 4056000 events read in total (168244ms).
[13:01:56.734] <TB2>     INFO: Test took 169368ms.
[13:01:56.864] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:01:57.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:01:58.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:02:00.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:02:02.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:02:04.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:02:06.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:02:08.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:02:10.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:02:11.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:02:13.840] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:02:15.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:02:17.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:02:19.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:02:21.278] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:02:23.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:02:24.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:02:26.854] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303931392
[13:02:26.855] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:02:26.929] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:02:26.929] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[13:02:26.942] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:02:26.942] <TB2>     INFO:     run 1 of 1
[13:02:26.942] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:02:27.286] <TB2>     INFO: Expecting 3764800 events.
[13:03:14.319] <TB2>     INFO: 1142705 events read in total (46318ms).
[13:04:00.520] <TB2>     INFO: 2274425 events read in total (92519ms).
[13:04:46.180] <TB2>     INFO: 3397110 events read in total (138180ms).
[13:05:01.274] <TB2>     INFO: 3764800 events read in total (153273ms).
[13:05:01.330] <TB2>     INFO: Test took 154389ms.
[13:05:01.441] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:01.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:05:03.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:05:05.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:05:07.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:05:08.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:05:10.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:05:12.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:05:14.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:05:15.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:05:17.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:05:19.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:05:21.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:05:23.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:05:25.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:05:26.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:05:28.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:05:30.516] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 366596096
[13:05:30.517] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:05:30.590] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:05:30.590] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 182 (-1/-1) hits flags = 528 (plus default)
[13:05:30.602] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:05:30.602] <TB2>     INFO:     run 1 of 1
[13:05:30.603] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:05:30.952] <TB2>     INFO: Expecting 3806400 events.
[13:06:17.867] <TB2>     INFO: 1136005 events read in total (46198ms).
[13:07:03.373] <TB2>     INFO: 2261755 events read in total (91704ms).
[13:07:47.433] <TB2>     INFO: 3378175 events read in total (135764ms).
[13:08:05.022] <TB2>     INFO: 3806400 events read in total (153352ms).
[13:08:05.085] <TB2>     INFO: Test took 154483ms.
[13:08:05.204] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:08:05.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:08:07.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:08:09.054] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:08:10.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:08:12.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:08:14.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:08:16.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:08:18.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:08:19.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:08:21.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:08:23.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:08:25.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:08:26.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:08:28.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:08:30.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:08:32.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:08:34.164] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298835968
[13:08:34.165] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:08:34.239] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:08:34.239] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[13:08:34.250] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:08:34.250] <TB2>     INFO:     run 1 of 1
[13:08:34.250] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:08:34.597] <TB2>     INFO: Expecting 3681600 events.
[13:09:20.854] <TB2>     INFO: 1154810 events read in total (45542ms).
[13:10:07.158] <TB2>     INFO: 2298085 events read in total (91846ms).
[13:10:53.529] <TB2>     INFO: 3432630 events read in total (138218ms).
[13:11:03.889] <TB2>     INFO: 3681600 events read in total (148577ms).
[13:11:03.939] <TB2>     INFO: Test took 149689ms.
[13:11:04.043] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:11:04.254] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:11:05.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:11:07.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:11:09.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:11:11.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:11:13.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:11:14.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:11:16.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:11:18.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:11:20.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:11:21.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:11:23.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:11:25.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:11:27.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:11:28.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:11:30.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:11:32.400] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341463040
[13:11:32.401] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.538, thr difference RMS: 1.84857
[13:11:32.401] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.15629, thr difference RMS: 1.39106
[13:11:32.401] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.95249, thr difference RMS: 1.53901
[13:11:32.402] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.72768, thr difference RMS: 1.63788
[13:11:32.402] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.12949, thr difference RMS: 1.58383
[13:11:32.402] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.06051, thr difference RMS: 1.4441
[13:11:32.402] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.30821, thr difference RMS: 1.33951
[13:11:32.403] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.77928, thr difference RMS: 1.8059
[13:11:32.403] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.63917, thr difference RMS: 1.62158
[13:11:32.403] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.7676, thr difference RMS: 1.33982
[13:11:32.403] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.7594, thr difference RMS: 1.33624
[13:11:32.403] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.8039, thr difference RMS: 1.29991
[13:11:32.404] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.47411, thr difference RMS: 1.26608
[13:11:32.404] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.45976, thr difference RMS: 1.56675
[13:11:32.404] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.33167, thr difference RMS: 1.51037
[13:11:32.404] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.40627, thr difference RMS: 1.57869
[13:11:32.405] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.6163, thr difference RMS: 1.80003
[13:11:32.405] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.12274, thr difference RMS: 1.38386
[13:11:32.405] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.90837, thr difference RMS: 1.54961
[13:11:32.405] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.69348, thr difference RMS: 1.62368
[13:11:32.405] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.15531, thr difference RMS: 1.59747
[13:11:32.406] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.96595, thr difference RMS: 1.43407
[13:11:32.406] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.27973, thr difference RMS: 1.34248
[13:11:32.406] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.73181, thr difference RMS: 1.80822
[13:11:32.406] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.66602, thr difference RMS: 1.63758
[13:11:32.406] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.6313, thr difference RMS: 1.3328
[13:11:32.407] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.6299, thr difference RMS: 1.34382
[13:11:32.407] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.82, thr difference RMS: 1.30309
[13:11:32.407] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.41697, thr difference RMS: 1.27419
[13:11:32.407] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.44453, thr difference RMS: 1.57213
[13:11:32.407] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.21467, thr difference RMS: 1.49071
[13:11:32.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.35264, thr difference RMS: 1.57122
[13:11:32.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.76672, thr difference RMS: 1.82482
[13:11:32.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.19497, thr difference RMS: 1.37167
[13:11:32.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.975, thr difference RMS: 1.52076
[13:11:32.408] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.65651, thr difference RMS: 1.62226
[13:11:32.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.24941, thr difference RMS: 1.5778
[13:11:32.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.0369, thr difference RMS: 1.42756
[13:11:32.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.40348, thr difference RMS: 1.31909
[13:11:32.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.74617, thr difference RMS: 1.82335
[13:11:32.409] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.736, thr difference RMS: 1.62753
[13:11:32.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.6946, thr difference RMS: 1.33346
[13:11:32.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.5219, thr difference RMS: 1.34954
[13:11:32.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.819, thr difference RMS: 1.30902
[13:11:32.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.47157, thr difference RMS: 1.25075
[13:11:32.410] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.53509, thr difference RMS: 1.54364
[13:11:32.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.20322, thr difference RMS: 1.49088
[13:11:32.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.34859, thr difference RMS: 1.56021
[13:11:32.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.9526, thr difference RMS: 1.78596
[13:11:32.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.25987, thr difference RMS: 3.07662
[13:11:32.411] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.02391, thr difference RMS: 1.50212
[13:11:32.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.66208, thr difference RMS: 1.63408
[13:11:32.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.3914, thr difference RMS: 1.56657
[13:11:32.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.04565, thr difference RMS: 1.42395
[13:11:32.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.44842, thr difference RMS: 1.30536
[13:11:32.412] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.74049, thr difference RMS: 1.8201
[13:11:32.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.81786, thr difference RMS: 1.62712
[13:11:32.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.7728, thr difference RMS: 1.36091
[13:11:32.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.5133, thr difference RMS: 1.31324
[13:11:32.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.8607, thr difference RMS: 1.29244
[13:11:32.413] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.51139, thr difference RMS: 1.25892
[13:11:32.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.68196, thr difference RMS: 1.54949
[13:11:32.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.21027, thr difference RMS: 1.49288
[13:11:32.414] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.30681, thr difference RMS: 1.55827
[13:11:32.521] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[13:11:32.525] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2079 seconds
[13:11:32.525] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:11:33.270] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:11:33.270] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:11:33.273] <TB2>     INFO: ######################################################################
[13:11:33.273] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[13:11:33.273] <TB2>     INFO: ######################################################################
[13:11:33.273] <TB2>     INFO:    ----------------------------------------------------------------------
[13:11:33.273] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:11:33.273] <TB2>     INFO:    ----------------------------------------------------------------------
[13:11:33.273] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:11:33.284] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:11:33.284] <TB2>     INFO:     run 1 of 1
[13:11:33.284] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:11:33.632] <TB2>     INFO: Expecting 59072000 events.
[13:12:02.818] <TB2>     INFO: 1073200 events read in total (28471ms).
[13:12:30.887] <TB2>     INFO: 2141200 events read in total (56540ms).
[13:12:59.394] <TB2>     INFO: 3209400 events read in total (85047ms).
[13:13:27.884] <TB2>     INFO: 4281200 events read in total (113537ms).
[13:13:56.418] <TB2>     INFO: 5350000 events read in total (142071ms).
[13:14:24.849] <TB2>     INFO: 6418200 events read in total (170502ms).
[13:14:53.495] <TB2>     INFO: 7490600 events read in total (199148ms).
[13:15:22.048] <TB2>     INFO: 8559000 events read in total (227701ms).
[13:15:50.516] <TB2>     INFO: 9627400 events read in total (256169ms).
[13:16:19.153] <TB2>     INFO: 10699400 events read in total (284806ms).
[13:16:47.729] <TB2>     INFO: 11768200 events read in total (313382ms).
[13:17:16.255] <TB2>     INFO: 12836400 events read in total (341908ms).
[13:17:44.896] <TB2>     INFO: 13908600 events read in total (370549ms).
[13:18:13.346] <TB2>     INFO: 14977400 events read in total (398999ms).
[13:18:42.041] <TB2>     INFO: 16046000 events read in total (427694ms).
[13:19:10.654] <TB2>     INFO: 17118400 events read in total (456307ms).
[13:19:39.415] <TB2>     INFO: 18186400 events read in total (485068ms).
[13:20:08.041] <TB2>     INFO: 19255200 events read in total (513694ms).
[13:20:36.758] <TB2>     INFO: 20327200 events read in total (542411ms).
[13:21:05.462] <TB2>     INFO: 21395800 events read in total (571115ms).
[13:21:34.231] <TB2>     INFO: 22464600 events read in total (599884ms).
[13:22:02.891] <TB2>     INFO: 23537200 events read in total (628544ms).
[13:22:31.679] <TB2>     INFO: 24605600 events read in total (657332ms).
[13:23:00.230] <TB2>     INFO: 25674200 events read in total (685883ms).
[13:23:29.013] <TB2>     INFO: 26746200 events read in total (714666ms).
[13:23:57.647] <TB2>     INFO: 27814800 events read in total (743300ms).
[13:24:26.337] <TB2>     INFO: 28884000 events read in total (771990ms).
[13:24:55.032] <TB2>     INFO: 29955600 events read in total (800685ms).
[13:25:23.805] <TB2>     INFO: 31023800 events read in total (829458ms).
[13:25:52.472] <TB2>     INFO: 32092800 events read in total (858126ms).
[13:26:21.139] <TB2>     INFO: 33165000 events read in total (886792ms).
[13:26:49.842] <TB2>     INFO: 34233600 events read in total (915495ms).
[13:27:18.555] <TB2>     INFO: 35302400 events read in total (944208ms).
[13:27:47.267] <TB2>     INFO: 36373800 events read in total (972920ms).
[13:28:16.052] <TB2>     INFO: 37442400 events read in total (1001705ms).
[13:28:44.792] <TB2>     INFO: 38511000 events read in total (1030445ms).
[13:29:13.467] <TB2>     INFO: 39583200 events read in total (1059120ms).
[13:29:42.383] <TB2>     INFO: 40651200 events read in total (1088036ms).
[13:30:11.161] <TB2>     INFO: 41719000 events read in total (1116814ms).
[13:30:39.977] <TB2>     INFO: 42789600 events read in total (1145630ms).
[13:31:08.739] <TB2>     INFO: 43859000 events read in total (1174392ms).
[13:31:37.441] <TB2>     INFO: 44926800 events read in total (1203094ms).
[13:32:06.162] <TB2>     INFO: 45995400 events read in total (1231815ms).
[13:32:34.821] <TB2>     INFO: 47066400 events read in total (1260474ms).
[13:33:03.503] <TB2>     INFO: 48134600 events read in total (1289156ms).
[13:33:32.087] <TB2>     INFO: 49202400 events read in total (1317740ms).
[13:34:00.671] <TB2>     INFO: 50273200 events read in total (1346324ms).
[13:34:29.307] <TB2>     INFO: 51342400 events read in total (1374960ms).
[13:34:57.951] <TB2>     INFO: 52410200 events read in total (1403604ms).
[13:35:26.675] <TB2>     INFO: 53479400 events read in total (1432328ms).
[13:35:55.198] <TB2>     INFO: 54550000 events read in total (1460851ms).
[13:36:23.362] <TB2>     INFO: 55617800 events read in total (1489015ms).
[13:36:51.666] <TB2>     INFO: 56685600 events read in total (1517319ms).
[13:37:20.121] <TB2>     INFO: 57756200 events read in total (1545774ms).
[13:37:48.510] <TB2>     INFO: 58825600 events read in total (1574163ms).
[13:37:55.029] <TB2>     INFO: 59072000 events read in total (1580682ms).
[13:37:55.055] <TB2>     INFO: Test took 1581771ms.
[13:37:55.112] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:55.246] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:55.246] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:37:56.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:56.408] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:37:57.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:57.541] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:37:58.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:58.685] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:37:59.851] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:59.851] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:01.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:01.021] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:02.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:02.178] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:03.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:03.322] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:04.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:04.489] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:05.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:05.664] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:06.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:06.844] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:08.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:08.014] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:09.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:09.182] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:10.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:10.337] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:11.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:11.482] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:12.640] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:12.640] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[13:38:13.811] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 450879488
[13:38:13.844] <TB2>     INFO: PixTestScurves::scurves() done 
[13:38:13.844] <TB2>     INFO: Vcal mean:  35.02  35.10  35.08  35.11  35.07  35.09  34.96  35.10  35.06  35.09  35.19  35.13  35.07  34.90  35.08  35.08 
[13:38:13.844] <TB2>     INFO: Vcal RMS:    1.18   0.59   0.85   0.67   0.73   0.65   0.61   0.68   0.72   0.80   0.75   1.00   0.61   0.66   0.65   0.65 
[13:38:13.844] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:38:13.916] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:38:13.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:38:13.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:38:13.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:38:13.916] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:38:13.917] <TB2>     INFO: ######################################################################
[13:38:13.917] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:38:13.917] <TB2>     INFO: ######################################################################
[13:38:13.921] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:38:14.263] <TB2>     INFO: Expecting 41600 events.
[13:38:18.341] <TB2>     INFO: 41600 events read in total (3352ms).
[13:38:18.342] <TB2>     INFO: Test took 4421ms.
[13:38:18.350] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:18.350] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[13:38:18.350] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:38:18.354] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 34, 46] has eff 0/10
[13:38:18.354] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 34, 46]
[13:38:18.354] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 36, 46] has eff 0/10
[13:38:18.354] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 36, 46]
[13:38:18.354] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 32, 48] has eff 0/10
[13:38:18.354] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 32, 48]
[13:38:18.354] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 7, 53] has eff 0/10
[13:38:18.355] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 7, 53]
[13:38:18.356] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 8, 65] has eff 0/10
[13:38:18.356] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 8, 65]
[13:38:18.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[13:38:18.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:38:18.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:38:18.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:38:18.696] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:38:19.042] <TB2>     INFO: Expecting 41600 events.
[13:38:23.210] <TB2>     INFO: 41600 events read in total (3453ms).
[13:38:23.210] <TB2>     INFO: Test took 4514ms.
[13:38:23.218] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:23.218] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[13:38:23.218] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.513
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.213
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.958
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 182
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.821
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 175
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.088
[13:38:23.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.375
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 171
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.059
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 189
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.98
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 164
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.201
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.527
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,34] phvalue 170
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.501
[13:38:23.225] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.522
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.542
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 168
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.572
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 188
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.176
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 186
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:38:23.226] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:38:23.310] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:38:23.657] <TB2>     INFO: Expecting 41600 events.
[13:38:27.783] <TB2>     INFO: 41600 events read in total (3411ms).
[13:38:27.783] <TB2>     INFO: Test took 4473ms.
[13:38:27.791] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:27.791] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[13:38:27.791] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:38:27.795] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:38:27.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 8
[13:38:27.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.9346
[13:38:27.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,42] phvalue 54
[13:38:27.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2821
[13:38:27.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[13:38:27.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7843
[13:38:27.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 84
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8183
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 72
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.9166
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 58
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0027
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 81
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4772
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 83
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.2593
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 61
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.661
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,60] phvalue 55
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1068
[13:38:27.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 68
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.2084
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 61
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.9489
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 75
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5543
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 79
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7729
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 70
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.2539
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 88
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.8784
[13:38:27.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[13:38:27.800] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 42, 0 0
[13:38:28.204] <TB2>     INFO: Expecting 2560 events.
[13:38:29.163] <TB2>     INFO: 2560 events read in total (244ms).
[13:38:29.163] <TB2>     INFO: Test took 1363ms.
[13:38:29.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:29.164] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[13:38:29.671] <TB2>     INFO: Expecting 2560 events.
[13:38:30.628] <TB2>     INFO: 2560 events read in total (242ms).
[13:38:30.628] <TB2>     INFO: Test took 1464ms.
[13:38:30.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:30.629] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 2 2
[13:38:31.136] <TB2>     INFO: Expecting 2560 events.
[13:38:32.094] <TB2>     INFO: 2560 events read in total (243ms).
[13:38:32.095] <TB2>     INFO: Test took 1466ms.
[13:38:32.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:32.095] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 3 3
[13:38:32.602] <TB2>     INFO: Expecting 2560 events.
[13:38:33.561] <TB2>     INFO: 2560 events read in total (244ms).
[13:38:33.561] <TB2>     INFO: Test took 1466ms.
[13:38:33.562] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:33.562] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 4 4
[13:38:34.069] <TB2>     INFO: Expecting 2560 events.
[13:38:35.026] <TB2>     INFO: 2560 events read in total (242ms).
[13:38:35.027] <TB2>     INFO: Test took 1465ms.
[13:38:35.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:35.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[13:38:35.534] <TB2>     INFO: Expecting 2560 events.
[13:38:36.492] <TB2>     INFO: 2560 events read in total (243ms).
[13:38:36.492] <TB2>     INFO: Test took 1463ms.
[13:38:36.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:36.492] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 6 6
[13:38:36.000] <TB2>     INFO: Expecting 2560 events.
[13:38:37.958] <TB2>     INFO: 2560 events read in total (243ms).
[13:38:37.958] <TB2>     INFO: Test took 1466ms.
[13:38:37.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:37.959] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[13:38:38.466] <TB2>     INFO: Expecting 2560 events.
[13:38:39.424] <TB2>     INFO: 2560 events read in total (243ms).
[13:38:39.424] <TB2>     INFO: Test took 1465ms.
[13:38:39.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:39.425] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 60, 8 8
[13:38:39.933] <TB2>     INFO: Expecting 2560 events.
[13:38:40.893] <TB2>     INFO: 2560 events read in total (245ms).
[13:38:40.893] <TB2>     INFO: Test took 1468ms.
[13:38:40.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:40.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 9 9
[13:38:41.401] <TB2>     INFO: Expecting 2560 events.
[13:38:42.360] <TB2>     INFO: 2560 events read in total (245ms).
[13:38:42.361] <TB2>     INFO: Test took 1468ms.
[13:38:42.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:42.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[13:38:42.869] <TB2>     INFO: Expecting 2560 events.
[13:38:43.827] <TB2>     INFO: 2560 events read in total (243ms).
[13:38:43.827] <TB2>     INFO: Test took 1466ms.
[13:38:43.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:43.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 11 11
[13:38:44.335] <TB2>     INFO: Expecting 2560 events.
[13:38:45.293] <TB2>     INFO: 2560 events read in total (243ms).
[13:38:45.293] <TB2>     INFO: Test took 1464ms.
[13:38:45.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:45.293] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 12 12
[13:38:45.802] <TB2>     INFO: Expecting 2560 events.
[13:38:46.761] <TB2>     INFO: 2560 events read in total (245ms).
[13:38:46.762] <TB2>     INFO: Test took 1469ms.
[13:38:46.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:46.765] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[13:38:47.269] <TB2>     INFO: Expecting 2560 events.
[13:38:48.229] <TB2>     INFO: 2560 events read in total (245ms).
[13:38:48.229] <TB2>     INFO: Test took 1464ms.
[13:38:48.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:48.230] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 14 14
[13:38:48.737] <TB2>     INFO: Expecting 2560 events.
[13:38:49.695] <TB2>     INFO: 2560 events read in total (243ms).
[13:38:49.695] <TB2>     INFO: Test took 1465ms.
[13:38:49.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:49.696] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[13:38:50.204] <TB2>     INFO: Expecting 2560 events.
[13:38:51.162] <TB2>     INFO: 2560 events read in total (243ms).
[13:38:51.162] <TB2>     INFO: Test took 1466ms.
[13:38:51.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:38:51.162] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC4
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC8
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[13:38:51.163] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:38:51.169] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:38:51.672] <TB2>     INFO: Expecting 655360 events.
[13:39:03.329] <TB2>     INFO: 655360 events read in total (10943ms).
[13:39:03.341] <TB2>     INFO: Expecting 655360 events.
[13:39:14.888] <TB2>     INFO: 655360 events read in total (10983ms).
[13:39:14.905] <TB2>     INFO: Expecting 655360 events.
[13:39:26.533] <TB2>     INFO: 655360 events read in total (11077ms).
[13:39:26.554] <TB2>     INFO: Expecting 655360 events.
[13:39:38.217] <TB2>     INFO: 655360 events read in total (11111ms).
[13:39:38.242] <TB2>     INFO: Expecting 655360 events.
[13:39:49.904] <TB2>     INFO: 655360 events read in total (11116ms).
[13:39:49.935] <TB2>     INFO: Expecting 655360 events.
[13:40:01.529] <TB2>     INFO: 655360 events read in total (11054ms).
[13:40:01.564] <TB2>     INFO: Expecting 655360 events.
[13:40:13.175] <TB2>     INFO: 655360 events read in total (11074ms).
[13:40:13.214] <TB2>     INFO: Expecting 655360 events.
[13:40:24.769] <TB2>     INFO: 655360 events read in total (11023ms).
[13:40:24.814] <TB2>     INFO: Expecting 655360 events.
[13:40:36.455] <TB2>     INFO: 655360 events read in total (11114ms).
[13:40:36.504] <TB2>     INFO: Expecting 655360 events.
[13:40:48.142] <TB2>     INFO: 655360 events read in total (11111ms).
[13:40:48.200] <TB2>     INFO: Expecting 655360 events.
[13:40:59.842] <TB2>     INFO: 655360 events read in total (11115ms).
[13:40:59.903] <TB2>     INFO: Expecting 655360 events.
[13:41:11.515] <TB2>     INFO: 655360 events read in total (11085ms).
[13:41:11.577] <TB2>     INFO: Expecting 655360 events.
[13:41:23.237] <TB2>     INFO: 655360 events read in total (11133ms).
[13:41:23.305] <TB2>     INFO: Expecting 655360 events.
[13:41:34.938] <TB2>     INFO: 655360 events read in total (11106ms).
[13:41:35.019] <TB2>     INFO: Expecting 655360 events.
[13:41:46.621] <TB2>     INFO: 655360 events read in total (11075ms).
[13:41:46.699] <TB2>     INFO: Expecting 655360 events.
[13:41:58.320] <TB2>     INFO: 655360 events read in total (11094ms).
[13:41:58.405] <TB2>     INFO: Test took 187236ms.
[13:41:58.503] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:58.810] <TB2>     INFO: Expecting 655360 events.
[13:42:10.548] <TB2>     INFO: 655360 events read in total (11023ms).
[13:42:10.560] <TB2>     INFO: Expecting 655360 events.
[13:42:22.180] <TB2>     INFO: 655360 events read in total (11056ms).
[13:42:22.198] <TB2>     INFO: Expecting 655360 events.
[13:42:33.791] <TB2>     INFO: 655360 events read in total (11043ms).
[13:42:33.812] <TB2>     INFO: Expecting 655360 events.
[13:42:45.407] <TB2>     INFO: 655360 events read in total (11042ms).
[13:42:45.434] <TB2>     INFO: Expecting 655360 events.
[13:42:57.033] <TB2>     INFO: 655360 events read in total (11053ms).
[13:42:57.064] <TB2>     INFO: Expecting 655360 events.
[13:43:08.676] <TB2>     INFO: 655360 events read in total (11071ms).
[13:43:08.712] <TB2>     INFO: Expecting 655360 events.
[13:43:20.312] <TB2>     INFO: 655360 events read in total (11066ms).
[13:43:20.352] <TB2>     INFO: Expecting 655360 events.
[13:43:31.921] <TB2>     INFO: 655360 events read in total (11035ms).
[13:43:31.967] <TB2>     INFO: Expecting 655360 events.
[13:43:43.595] <TB2>     INFO: 655360 events read in total (11100ms).
[13:43:43.644] <TB2>     INFO: Expecting 655360 events.
[13:43:55.262] <TB2>     INFO: 655360 events read in total (11091ms).
[13:43:55.316] <TB2>     INFO: Expecting 655360 events.
[13:44:06.933] <TB2>     INFO: 655360 events read in total (11090ms).
[13:44:06.993] <TB2>     INFO: Expecting 655360 events.
[13:44:18.543] <TB2>     INFO: 655360 events read in total (11024ms).
[13:44:18.610] <TB2>     INFO: Expecting 655360 events.
[13:44:30.230] <TB2>     INFO: 655360 events read in total (11094ms).
[13:44:30.299] <TB2>     INFO: Expecting 655360 events.
[13:44:41.932] <TB2>     INFO: 655360 events read in total (11106ms).
[13:44:42.006] <TB2>     INFO: Expecting 655360 events.
[13:44:53.660] <TB2>     INFO: 655360 events read in total (11127ms).
[13:44:53.753] <TB2>     INFO: Expecting 655360 events.
[13:45:05.427] <TB2>     INFO: 655360 events read in total (11147ms).
[13:45:05.513] <TB2>     INFO: Test took 187010ms.
[13:45:05.683] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.683] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:45:05.683] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:45:05.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:45:05.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:45:05.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:45:05.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:45:05.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:45:05.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:45:05.686] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:45:05.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:45:05.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:45:05.687] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:45:05.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:45:05.688] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:45:05.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:45:05.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:45:05.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:45:05.689] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.696] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:45:05.703] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:45:05.710] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:45:05.717] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:45:05.724] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.731] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:45:05.738] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:45:05.745] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:45:05.751] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:45:05.758] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.765] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:45:05.772] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.779] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.786] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.793] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.799] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.806] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.813] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:45:05.820] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.828] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.834] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.842] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.848] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.855] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.862] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:45:05.869] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:45:05.897] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C0.dat
[13:45:05.898] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C1.dat
[13:45:05.898] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C2.dat
[13:45:05.898] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C3.dat
[13:45:05.898] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C4.dat
[13:45:05.898] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C5.dat
[13:45:05.898] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C6.dat
[13:45:05.898] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C7.dat
[13:45:05.899] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C8.dat
[13:45:05.899] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C9.dat
[13:45:05.899] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C10.dat
[13:45:05.899] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C11.dat
[13:45:05.899] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C12.dat
[13:45:05.899] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C13.dat
[13:45:05.899] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C14.dat
[13:45:05.900] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//dacParameters35_C15.dat
[13:45:06.252] <TB2>     INFO: Expecting 41600 events.
[13:45:10.102] <TB2>     INFO: 41600 events read in total (3135ms).
[13:45:10.103] <TB2>     INFO: Test took 4197ms.
[13:45:10.751] <TB2>     INFO: Expecting 41600 events.
[13:45:14.611] <TB2>     INFO: 41600 events read in total (3145ms).
[13:45:14.612] <TB2>     INFO: Test took 4207ms.
[13:45:15.259] <TB2>     INFO: Expecting 41600 events.
[13:45:19.122] <TB2>     INFO: 41600 events read in total (3149ms).
[13:45:19.123] <TB2>     INFO: Test took 4210ms.
[13:45:19.423] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:19.555] <TB2>     INFO: Expecting 2560 events.
[13:45:20.514] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:20.515] <TB2>     INFO: Test took 1092ms.
[13:45:20.517] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:21.026] <TB2>     INFO: Expecting 2560 events.
[13:45:21.984] <TB2>     INFO: 2560 events read in total (242ms).
[13:45:21.985] <TB2>     INFO: Test took 1468ms.
[13:45:21.987] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:22.493] <TB2>     INFO: Expecting 2560 events.
[13:45:23.452] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:23.453] <TB2>     INFO: Test took 1466ms.
[13:45:23.455] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:23.961] <TB2>     INFO: Expecting 2560 events.
[13:45:24.920] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:24.920] <TB2>     INFO: Test took 1465ms.
[13:45:24.924] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:25.429] <TB2>     INFO: Expecting 2560 events.
[13:45:26.387] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:26.387] <TB2>     INFO: Test took 1463ms.
[13:45:26.392] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:26.896] <TB2>     INFO: Expecting 2560 events.
[13:45:27.855] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:27.856] <TB2>     INFO: Test took 1465ms.
[13:45:27.858] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:28.364] <TB2>     INFO: Expecting 2560 events.
[13:45:29.324] <TB2>     INFO: 2560 events read in total (245ms).
[13:45:29.324] <TB2>     INFO: Test took 1467ms.
[13:45:29.328] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:29.833] <TB2>     INFO: Expecting 2560 events.
[13:45:30.793] <TB2>     INFO: 2560 events read in total (245ms).
[13:45:30.793] <TB2>     INFO: Test took 1465ms.
[13:45:30.795] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:31.302] <TB2>     INFO: Expecting 2560 events.
[13:45:32.262] <TB2>     INFO: 2560 events read in total (245ms).
[13:45:32.263] <TB2>     INFO: Test took 1469ms.
[13:45:32.265] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:32.771] <TB2>     INFO: Expecting 2560 events.
[13:45:33.732] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:33.733] <TB2>     INFO: Test took 1468ms.
[13:45:33.735] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:34.241] <TB2>     INFO: Expecting 2560 events.
[13:45:35.199] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:35.199] <TB2>     INFO: Test took 1464ms.
[13:45:35.201] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:35.708] <TB2>     INFO: Expecting 2560 events.
[13:45:36.666] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:36.666] <TB2>     INFO: Test took 1465ms.
[13:45:36.668] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:37.175] <TB2>     INFO: Expecting 2560 events.
[13:45:38.133] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:38.134] <TB2>     INFO: Test took 1466ms.
[13:45:38.135] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:38.642] <TB2>     INFO: Expecting 2560 events.
[13:45:39.601] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:39.601] <TB2>     INFO: Test took 1466ms.
[13:45:39.603] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:40.111] <TB2>     INFO: Expecting 2560 events.
[13:45:41.069] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:41.070] <TB2>     INFO: Test took 1467ms.
[13:45:41.072] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:41.579] <TB2>     INFO: Expecting 2560 events.
[13:45:42.539] <TB2>     INFO: 2560 events read in total (245ms).
[13:45:42.539] <TB2>     INFO: Test took 1467ms.
[13:45:42.542] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:43.048] <TB2>     INFO: Expecting 2560 events.
[13:45:44.007] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:44.007] <TB2>     INFO: Test took 1466ms.
[13:45:44.009] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:44.516] <TB2>     INFO: Expecting 2560 events.
[13:45:45.474] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:45.474] <TB2>     INFO: Test took 1465ms.
[13:45:45.476] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:45.984] <TB2>     INFO: Expecting 2560 events.
[13:45:46.944] <TB2>     INFO: 2560 events read in total (245ms).
[13:45:46.944] <TB2>     INFO: Test took 1468ms.
[13:45:46.946] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:47.453] <TB2>     INFO: Expecting 2560 events.
[13:45:48.412] <TB2>     INFO: 2560 events read in total (245ms).
[13:45:48.412] <TB2>     INFO: Test took 1466ms.
[13:45:48.414] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:48.920] <TB2>     INFO: Expecting 2560 events.
[13:45:49.878] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:49.878] <TB2>     INFO: Test took 1464ms.
[13:45:49.882] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:50.387] <TB2>     INFO: Expecting 2560 events.
[13:45:51.346] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:51.346] <TB2>     INFO: Test took 1464ms.
[13:45:51.348] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:51.855] <TB2>     INFO: Expecting 2560 events.
[13:45:52.813] <TB2>     INFO: 2560 events read in total (244ms).
[13:45:52.813] <TB2>     INFO: Test took 1465ms.
[13:45:52.815] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:53.323] <TB2>     INFO: Expecting 2560 events.
[13:45:54.280] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:54.280] <TB2>     INFO: Test took 1465ms.
[13:45:54.282] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:54.789] <TB2>     INFO: Expecting 2560 events.
[13:45:55.749] <TB2>     INFO: 2560 events read in total (245ms).
[13:45:55.749] <TB2>     INFO: Test took 1467ms.
[13:45:55.753] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:56.258] <TB2>     INFO: Expecting 2560 events.
[13:45:57.217] <TB2>     INFO: 2560 events read in total (243ms).
[13:45:57.217] <TB2>     INFO: Test took 1464ms.
[13:45:57.221] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:57.725] <TB2>     INFO: Expecting 2560 events.
[13:45:58.685] <TB2>     INFO: 2560 events read in total (245ms).
[13:45:58.686] <TB2>     INFO: Test took 1466ms.
[13:45:58.688] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:45:59.193] <TB2>     INFO: Expecting 2560 events.
[13:46:00.151] <TB2>     INFO: 2560 events read in total (243ms).
[13:46:00.151] <TB2>     INFO: Test took 1463ms.
[13:46:00.153] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:00.660] <TB2>     INFO: Expecting 2560 events.
[13:46:01.618] <TB2>     INFO: 2560 events read in total (243ms).
[13:46:01.619] <TB2>     INFO: Test took 1467ms.
[13:46:01.621] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:02.128] <TB2>     INFO: Expecting 2560 events.
[13:46:03.085] <TB2>     INFO: 2560 events read in total (242ms).
[13:46:03.086] <TB2>     INFO: Test took 1466ms.
[13:46:03.088] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:03.595] <TB2>     INFO: Expecting 2560 events.
[13:46:04.562] <TB2>     INFO: 2560 events read in total (249ms).
[13:46:04.563] <TB2>     INFO: Test took 1475ms.
[13:46:04.564] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:46:05.070] <TB2>     INFO: Expecting 2560 events.
[13:46:06.027] <TB2>     INFO: 2560 events read in total (242ms).
[13:46:06.028] <TB2>     INFO: Test took 1464ms.
[13:46:07.050] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[13:46:07.050] <TB2>     INFO: PH scale (per ROC):    80  80  80  77  71  69  92  69  78  68  63  62  86  78  80  82
[13:46:07.050] <TB2>     INFO: PH offset (per ROC):  191 176 166 176 191 173 161 191 191 183 193 181 165 176 160 164
[13:46:07.221] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:46:07.225] <TB2>     INFO: ######################################################################
[13:46:07.225] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:46:07.225] <TB2>     INFO: ######################################################################
[13:46:07.225] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:46:07.240] <TB2>     INFO: scanning low vcal = 10
[13:46:07.591] <TB2>     INFO: Expecting 41600 events.
[13:46:11.304] <TB2>     INFO: 41600 events read in total (2998ms).
[13:46:11.304] <TB2>     INFO: Test took 4063ms.
[13:46:11.306] <TB2>     INFO: scanning low vcal = 20
[13:46:11.812] <TB2>     INFO: Expecting 41600 events.
[13:46:15.534] <TB2>     INFO: 41600 events read in total (3007ms).
[13:46:15.535] <TB2>     INFO: Test took 4229ms.
[13:46:15.538] <TB2>     INFO: scanning low vcal = 30
[13:46:16.043] <TB2>     INFO: Expecting 41600 events.
[13:46:19.762] <TB2>     INFO: 41600 events read in total (3005ms).
[13:46:19.763] <TB2>     INFO: Test took 4225ms.
[13:46:19.765] <TB2>     INFO: scanning low vcal = 40
[13:46:20.267] <TB2>     INFO: Expecting 41600 events.
[13:46:24.501] <TB2>     INFO: 41600 events read in total (3518ms).
[13:46:24.505] <TB2>     INFO: Test took 4740ms.
[13:46:24.518] <TB2>     INFO: scanning low vcal = 50
[13:46:24.924] <TB2>     INFO: Expecting 41600 events.
[13:46:29.168] <TB2>     INFO: 41600 events read in total (3530ms).
[13:46:29.169] <TB2>     INFO: Test took 4651ms.
[13:46:29.173] <TB2>     INFO: scanning low vcal = 60
[13:46:29.592] <TB2>     INFO: Expecting 41600 events.
[13:46:33.837] <TB2>     INFO: 41600 events read in total (3529ms).
[13:46:33.837] <TB2>     INFO: Test took 4665ms.
[13:46:33.844] <TB2>     INFO: scanning low vcal = 70
[13:46:34.262] <TB2>     INFO: Expecting 41600 events.
[13:46:38.525] <TB2>     INFO: 41600 events read in total (3548ms).
[13:46:38.526] <TB2>     INFO: Test took 4681ms.
[13:46:38.528] <TB2>     INFO: scanning low vcal = 80
[13:46:38.944] <TB2>     INFO: Expecting 41600 events.
[13:46:43.231] <TB2>     INFO: 41600 events read in total (3572ms).
[13:46:43.232] <TB2>     INFO: Test took 4704ms.
[13:46:43.235] <TB2>     INFO: scanning low vcal = 90
[13:46:43.650] <TB2>     INFO: Expecting 41600 events.
[13:46:47.924] <TB2>     INFO: 41600 events read in total (3560ms).
[13:46:47.925] <TB2>     INFO: Test took 4690ms.
[13:46:47.929] <TB2>     INFO: scanning low vcal = 100
[13:46:48.346] <TB2>     INFO: Expecting 41600 events.
[13:46:52.743] <TB2>     INFO: 41600 events read in total (3682ms).
[13:46:52.743] <TB2>     INFO: Test took 4814ms.
[13:46:52.746] <TB2>     INFO: scanning low vcal = 110
[13:46:53.165] <TB2>     INFO: Expecting 41600 events.
[13:46:57.431] <TB2>     INFO: 41600 events read in total (3551ms).
[13:46:57.432] <TB2>     INFO: Test took 4686ms.
[13:46:57.435] <TB2>     INFO: scanning low vcal = 120
[13:46:57.850] <TB2>     INFO: Expecting 41600 events.
[13:47:02.123] <TB2>     INFO: 41600 events read in total (3558ms).
[13:47:02.123] <TB2>     INFO: Test took 4688ms.
[13:47:02.126] <TB2>     INFO: scanning low vcal = 130
[13:47:02.545] <TB2>     INFO: Expecting 41600 events.
[13:47:06.815] <TB2>     INFO: 41600 events read in total (3555ms).
[13:47:06.816] <TB2>     INFO: Test took 4690ms.
[13:47:06.820] <TB2>     INFO: scanning low vcal = 140
[13:47:07.233] <TB2>     INFO: Expecting 41600 events.
[13:47:11.491] <TB2>     INFO: 41600 events read in total (3543ms).
[13:47:11.491] <TB2>     INFO: Test took 4671ms.
[13:47:11.494] <TB2>     INFO: scanning low vcal = 150
[13:47:11.912] <TB2>     INFO: Expecting 41600 events.
[13:47:16.176] <TB2>     INFO: 41600 events read in total (3549ms).
[13:47:16.177] <TB2>     INFO: Test took 4683ms.
[13:47:16.180] <TB2>     INFO: scanning low vcal = 160
[13:47:16.598] <TB2>     INFO: Expecting 41600 events.
[13:47:20.868] <TB2>     INFO: 41600 events read in total (3555ms).
[13:47:20.869] <TB2>     INFO: Test took 4689ms.
[13:47:20.872] <TB2>     INFO: scanning low vcal = 170
[13:47:21.290] <TB2>     INFO: Expecting 41600 events.
[13:47:25.554] <TB2>     INFO: 41600 events read in total (3549ms).
[13:47:25.555] <TB2>     INFO: Test took 4683ms.
[13:47:25.560] <TB2>     INFO: scanning low vcal = 180
[13:47:25.973] <TB2>     INFO: Expecting 41600 events.
[13:47:30.241] <TB2>     INFO: 41600 events read in total (3553ms).
[13:47:30.242] <TB2>     INFO: Test took 4682ms.
[13:47:30.245] <TB2>     INFO: scanning low vcal = 190
[13:47:30.661] <TB2>     INFO: Expecting 41600 events.
[13:47:34.933] <TB2>     INFO: 41600 events read in total (3557ms).
[13:47:34.933] <TB2>     INFO: Test took 4688ms.
[13:47:34.937] <TB2>     INFO: scanning low vcal = 200
[13:47:35.354] <TB2>     INFO: Expecting 41600 events.
[13:47:39.625] <TB2>     INFO: 41600 events read in total (3556ms).
[13:47:39.625] <TB2>     INFO: Test took 4688ms.
[13:47:39.628] <TB2>     INFO: scanning low vcal = 210
[13:47:40.043] <TB2>     INFO: Expecting 41600 events.
[13:47:44.314] <TB2>     INFO: 41600 events read in total (3556ms).
[13:47:44.315] <TB2>     INFO: Test took 4687ms.
[13:47:44.318] <TB2>     INFO: scanning low vcal = 220
[13:47:44.736] <TB2>     INFO: Expecting 41600 events.
[13:47:49.009] <TB2>     INFO: 41600 events read in total (3558ms).
[13:47:49.009] <TB2>     INFO: Test took 4691ms.
[13:47:49.013] <TB2>     INFO: scanning low vcal = 230
[13:47:49.426] <TB2>     INFO: Expecting 41600 events.
[13:47:53.702] <TB2>     INFO: 41600 events read in total (3561ms).
[13:47:53.703] <TB2>     INFO: Test took 4690ms.
[13:47:53.706] <TB2>     INFO: scanning low vcal = 240
[13:47:54.126] <TB2>     INFO: Expecting 41600 events.
[13:47:58.384] <TB2>     INFO: 41600 events read in total (3543ms).
[13:47:58.385] <TB2>     INFO: Test took 4679ms.
[13:47:58.388] <TB2>     INFO: scanning low vcal = 250
[13:47:58.804] <TB2>     INFO: Expecting 41600 events.
[13:48:03.063] <TB2>     INFO: 41600 events read in total (3544ms).
[13:48:03.064] <TB2>     INFO: Test took 4676ms.
[13:48:03.068] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:48:03.484] <TB2>     INFO: Expecting 41600 events.
[13:48:07.737] <TB2>     INFO: 41600 events read in total (3538ms).
[13:48:07.738] <TB2>     INFO: Test took 4670ms.
[13:48:07.741] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:48:08.155] <TB2>     INFO: Expecting 41600 events.
[13:48:12.415] <TB2>     INFO: 41600 events read in total (3546ms).
[13:48:12.417] <TB2>     INFO: Test took 4676ms.
[13:48:12.420] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:48:12.835] <TB2>     INFO: Expecting 41600 events.
[13:48:17.072] <TB2>     INFO: 41600 events read in total (3522ms).
[13:48:17.072] <TB2>     INFO: Test took 4652ms.
[13:48:17.076] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:48:17.496] <TB2>     INFO: Expecting 41600 events.
[13:48:21.711] <TB2>     INFO: 41600 events read in total (3501ms).
[13:48:21.712] <TB2>     INFO: Test took 4636ms.
[13:48:21.715] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:48:22.135] <TB2>     INFO: Expecting 41600 events.
[13:48:26.353] <TB2>     INFO: 41600 events read in total (3503ms).
[13:48:26.354] <TB2>     INFO: Test took 4639ms.
[13:48:26.904] <TB2>     INFO: PixTestGainPedestal::measure() done 
[13:48:26.908] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:48:26.908] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:48:26.908] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:48:26.909] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:48:26.909] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:48:26.909] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:48:26.909] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:48:26.909] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:48:26.910] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:48:26.910] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:48:26.910] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:48:26.910] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:48:26.910] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:48:26.911] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:48:26.911] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:48:26.911] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:49:06.686] <TB2>     INFO: PixTestGainPedestal::fit() done
[13:49:06.687] <TB2>     INFO: non-linearity mean:  0.962 0.961 0.965 0.961 0.959 0.959 0.959 0.952 0.961 0.960 0.952 0.955 0.957 0.958 0.956 0.959
[13:49:06.687] <TB2>     INFO: non-linearity RMS:   0.005 0.005 0.005 0.006 0.006 0.005 0.004 0.007 0.005 0.006 0.007 0.007 0.006 0.005 0.006 0.006
[13:49:06.687] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:49:06.711] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:49:06.735] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:49:06.758] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:49:06.782] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:49:06.806] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:49:06.830] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:49:06.854] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:49:06.878] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:49:06.902] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:49:06.925] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:49:06.948] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:49:06.971] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:49:06.995] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:49:07.018] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:49:07.041] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-N-2-36_FPIXTest-17C-Nebraska-160623-1221_2016-06-23_12h21m_1466702496//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:49:07.064] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[13:49:07.064] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:49:07.072] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:49:07.072] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:49:07.075] <TB2>     INFO: ######################################################################
[13:49:07.075] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:49:07.075] <TB2>     INFO: ######################################################################
[13:49:07.078] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:49:07.088] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:49:07.089] <TB2>     INFO:     run 1 of 1
[13:49:07.089] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:07.435] <TB2>     INFO: Expecting 3120000 events.
[13:49:55.636] <TB2>     INFO: 1280190 events read in total (47486ms).
[13:50:45.274] <TB2>     INFO: 2558785 events read in total (97124ms).
[13:51:06.228] <TB2>     INFO: 3120000 events read in total (118078ms).
[13:51:06.270] <TB2>     INFO: Test took 119182ms.
[13:51:06.342] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:06.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:07.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:09.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:10.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:12.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:13.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:14.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:16.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:17.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:51:19.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:51:20.733] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:51:22.215] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:51:23.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:51:25.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:51:26.680] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:51:28.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:51:29.622] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390414336
[13:51:29.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:51:29.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4039, RMS = 1.47615
[13:51:29.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:51:29.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:51:29.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6984, RMS = 1.20391
[13:51:29.655] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:51:29.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:51:29.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.6692, RMS = 1.05476
[13:51:29.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:51:29.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:51:29.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2168, RMS = 0.966088
[13:51:29.656] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:51:29.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:51:29.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3414, RMS = 1.17176
[13:51:29.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:51:29.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:51:29.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0551, RMS = 1.66597
[13:51:29.657] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:51:29.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:51:29.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.664, RMS = 0.963286
[13:51:29.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:51:29.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:51:29.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1119, RMS = 0.999687
[13:51:29.659] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:51:29.660] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:51:29.660] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3592, RMS = 1.07948
[13:51:29.660] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:51:29.660] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:51:29.660] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2642, RMS = 1.53017
[13:51:29.660] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:51:29.661] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:51:29.661] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8135, RMS = 1.40501
[13:51:29.661] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:51:29.661] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:51:29.661] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8256, RMS = 1.66038
[13:51:29.661] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[13:51:29.662] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:51:29.663] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8227, RMS = 1.55085
[13:51:29.663] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[13:51:29.663] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:51:29.663] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5094, RMS = 2.02648
[13:51:29.663] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[13:51:29.664] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:51:29.664] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4333, RMS = 1.14019
[13:51:29.664] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:51:29.664] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:51:29.664] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4823, RMS = 1.82986
[13:51:29.664] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:51:29.665] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:51:29.665] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2851, RMS = 1.8374
[13:51:29.665] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[13:51:29.665] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:51:29.665] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5872, RMS = 1.78008
[13:51:29.665] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[13:51:29.666] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:51:29.666] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9317, RMS = 1.32511
[13:51:29.666] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:51:29.666] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:51:29.666] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4808, RMS = 1.30337
[13:51:29.666] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:51:29.667] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:51:29.667] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0937, RMS = 2.39306
[13:51:29.667] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[13:51:29.668] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:51:29.668] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.2243, RMS = 2.34678
[13:51:29.668] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[13:51:29.669] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:51:29.669] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.2901, RMS = 1.69942
[13:51:29.669] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:51:29.669] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:51:29.669] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2959, RMS = 1.58692
[13:51:29.669] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[13:51:29.670] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:51:29.670] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4543, RMS = 1.72103
[13:51:29.670] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:51:29.670] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:51:29.670] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9433, RMS = 1.81348
[13:51:29.670] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[13:51:29.671] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:51:29.671] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.4641, RMS = 1.88847
[13:51:29.671] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[13:51:29.671] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:51:29.671] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.9413, RMS = 1.96153
[13:51:29.671] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[13:51:29.672] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:51:29.672] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3211, RMS = 1.70489
[13:51:29.672] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:51:29.672] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:51:29.672] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.614, RMS = 1.90816
[13:51:29.672] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[13:51:29.674] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:51:29.674] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2166, RMS = 1.09825
[13:51:29.674] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:51:29.674] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:51:29.674] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7543, RMS = 1.15113
[13:51:29.674] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:51:29.680] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[13:51:29.681] <TB2>     INFO: number of dead bumps (per ROC):    16    1    1    4    0    0    0    0    0    0    0    1    0    0    0    0
[13:51:29.681] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:51:29.780] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:51:29.780] <TB2>     INFO: enter test to run
[13:51:29.780] <TB2>     INFO:   test:  no parameter change
[13:51:29.782] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[13:51:29.783] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[13:51:29.783] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[13:51:29.783] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:51:30.322] <TB2>    QUIET: Connection to board 141 closed.
[13:51:30.323] <TB2>     INFO: pXar: this is the end, my friend
[13:51:30.323] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
