$date
	Sat Jul 08 21:28:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock_gen_TB $end
$var wire 1 ! clk_s $end
$var wire 1 " clk_e $end
$var wire 1 # clk $end
$var reg 1 $ sys_clk $end
$scope module DUT $end
$var wire 1 $ sys_clk $end
$var wire 1 ! clk_s $end
$var wire 1 " clk_e $end
$var wire 1 # clk $end
$var reg 2 % clk_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
1#
1"
0!
$end
#1000
1!
b1 %
1$
#2000
0$
#3000
0#
0!
b10 %
1$
#4000
0$
#5000
0"
b11 %
1$
#6000
0$
#7000
1#
1"
b0 %
1$
#8000
0$
#9000
1!
b1 %
1$
#10000
0$
#11000
0#
0!
b10 %
1$
#12000
0$
#13000
0"
b11 %
1$
#14000
0$
#15000
1#
1"
b0 %
1$
#16000
0$
#17000
1!
b1 %
1$
#18000
0$
#19000
0#
0!
b10 %
1$
#20000
0$
#21000
0"
b11 %
1$
#22000
0$
#23000
1#
1"
b0 %
1$
#24000
0$
#25000
1!
b1 %
1$
#26000
0$
#27000
0#
0!
b10 %
1$
#28000
0$
#29000
0"
b11 %
1$
#30000
0$
#31000
1#
1"
b0 %
1$
#32000
0$
#33000
1!
b1 %
1$
#34000
0$
#35000
0#
0!
b10 %
1$
#36000
0$
#37000
0"
b11 %
1$
#38000
0$
#39000
1#
1"
b0 %
1$
#40000
0$
