Classic Timing Analyzer report for ROM
Sat Feb 01 15:11:50 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                               ;
+------------------------------+-------+---------------+-------------+------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+--------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.906 ns    ; Addr[1]    ; Dout[1]~reg0 ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.919 ns    ; Dout[2]~en ; Dout[2]      ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.753 ns    ; Addr[0]    ; Dout[4]~reg0 ; --         ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+---------+--------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To           ; To Clock ;
+-------+--------------+------------+---------+--------------+----------+
; N/A   ; None         ; 3.906 ns   ; Addr[1] ; Dout[1]~reg0 ; Clk      ;
; N/A   ; None         ; 3.905 ns   ; Addr[1] ; Dout[5]~reg0 ; Clk      ;
; N/A   ; None         ; -0.466 ns  ; RD      ; Dout[4]~en   ; Clk      ;
; N/A   ; None         ; -0.466 ns  ; RD      ; Dout[5]~en   ; Clk      ;
; N/A   ; None         ; -0.467 ns  ; RD      ; Dout[6]~en   ; Clk      ;
; N/A   ; None         ; -0.468 ns  ; RD      ; Dout[1]~en   ; Clk      ;
; N/A   ; None         ; -0.469 ns  ; RD      ; Dout[7]~en   ; Clk      ;
; N/A   ; None         ; -0.472 ns  ; RD      ; Dout[2]~en   ; Clk      ;
; N/A   ; None         ; -0.475 ns  ; RD      ; Dout[3]~en   ; Clk      ;
; N/A   ; None         ; -0.476 ns  ; RD      ; Dout[0]~en   ; Clk      ;
; N/A   ; None         ; -0.523 ns  ; Addr[0] ; Dout[0]~reg0 ; Clk      ;
; N/A   ; None         ; -0.523 ns  ; Addr[0] ; Dout[4]~reg0 ; Clk      ;
+-------+--------------+------------+---------+--------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 8.919 ns   ; Dout[2]~en   ; Dout[2] ; Clk        ;
; N/A   ; None         ; 8.834 ns   ; Dout[7]~en   ; Dout[7] ; Clk        ;
; N/A   ; None         ; 8.819 ns   ; Dout[5]~en   ; Dout[5] ; Clk        ;
; N/A   ; None         ; 8.604 ns   ; Dout[5]~reg0 ; Dout[5] ; Clk        ;
; N/A   ; None         ; 6.914 ns   ; Dout[1]~reg0 ; Dout[1] ; Clk        ;
; N/A   ; None         ; 6.834 ns   ; Dout[0]~reg0 ; Dout[0] ; Clk        ;
; N/A   ; None         ; 6.799 ns   ; Dout[0]~en   ; Dout[0] ; Clk        ;
; N/A   ; None         ; 6.582 ns   ; Dout[1]~en   ; Dout[1] ; Clk        ;
; N/A   ; None         ; 6.399 ns   ; Dout[4]~reg0 ; Dout[4] ; Clk        ;
; N/A   ; None         ; 6.367 ns   ; Dout[4]~en   ; Dout[4] ; Clk        ;
; N/A   ; None         ; 6.358 ns   ; Dout[6]~en   ; Dout[6] ; Clk        ;
; N/A   ; None         ; 6.342 ns   ; Dout[3]~en   ; Dout[3] ; Clk        ;
+-------+--------------+------------+--------------+---------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+---------+--------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To           ; To Clock ;
+---------------+-------------+-----------+---------+--------------+----------+
; N/A           ; None        ; 0.753 ns  ; Addr[0] ; Dout[0]~reg0 ; Clk      ;
; N/A           ; None        ; 0.753 ns  ; Addr[0] ; Dout[4]~reg0 ; Clk      ;
; N/A           ; None        ; 0.706 ns  ; RD      ; Dout[0]~en   ; Clk      ;
; N/A           ; None        ; 0.705 ns  ; RD      ; Dout[3]~en   ; Clk      ;
; N/A           ; None        ; 0.702 ns  ; RD      ; Dout[2]~en   ; Clk      ;
; N/A           ; None        ; 0.699 ns  ; RD      ; Dout[7]~en   ; Clk      ;
; N/A           ; None        ; 0.698 ns  ; RD      ; Dout[1]~en   ; Clk      ;
; N/A           ; None        ; 0.697 ns  ; RD      ; Dout[6]~en   ; Clk      ;
; N/A           ; None        ; 0.696 ns  ; RD      ; Dout[4]~en   ; Clk      ;
; N/A           ; None        ; 0.696 ns  ; RD      ; Dout[5]~en   ; Clk      ;
; N/A           ; None        ; -3.675 ns ; Addr[1] ; Dout[5]~reg0 ; Clk      ;
; N/A           ; None        ; -3.676 ns ; Addr[1] ; Dout[1]~reg0 ; Clk      ;
+---------------+-------------+-----------+---------+--------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Feb 01 15:11:49 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ROM -c ROM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clk"
Info: tsu for register "Dout[1]~reg0" (data pin = "Addr[1]", clock pin = "Clk") is 3.906 ns
    Info: + Longest pin to register delay is 6.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_E26; Fanout = 2; PIN Node = 'Addr[1]'
        Info: 2: + IC(5.524 ns) + CELL(0.149 ns) = 6.545 ns; Loc. = LCCOMB_X30_Y31_N0; Fanout = 1; COMB Node = 'Dout[1]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.629 ns; Loc. = LCFF_X30_Y31_N1; Fanout = 1; REG Node = 'Dout[1]~reg0'
        Info: Total cell delay = 1.105 ns ( 16.67 % )
        Info: Total interconnect delay = 5.524 ns ( 83.33 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.687 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X30_Y31_N1; Fanout = 1; REG Node = 'Dout[1]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.16 % )
        Info: Total interconnect delay = 1.151 ns ( 42.84 % )
Info: tco from clock "Clk" to destination pin "Dout[2]" through register "Dout[2]~en" is 8.919 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.698 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X28_Y35_N13; Fanout = 1; REG Node = 'Dout[2]~en'
        Info: Total cell delay = 1.536 ns ( 56.93 % )
        Info: Total interconnect delay = 1.162 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.971 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y35_N13; Fanout = 1; REG Node = 'Dout[2]~en'
        Info: 2: + IC(3.183 ns) + CELL(2.788 ns) = 5.971 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'Dout[2]'
        Info: Total cell delay = 2.788 ns ( 46.69 % )
        Info: Total interconnect delay = 3.183 ns ( 53.31 % )
Info: th for register "Dout[0]~reg0" (data pin = "Addr[0]", clock pin = "Clk") is 0.753 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X27_Y35_N1; Fanout = 1; REG Node = 'Dout[0]~reg0'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.210 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'Addr[0]'
        Info: 2: + IC(0.865 ns) + CELL(0.366 ns) = 2.210 ns; Loc. = LCFF_X27_Y35_N1; Fanout = 1; REG Node = 'Dout[0]~reg0'
        Info: Total cell delay = 1.345 ns ( 60.86 % )
        Info: Total interconnect delay = 0.865 ns ( 39.14 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Sat Feb 01 15:11:51 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


