// This file is automatically generated, DO NOT EDIT!
// ==================================================

// DIV
if (`EXECUTE_OP == OP_DIV) begin
	if (`CYCLE == 0) begin
		div_signed <= 1;
		div_numerator <= `RS1;
		div_denominator <= `RS2;
	end
	else if (`CYCLE == `DIV_CYCLE_LATENCY) begin
		`RD <= div_result[31:0];
		`EXECUTE_DONE;
	end
end

// DIVU
else if (`EXECUTE_OP == OP_DIVU) begin
	if (`CYCLE == 0) begin
		div_signed <= 0;
		div_numerator <= `RS1;
		div_denominator <= `RS2;
	end
	else if (`CYCLE == `DIV_CYCLE_LATENCY) begin
		`RD <= div_result[31:0];
		`EXECUTE_DONE;
	end
end

// MUL
else if (`EXECUTE_OP == OP_MUL) begin
	if (`CYCLE == 0) begin
		mul_signed <= 1;
		mul_op1 <= `RS1;
		mul_op2 <= `RS2;
	end
	else if (`CYCLE == `MUL_CYCLE_LATENCY) begin
		`RD <= mul_result[31:0];
		`EXECUTE_DONE;
	end
end

// MULH
else if (`EXECUTE_OP == OP_MULH) begin
	if (`CYCLE == 0) begin
		mul_signed <= 1;
		mul_op1 <= `RS1;
		mul_op2 <= `RS2;
	end
	else if (`CYCLE == `MUL_CYCLE_LATENCY) begin
		`RD <= mul_result[63:32];
		`EXECUTE_DONE;
	end
end

// MULHU
else if (`EXECUTE_OP == OP_MULHU) begin
	if (`CYCLE == 0) begin
		mul_signed <= 0;
		mul_op1 <= `RS1;
		mul_op2 <= `RS2;
	end
	else if (`CYCLE == `MUL_CYCLE_LATENCY) begin
		`RD <= mul_result[63:32];
		`EXECUTE_DONE;
	end
end

// REM
else if (`EXECUTE_OP == OP_REM) begin
	if (`CYCLE == 0) begin
		div_signed <= 1;
		div_numerator <= `RS1;
		div_denominator <= `RS2;
	end
	else if (`CYCLE == `DIV_CYCLE_LATENCY) begin
		`RD <= div_remainder[31:0];
		`EXECUTE_DONE;
	end
end

// REMU
else if (`EXECUTE_OP == OP_REMU) begin
	if (`CYCLE == 0) begin
		div_signed <= 0;
		div_numerator <= `RS1;
		div_denominator <= `RS2;
	end
	else if (`CYCLE == `DIV_CYCLE_LATENCY) begin
		`RD <= div_remainder[31:0];
		`EXECUTE_DONE;
	end
end
