#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x126f055d0 .scope module, "fa_bh_tb" "fa_bh_tb" 2 4;
 .timescale -9 -10;
v0x126f22340_0 .var "a", 0 0;
v0x126f22410_0 .var "b", 0 0;
v0x126f224e0_0 .net "c", 0 0, L_0x126f22750;  1 drivers
v0x126f22570_0 .var "cin", 0 0;
v0x126f22640_0 .net "s", 0 0, v0x126f21c60_0;  1 drivers
S_0x126f06910 .scope module, "fa1" "full_adder" 2 7, 3 3 0, S_0x126f055d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /INPUT 1 "z";
L_0x126f22750 .functor OR 1, v0x126f21630_0, v0x126f21bb0_0, C4<0>, C4<0>;
v0x126f21d60_0 .net "c", 0 0, L_0x126f22750;  alias, 1 drivers
v0x126f21e10_0 .net "c1", 0 0, v0x126f21630_0;  1 drivers
v0x126f21eb0_0 .net "c2", 0 0, v0x126f21bb0_0;  1 drivers
v0x126f21f80_0 .net "s", 0 0, v0x126f21c60_0;  alias, 1 drivers
v0x126f22030_0 .net "s1", 0 0, v0x126f216e0_0;  1 drivers
v0x126f22140_0 .net "x", 0 0, v0x126f22340_0;  1 drivers
v0x126f221d0_0 .net "y", 0 0, v0x126f22410_0;  1 drivers
v0x126f22260_0 .net "z", 0 0, v0x126f22570_0;  1 drivers
S_0x126f06a80 .scope module, "ha1" "half_adder" 3 7, 4 1 0, S_0x126f06910;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x126f05740_0 .net "a", 0 0, v0x126f22340_0;  alias, 1 drivers
v0x126f21590_0 .net "b", 0 0, v0x126f22410_0;  alias, 1 drivers
v0x126f21630_0 .var "c", 0 0;
v0x126f216e0_0 .var "s", 0 0;
E_0x126f05f40 .event anyedge, v0x126f21590_0, v0x126f05740_0;
S_0x126f217e0 .scope module, "ha2" "half_adder" 3 8, 4 1 0, S_0x126f06910;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "s";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
v0x126f21a60_0 .net "a", 0 0, v0x126f216e0_0;  alias, 1 drivers
v0x126f21b20_0 .net "b", 0 0, v0x126f22570_0;  alias, 1 drivers
v0x126f21bb0_0 .var "c", 0 0;
v0x126f21c60_0 .var "s", 0 0;
E_0x126f21a10 .event anyedge, v0x126f21b20_0, v0x126f216e0_0;
    .scope S_0x126f06a80;
T_0 ;
    %wait E_0x126f05f40;
    %load/vec4 v0x126f05740_0;
    %load/vec4 v0x126f21590_0;
    %xor;
    %store/vec4 v0x126f216e0_0, 0, 1;
    %load/vec4 v0x126f05740_0;
    %load/vec4 v0x126f21590_0;
    %and;
    %store/vec4 v0x126f21630_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x126f217e0;
T_1 ;
    %wait E_0x126f21a10;
    %load/vec4 v0x126f21a60_0;
    %load/vec4 v0x126f21b20_0;
    %xor;
    %store/vec4 v0x126f21c60_0, 0, 1;
    %load/vec4 v0x126f21a60_0;
    %load/vec4 v0x126f21b20_0;
    %and;
    %store/vec4 v0x126f21bb0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x126f055d0;
T_2 ;
    %vpi_call 2 9 "$monitor", "time = %d \011 a = %b \011 b = %b \011 cin = %b \011 s = %b \011 c = %b", $time, v0x126f22340_0, v0x126f22410_0, v0x126f22570_0, v0x126f22640_0, v0x126f224e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22570_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22570_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22570_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22570_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22570_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22570_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x126f22570_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x126f22570_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 18 "$stop" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "full_adder_tb2.v";
    "./full_adder_structural2.v";
    "./first_behavioral.v";
