
core:  ysyx_210152

#####################
#vcs compile log
#####################
Warning-[TMBIN] Too many bits in Based Number
../cpu/ysyx_210152.v, 15997
  The specified width is '1' bit, actually got '2' bits.
  The offending number is : '01'.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 14861
"ysyx_210152_PRV564_Kernel #(HART_ID, ITLB_FIBID, DTLB_FIBID) Kernel( .Kernel_CLKi (GLB_CLKi),  .Kernel_ARSTi (GLB_ARSTi),  .ITLB_FIBo_WREN (ITLB_FIB_WRENo),  .ITLB_FIBo_REQ (ITLB_FIB_REQo),  .ITLB_FIBi_ACK (ITLB_FIB_ACKi),  .ITLB_FIBi_FULL (ITLB_FIB_FULLi),  .ITLB_FIBo_ID (ITLB_FIB_IDo),  .ITLB_FIBo_CMD (ITLB_FIB_CMDo),  .ITLB_FIBo_BURST (ITLB_FIB_BURSTo),  .ITLB_FIBo_SIZE (ITLB_FIB_SIZEo),  .ITLB_FIBo_ADDR (ITLB_FIB_ADDRo),  .ITLB_FIBo_DATA (ITLB_FIB_DATAo),  .ITLB_FIBi_ID (ITLB_FIB_IDi),  .ITLB_FIBi_RPL (ITLB_FIB_RPLi),  .ITLB_FIBi_V (ITLB_FIB_Vi),  .ITLB_FIBi_DATA (ITLB_FIB_DATAi),  .DTLB_FIBo_WREN (DTLB_FIB_WRENo),  .DTLB_FIBo_REQ (DTLB_FIB_REQo),  .DTLB_FIBi_ACK (DTLB_FIB_ACKi),  .DTLB_FIBi_FULL (DTLB_FIB_FULLi),  .DTLB_FIBo_ID (DTLB_FIB_IDo),  .DT ... "
  The following 40-bit expression is connected to 64-bit port "ICache_AQ_ADDR"
  of module "ysyx_210152_PRV564_Kernel", instance "Kernel".
  Expression: ICache_AQ_ADDR
  Instantiated module defined at: "../cpu/ysyx_210152.v", 12584
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 14861
"ysyx_210152_PRV564_Kernel #(HART_ID, ITLB_FIBID, DTLB_FIBID) Kernel( .Kernel_CLKi (GLB_CLKi),  .Kernel_ARSTi (GLB_ARSTi),  .ITLB_FIBo_WREN (ITLB_FIB_WRENo),  .ITLB_FIBo_REQ (ITLB_FIB_REQo),  .ITLB_FIBi_ACK (ITLB_FIB_ACKi),  .ITLB_FIBi_FULL (ITLB_FIB_FULLi),  .ITLB_FIBo_ID (ITLB_FIB_IDo),  .ITLB_FIBo_CMD (ITLB_FIB_CMDo),  .ITLB_FIBo_BURST (ITLB_FIB_BURSTo),  .ITLB_FIBo_SIZE (ITLB_FIB_SIZEo),  .ITLB_FIBo_ADDR (ITLB_FIB_ADDRo),  .ITLB_FIBo_DATA (ITLB_FIB_DATAo),  .ITLB_FIBi_ID (ITLB_FIB_IDi),  .ITLB_FIBi_RPL (ITLB_FIB_RPLi),  .ITLB_FIBi_V (ITLB_FIB_Vi),  .ITLB_FIBi_DATA (ITLB_FIB_DATAi),  .DTLB_FIBo_WREN (DTLB_FIB_WRENo),  .DTLB_FIBo_REQ (DTLB_FIB_REQo),  .DTLB_FIBi_ACK (DTLB_FIB_ACKi),  .DTLB_FIBi_FULL (DTLB_FIB_FULLi),  .DTLB_FIBo_ID (DTLB_FIB_IDo),  .DT ... "
  The following 40-bit expression is connected to 64-bit port "DCache_AQ_ADDR"
  of module "ysyx_210152_PRV564_Kernel", instance "Kernel".
  Expression: DCache_AQ_ADDR
  Instantiated module defined at: "../cpu/ysyx_210152.v", 12584
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 16771
"ysyx_210152_PRV564_top #(8'b0, , , , , , ) PRV564_top( .GLB_CLKi (clock),  .GLB_ARSTi (Core_SRST),  .ITLB_FIB_WRENo (ITLB_FIB_WRENo),  .DTLB_FIB_WRENo (DTLB_FIB_WRENo),  .ITLB_FIB_REQo (ITLB_FIB_REQo),  .DTLB_FIB_REQo (DTLB_FIB_REQo),  .ITLB_FIB_ACKi (ITLB_FIB_ACKi),  .DTLB_FIB_ACKi (DTLB_FIB_ACKi),  .ITLB_FIB_FULLi (FIB_AQ_FULL),  .DTLB_FIB_FULLi (FIB_AQ_FULL),  .ITLB_FIB_IDo (ITLB_FIB_IDo),  .DTLB_FIB_IDo (DTLB_FIB_IDo),  .ITLB_FIB_CMDo (ITLB_FIB_CMDo),  .DTLB_FIB_CMDo (DTLB_FIB_CMDo),  .ITLB_FIB_BURSTo (ITLB_FIB_BURSTo),  .DTLB_FIB_BURSTo (DTLB_FIB_BURSTo),  .ITLB_FIB_SIZEo (ITLB_FIB_SIZEo),  .DTLB_FIB_SIZEo (DTLB_FIB_SIZEo),  .ITLB_FIB_ADDRo (ITLB_FIB_ADDRo),  .DTLB_FIB_ADDRo (DTLB_FIB_ADDRo),  .ITLB_FIB_DATAo (ITLB_FIB_DATAo),  .DTLB_FIB_DATAo (DTL ... "
  The following 40-bit expression is connected to 64-bit port "ITLB_FIB_ADDRo"
  of module "ysyx_210152_PRV564_top", instance "PRV564_top".
  Expression: ITLB_FIB_ADDRo
  Instantiated module defined at: "../cpu/ysyx_210152.v", 14787
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 16771
"ysyx_210152_PRV564_top #(8'b0, , , , , , ) PRV564_top( .GLB_CLKi (clock),  .GLB_ARSTi (Core_SRST),  .ITLB_FIB_WRENo (ITLB_FIB_WRENo),  .DTLB_FIB_WRENo (DTLB_FIB_WRENo),  .ITLB_FIB_REQo (ITLB_FIB_REQo),  .DTLB_FIB_REQo (DTLB_FIB_REQo),  .ITLB_FIB_ACKi (ITLB_FIB_ACKi),  .DTLB_FIB_ACKi (DTLB_FIB_ACKi),  .ITLB_FIB_FULLi (FIB_AQ_FULL),  .DTLB_FIB_FULLi (FIB_AQ_FULL),  .ITLB_FIB_IDo (ITLB_FIB_IDo),  .DTLB_FIB_IDo (DTLB_FIB_IDo),  .ITLB_FIB_CMDo (ITLB_FIB_CMDo),  .DTLB_FIB_CMDo (DTLB_FIB_CMDo),  .ITLB_FIB_BURSTo (ITLB_FIB_BURSTo),  .DTLB_FIB_BURSTo (DTLB_FIB_BURSTo),  .ITLB_FIB_SIZEo (ITLB_FIB_SIZEo),  .DTLB_FIB_SIZEo (DTLB_FIB_SIZEo),  .ITLB_FIB_ADDRo (ITLB_FIB_ADDRo),  .DTLB_FIB_ADDRo (DTLB_FIB_ADDRo),  .ITLB_FIB_DATAo (ITLB_FIB_DATAo),  .DTLB_FIB_DATAo (DTL ... "
  The following 40-bit expression is connected to 64-bit port "DTLB_FIB_ADDRo"
  of module "ysyx_210152_PRV564_top", instance "PRV564_top".
  Expression: DTLB_FIB_ADDRo
  Instantiated module defined at: "../cpu/ysyx_210152.v", 14787
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 16965
"ysyx_210152_FIB2AXI #(4, , , , , , , , , , , , , , , , , , , , , , , , ) FIB2AXI( .CLKi (clock),  .RSTi (Core_SRST),  .FIBo_ACK (FIB2AXI_AQ_ACK),  .FIBi_V (FIB2AXI_AQ_V),  .FIBi_ID (FIB2AXI_AQ_ID),  .FIBi_CMD (FIB2AXI_AQ_CMD),  .FIBi_BURST (FIB2AXI_AQ_BURST),  .FIBi_SIZE (FIB2AXI_AQ_SIZE),  .FIBi_ADDR (FIB2AXI_AQ_ADDR),  .FIBi_DATA (FIB2AXI_AQ_DATA),  .FIBo_ID (FIB_RQ_AXIID),  .FIBo_RPL (FIB_RQ_RPL),  .FIBo_WREN (FIB_RQ_V),  .FIBi_FULL (1'b0),  .FIBo_DATA (FIB_RQ_DATA),  .FIBo_SFRi_ADDR (SFRi_ADDR),  .FIBo_SFRi_DATA (SFRi_DATA),  .FIBo_SFRi_CS (SFRi_CS),  .FIBo_SFRi_WR (SFRi_WR),  .FIBi_SFRo_DATA (SFRo_DATA),  .FIBo_AXI_awid (io_master_awid),  .FIBo_AXI_awaddr (io_master_awaddr),  .FIBo_AXI_awlen (io_master_awlen),  .FIBo_AXI_awsize (io_master_awsize),  ... "
  The following 40-bit expression is connected to 64-bit port "FIBi_ADDR" of 
  module "ysyx_210152_FIB2AXI", instance "FIB2AXI".
  Expression: FIB2AXI_AQ_ADDR
  Instantiated module defined at: "../cpu/ysyx_210152.v", 15455
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 16965
"ysyx_210152_FIB2AXI #(4, , , , , , , , , , , , , , , , , , , , , , , , ) FIB2AXI( .CLKi (clock),  .RSTi (Core_SRST),  .FIBo_ACK (FIB2AXI_AQ_ACK),  .FIBi_V (FIB2AXI_AQ_V),  .FIBi_ID (FIB2AXI_AQ_ID),  .FIBi_CMD (FIB2AXI_AQ_CMD),  .FIBi_BURST (FIB2AXI_AQ_BURST),  .FIBi_SIZE (FIB2AXI_AQ_SIZE),  .FIBi_ADDR (FIB2AXI_AQ_ADDR),  .FIBi_DATA (FIB2AXI_AQ_DATA),  .FIBo_ID (FIB_RQ_AXIID),  .FIBo_RPL (FIB_RQ_RPL),  .FIBo_WREN (FIB_RQ_V),  .FIBi_FULL (1'b0),  .FIBo_DATA (FIB_RQ_DATA),  .FIBo_SFRi_ADDR (SFRi_ADDR),  .FIBo_SFRi_DATA (SFRi_DATA),  .FIBo_SFRi_CS (SFRi_CS),  .FIBo_SFRi_WR (SFRi_WR),  .FIBi_SFRo_DATA (SFRo_DATA),  .FIBo_AXI_awid (io_master_awid),  .FIBo_AXI_awaddr (io_master_awaddr),  .FIBo_AXI_awlen (io_master_awlen),  .FIBo_AXI_awsize (io_master_awsize),  ... "
  The following 4-bit expression is connected to 8-bit port "FIBo_ID" of 
  module "ysyx_210152_FIB2AXI", instance "FIB2AXI".
  Expression: FIB_RQ_AXIID
  Instantiated module defined at: "../cpu/ysyx_210152.v", 15455
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 16965
"ysyx_210152_FIB2AXI #(4, , , , , , , , , , , , , , , , , , , , , , , , ) FIB2AXI( .CLKi (clock),  .RSTi (Core_SRST),  .FIBo_ACK (FIB2AXI_AQ_ACK),  .FIBi_V (FIB2AXI_AQ_V),  .FIBi_ID (FIB2AXI_AQ_ID),  .FIBi_CMD (FIB2AXI_AQ_CMD),  .FIBi_BURST (FIB2AXI_AQ_BURST),  .FIBi_SIZE (FIB2AXI_AQ_SIZE),  .FIBi_ADDR (FIB2AXI_AQ_ADDR),  .FIBi_DATA (FIB2AXI_AQ_DATA),  .FIBo_ID (FIB_RQ_AXIID),  .FIBo_RPL (FIB_RQ_RPL),  .FIBo_WREN (FIB_RQ_V),  .FIBi_FULL (1'b0),  .FIBo_DATA (FIB_RQ_DATA),  .FIBo_SFRi_ADDR (SFRi_ADDR),  .FIBo_SFRi_DATA (SFRi_DATA),  .FIBo_SFRi_CS (SFRi_CS),  .FIBo_SFRi_WR (SFRi_WR),  .FIBi_SFRo_DATA (SFRo_DATA),  .FIBo_AXI_awid (io_master_awid),  .FIBo_AXI_awaddr (io_master_awaddr),  .FIBo_AXI_awlen (io_master_awlen),  .FIBo_AXI_awsize (io_master_awsize),  ... "
  The following 40-bit expression is connected to 64-bit port 
  "FIBo_AXI_awaddr" of module "ysyx_210152_FIB2AXI", instance "FIB2AXI".
  Expression: io_master_awaddr
  Instantiated module defined at: "../cpu/ysyx_210152.v", 15455
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 16965
"ysyx_210152_FIB2AXI #(4, , , , , , , , , , , , , , , , , , , , , , , , ) FIB2AXI( .CLKi (clock),  .RSTi (Core_SRST),  .FIBo_ACK (FIB2AXI_AQ_ACK),  .FIBi_V (FIB2AXI_AQ_V),  .FIBi_ID (FIB2AXI_AQ_ID),  .FIBi_CMD (FIB2AXI_AQ_CMD),  .FIBi_BURST (FIB2AXI_AQ_BURST),  .FIBi_SIZE (FIB2AXI_AQ_SIZE),  .FIBi_ADDR (FIB2AXI_AQ_ADDR),  .FIBi_DATA (FIB2AXI_AQ_DATA),  .FIBo_ID (FIB_RQ_AXIID),  .FIBo_RPL (FIB_RQ_RPL),  .FIBo_WREN (FIB_RQ_V),  .FIBi_FULL (1'b0),  .FIBo_DATA (FIB_RQ_DATA),  .FIBo_SFRi_ADDR (SFRi_ADDR),  .FIBo_SFRi_DATA (SFRi_DATA),  .FIBo_SFRi_CS (SFRi_CS),  .FIBo_SFRi_WR (SFRi_WR),  .FIBi_SFRo_DATA (SFRo_DATA),  .FIBo_AXI_awid (io_master_awid),  .FIBo_AXI_awaddr (io_master_awaddr),  .FIBo_AXI_awlen (io_master_awlen),  .FIBo_AXI_awsize (io_master_awsize),  ... "
  The following 40-bit expression is connected to 64-bit port 
  "FIBo_AXI_araddr" of module "ysyx_210152_FIB2AXI", instance "FIB2AXI".
  Expression: io_master_araddr
  Instantiated module defined at: "../cpu/ysyx_210152.v", 15455
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 17140
"ysyx_210152_Vostok564_top Core_N1( .clock (clock),  .reset (reset),  .io_master_awid (io_master_awid),  .io_master_awaddr (io_master_awaddr),  .io_master_awlen (io_master_awlen),  .io_master_awsize (io_master_awsize),  .io_master_awburst (io_master_awburst),  .io_master_awvalid (io_master_awvalid),  .io_master_awready (io_master_awready),  .io_master_wdata (io_master_wdata),  .io_master_wstrb (io_master_wstrb),  .io_master_wlast (io_master_wlast),  .io_master_wvalid (io_master_wvalid),  .io_master_wready (io_master_wready),  .io_master_bid (io_master_bid),  .io_master_bresp (io_master_bresp),  .io_master_bvalid (io_master_bvalid),  .io_master_bready (io_master_bready),  .io_master_arid (io_master_arid),  .io_master_araddr (io_master_araddr),  .io_master ... "
  The following 32-bit expression is connected to 40-bit port 
  "io_master_awaddr" of module "ysyx_210152_Vostok564_top", instance 
  "Core_N1".
  Expression: io_master_awaddr
  Instantiated module defined at: "../cpu/ysyx_210152.v", 16657
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
../cpu/ysyx_210152.v, 17140
"ysyx_210152_Vostok564_top Core_N1( .clock (clock),  .reset (reset),  .io_master_awid (io_master_awid),  .io_master_awaddr (io_master_awaddr),  .io_master_awlen (io_master_awlen),  .io_master_awsize (io_master_awsize),  .io_master_awburst (io_master_awburst),  .io_master_awvalid (io_master_awvalid),  .io_master_awready (io_master_awready),  .io_master_wdata (io_master_wdata),  .io_master_wstrb (io_master_wstrb),  .io_master_wlast (io_master_wlast),  .io_master_wvalid (io_master_wvalid),  .io_master_wready (io_master_wready),  .io_master_bid (io_master_bid),  .io_master_bresp (io_master_bresp),  .io_master_bvalid (io_master_bvalid),  .io_master_bready (io_master_bready),  .io_master_arid (io_master_arid),  .io_master_araddr (io_master_araddr),  .io_master ... "
  The following 32-bit expression is connected to 40-bit port 
  "io_master_araddr" of module "ysyx_210152_Vostok564_top", instance 
  "Core_N1".
  Expression: io_master_araddr
  Instantiated module defined at: "../cpu/ysyx_210152.v", 16657
  Use +lint=PCWM for more details.


Lint-[TFIPC-L] Too few instance port connections
../cpu/ysyx_210152.v, 13405
ysyx_210152_PRV564_Kernel, "ysyx_210152_CSR_top #(.HARTID(HARTID)) CSR_top( .CLKi (Kernel_CLKi),  .ARSTi (Kernel_ARSTi),  .mtime (Kernel_MTIMEi),  .Interrupt_MEI (Kernel_MEIi),  .Interrupt_MSI (Kernel_MSIi),  .Interrupt_MTI (Kernel_MTIi),  .Interrupt_SEI (Kernel_SEIi),  .Global_Flush (Global_Flush),  .Global_newPC (Global_newPC),  .csr_rden (CSR_en),  .csr_rdindex (CSR_index),  .csr_rddata (CSR_data),  .csr_tsr (CSR_tsr),  .csr_tvm (CSR_tvm),  .csr_sum (CSR_sum),  .csr_mpriv (CSR_mpriv),  .csr_mxr (CSR_mxr),  .csr_priv (CSR_priv),  .csr_mpp (CSR_mpp),  .csr_mige (CSR_mige),  .csr_sige (CSR_sige),  .csr_mideleg (CSR_mideleg),  .csr_medeleg (CSR_medeleg),  .csr_mip (CSR_mip),  .csr_mie (CSR_mie),  .csr_satpppn (CSR_satpppn),  .csr_satpmode (CSR_satpmode),  .csr_InhibitIcache (CSR_In ... "
  The above instance has fewer port connections than the module definition,
  There are 47 port(s) in module "ysyx_210152_CSR_top" definition, but only 44
  port connect(s) in the instance.
  input port 'NMI_PwrLost' is not connected,
  input port 'NMI_EccErr' is not connected,
  input port 'NMI_generic' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../cpu/ysyx_210152.v, 13933
ysyx_210152_L1I, "ysyx_210152_tagman_wa #(.WAY_DEPTH(INDEX_DEPTH), .WAY_NUM(WAY_NUM), .TAG_WID(TAG_WIDTH), .READ_ONLY(1'b1), .WBACK_ENABLE(1'b0)) TAG_MANAGER_L1I( .clk (GLB_CLKi),  .rst (GLB_RSTi),  .entry_read (CacheAccess),  .entry_wthru (1'b0),  .entry_wback (1'b0),  .address_tag (tag_addr),  .address_index (index_addr),  .valid_clear (TagFlush),  .dfence_en (1'b0),  .line_refillok (bus_finished),  .writeback_ok (1'b0),  .line_miss (line_miss),  .way_replace_addr (WayReplace_Addr),  .way_access_addr (WayAccess_addr));"
  The above instance has fewer port connections than the module definition,
  There are 17 port(s) in module "ysyx_210152_tagman_wa_0000" definition, but 
  only 16 port connect(s) in the instance.
  output port 'dirty_comp' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../cpu/ysyx_210152.v, 16965
ysyx_210152_Vostok564_top, "ysyx_210152_FIB2AXI #(.AXI_ID_WIDTH(4)) FIB2AXI( .CLKi (clock),  .RSTi (Core_SRST),  .FIBo_ACK (FIB2AXI_AQ_ACK),  .FIBi_V (FIB2AXI_AQ_V),  .FIBi_ID (FIB2AXI_AQ_ID),  .FIBi_CMD (FIB2AXI_AQ_CMD),  .FIBi_BURST (FIB2AXI_AQ_BURST),  .FIBi_SIZE (FIB2AXI_AQ_SIZE),  .FIBi_ADDR (FIB2AXI_AQ_ADDR),  .FIBi_DATA (FIB2AXI_AQ_DATA),  .FIBo_ID (FIB_RQ_AXIID),  .FIBo_RPL (FIB_RQ_RPL),  .FIBo_WREN (FIB_RQ_V),  .FIBi_FULL (1'b0),  .FIBo_DATA (FIB_RQ_DATA),  .FIBo_SFRi_ADDR (SFRi_ADDR),  .FIBo_SFRi_DATA (SFRi_DATA),  .FIBo_SFRi_CS (SFRi_CS),  .FIBo_SFRi_WR (SFRi_WR),  .FIBi_SFRo_DATA (SFRo_DATA),  .FIBo_AXI_awid (io_master_awid),  .FIBo_AXI_awaddr (io_master_awaddr),  .FIBo_AXI_awlen (io_master_awlen),  .FIBo_AXI_awsize (io_master_awsize),  .FIBo_AXI_awburst (io_master_awb ... "
  The above instance has fewer port connections than the module definition,
  There are 59 port(s) in module "ysyx_210152_FIB2AXI" definition, but only 49
  port connect(s) in the instance.
  output port 'FIBo_AXI_awlock' is not connected,
  output port 'FIBo_AXI_awcache' is not connected,
  output port 'FIBo_AXI_awprot' is not connected,
  output port 'FIBo_AXI_awqos' is not connected,
  output port 'FIBo_AXI_awregion' is not connected,
  output port 'FIBo_AXI_arlock' is not connected,
  output port 'FIBo_AXI_arcache' is not connected,
  output port 'FIBo_AXI_arprot' is not connected,
  output port 'FIBo_AXI_arqos' is not connected,
  output port 'FIBo_AXI_arregion' is not connected.


Lint-[TFIPC-L] Too few instance port connections
../cpu/ysyx_210152.v, 17140
ysyx_210152, "ysyx_210152_Vostok564_top Core_N1( .clock (clock),  .reset (reset),  .io_master_awid (io_master_awid),  .io_master_awaddr (io_master_awaddr),  .io_master_awlen (io_master_awlen),  .io_master_awsize (io_master_awsize),  .io_master_awburst (io_master_awburst),  .io_master_awvalid (io_master_awvalid),  .io_master_awready (io_master_awready),  .io_master_wdata (io_master_wdata),  .io_master_wstrb (io_master_wstrb),  .io_master_wlast (io_master_wlast),  .io_master_wvalid (io_master_wvalid),  .io_master_wready (io_master_wready),  .io_master_bid (io_master_bid),  .io_master_bresp (io_master_bresp),  .io_master_bvalid (io_master_bvalid),  .io_master_bready (io_master_bready),  .io_master_arid (io_master_arid),  .io_master_araddr (io_master_araddr),  .io_master ... "
  The above instance has fewer port connections than the module definition,
  There are 32 port(s) in module "ysyx_210152_Vostok564_top" definition, but 
  only 31 port connect(s) in the instance.
  input port 'io_interrupt' is not connected.



#####################
#vcs system test
#####################
!!!!Hello test fail!!!!
!!!!Mem test fail!!!!
!!!!rtthread test fail!!!!


程序未跑通，可能是由于某些寄存器控制信号未初始化，请自行检查修正后再次提交测试
