<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 471</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:18px;font-family:Times;color:#0860a8;}
	.ft07{font-size:12px;font-family:Times;color:#0860a8;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page471-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce471.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 3B&#160;14-5</p>
<p style="position:absolute;top:47px;left:619px;white-space:nowrap" class="ft01">POWER AND THERMAL MANAGEMENT</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft08">When the&#160;user has&#160;indicated a&#160;policy preference of&#160;power savings over performance, OS power&#160;management&#160;<br/>may want&#160;to disable&#160;IDA while&#160;that&#160;policy is&#160;in effect.</p>
<p style="position:absolute;top:167px;left:69px;white-space:nowrap" class="ft04">14.3.3&#160;</p>
<p style="position:absolute;top:167px;left:150px;white-space:nowrap" class="ft04">Intel Turbo Boost Technology</p>
<p style="position:absolute;top:198px;left:69px;white-space:nowrap" class="ft03">Intel&#160;Turbo Boost Technology&#160;is supported&#160;in Intel&#160;Core&#160;i7&#160;processors and&#160;Intel&#160;Xeon processors based&#160;on Intel</p>
<p style="position:absolute;top:195px;left:813px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:198px;left:823px;white-space:nowrap" class="ft03">&#160;</p>
<p style="position:absolute;top:214px;left:69px;white-space:nowrap" class="ft08">microarchitecture&#160;code name Nehalem.&#160;It&#160;uses the same&#160;principle of&#160;leveraging&#160;thermal headroom to&#160;dynamically&#160;<br/>increase&#160;processor&#160;performance for single-threaded and&#160;multi-threaded/multi-tasking environment. The program-<br/>ming&#160;interface&#160;described&#160;<a href="o_fe12b1e2a880e0ce-469.html">in Section 14.3.2&#160;</a>also applies&#160;to Intel Turbo Boost Technology.</p>
<p style="position:absolute;top:298px;left:69px;white-space:nowrap" class="ft04">14.3.4&#160;</p>
<p style="position:absolute;top:298px;left:150px;white-space:nowrap" class="ft04">Performance and Energy Bias Hint&#160;support</p>
<p style="position:absolute;top:328px;left:69px;white-space:nowrap" class="ft08">Intel 64&#160;processors may support additional software&#160;hint&#160;to guide the hardware&#160;heuristic of&#160;power management&#160;<br/>features to&#160;favor increasing&#160;dynamic performance&#160;or conserve&#160;energy&#160;consumption.&#160;<br/>Software&#160;can detect the&#160;processor's capability&#160;to support&#160;the performance-energy bias preference&#160;hint&#160;by exam-<br/>ining bit 3&#160;of ECX in CPUID leaf 6.&#160;The&#160;processor supports&#160;this capability if CPUID.06H:ECX.SETBH[bit 3] is&#160;set and&#160;<br/>it also&#160;implies&#160;the presence&#160;of a new&#160;architectural&#160;MSR called IA32_ENERGY_PERF_BIAS&#160;(1B0H).<br/>Software can program the&#160;lowest&#160;four&#160;bits of IA32_ENERGY_PERF_BIAS&#160;MSR with&#160;a value from 0&#160;- 15.&#160;The&#160;values&#160;<br/>represent&#160;a sliding&#160;scale, where&#160;a value&#160;of 0 (the&#160;default reset&#160;value) corresponds to a&#160;hint&#160;preference for&#160;highest&#160;<br/>performance&#160;and a&#160;value&#160;of&#160;15&#160;corresponds&#160;to the&#160;maximum&#160;energy&#160;savings. A&#160;value of&#160;7&#160;roughly translates into&#160;a&#160;<br/>hint&#160;to&#160;balance&#160;performance with&#160;energy consumption.</p>
<p style="position:absolute;top:724px;left:69px;white-space:nowrap" class="ft08">The&#160;layout of IA32_ENERGY_PERF_BIAS is&#160;shown&#160;in&#160;<a href="o_fe12b1e2a880e0ce-471.html">Figure&#160;14-3.</a>&#160;The&#160;scope&#160;of IA32_ENERGY_PERF_BIAS&#160;is&#160;per&#160;<br/>logical&#160;processor,&#160;which&#160;means that each of the&#160;logical&#160;processors&#160;in&#160;the package&#160;can be&#160;programmed&#160;with a&#160;<br/>different&#160;value.&#160;This may be especially important&#160;in virtualization&#160;scenarios,&#160;where the&#160;performance /&#160;energy&#160;<br/>requirements&#160;of one&#160;logical processor may differ from the&#160;other.&#160;Conflicting “hints” from various logical&#160;processors&#160;<br/>at higher&#160;hierarchy&#160;level will be&#160;resolved in favor&#160;of&#160;performance over energy savings.&#160;<br/>Software&#160;can use&#160;whatever criteria it&#160;sees&#160;fit to program the MSR with an&#160;appropriate value. However,&#160;the value&#160;<br/>only&#160;serves as&#160;a hint to&#160;the hardware and&#160;the actual&#160;impact&#160;on performance&#160;and energy&#160;savings is&#160;model&#160;specific.</p>
<p style="position:absolute;top:886px;left:69px;white-space:nowrap" class="ft06">14.4&#160;</p>
<p style="position:absolute;top:886px;left:148px;white-space:nowrap" class="ft06">HARDWARE-CONTROLLED PERFORMANCE STATES (HWP)</p>
<p style="position:absolute;top:922px;left:69px;white-space:nowrap" class="ft08">Intel processors may contain support for Hardware-Controlled Performance States&#160;(HWP),&#160;which autonomously&#160;<br/>selects&#160;performance states&#160;while utilizing OS supplied&#160;performance guidance&#160;hints. The Enhanced Intel Speed-<br/>Step</p>
<p style="position:absolute;top:952px;left:100px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:955px;left:111px;white-space:nowrap" class="ft03">&#160;Technology&#160;provides&#160;a means&#160;for&#160;the&#160;OS to control&#160;and monitor discrete&#160;frequency-based operating points&#160;</p>
<p style="position:absolute;top:971px;left:69px;white-space:nowrap" class="ft08">via the&#160;IA32_PERF_CTL&#160;and&#160;IA32_PERF_STATUS&#160;MSRs.&#160;<br/>In contrast, HWP&#160;is an&#160;implementation of the&#160;ACPI-defined Collaborative&#160;Processor&#160;Performance Control (CPPC),&#160;<br/>which specifies that&#160;the platform&#160;enumerate a&#160;continuous,&#160;abstract unit-less,&#160;performance value scale that&#160;is not&#160;<br/>tied&#160;to a specific performance state / frequency by definition. While the&#160;enumerated scale is&#160;roughly&#160;linear in terms&#160;<br/>of&#160;a delivered integer workload&#160;performance result, the OS&#160;is required to&#160;characterize the&#160;performance value range&#160;<br/>to comprehend&#160;the&#160;delivered&#160;performance&#160;for&#160;an applied&#160;workload.&#160;</p>
<p style="position:absolute;top:669px;left:289px;white-space:nowrap" class="ft07">Figure&#160;14-3. &#160;IA32_ENERGY_PERF_BIAS&#160;Register</p>
<p style="position:absolute;top:546px;left:241px;white-space:nowrap" class="ft05">63</p>
<p style="position:absolute;top:544px;left:640px;white-space:nowrap" class="ft05">0</p>
<p style="position:absolute;top:568px;left:279px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:619px;left:242px;white-space:nowrap" class="ft00">Energy Policy Preference Hint</p>
<p style="position:absolute;top:544px;left:597px;white-space:nowrap" class="ft05">4&#160;3</p>
</div>
</body>
</html>
