#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000986460 .scope module, "andGate" "andGate" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "out";
o00000000009d66f8 .functor BUFZ 1, C4<z>; HiZ drive
o00000000009d6728 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000000986b00 .functor AND 1, o00000000009d66f8, o00000000009d6728, C4<1>, C4<1>;
v0000000000986d20_0 .net "D", 0 0, o00000000009d66f8;  0 drivers
v0000000000986f40_0 .net "E", 0 0, o00000000009d6728;  0 drivers
v00000000009865f0_0 .net "out", 0 0, L_0000000000986b00;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "andGate.v";
