{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628874473819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628874473820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 13 14:07:53 2021 " "Processing started: Fri Aug 13 14:07:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628874473820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628874473820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica3 -c pratica3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica3 -c pratica3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628874473820 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628874474075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdb.v 1 1 " "Found 1 design units, including 1 entities, in source file cdb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CDB " "Found entity 1: CDB" {  } { { "CDB.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628874474113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628874474113 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FPregisters.v " "Can't analyze file -- file FPregisters.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628874474116 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IQ.v " "Can't analyze file -- file IQ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628874474119 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSadders.v " "Can't analyze file -- file RSadders.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628874474122 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSload.v " "Can't analyze file -- file RSload.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628874474125 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RSstore.v " "Can't analyze file -- file RSstore.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628874474128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UnidadeFuncional.v(19) " "Verilog HDL information at UnidadeFuncional.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "UnidadeFuncional.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/UnidadeFuncional.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1628874474130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadefuncional.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadefuncional.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnidadeFuncional " "Found entity 1: UnidadeFuncional" {  } { { "UnidadeFuncional.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/UnidadeFuncional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628874474130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628874474130 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1628874474132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628874474132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628874474132 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "regn.v " "Can't analyze file -- file regn.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1628874474135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica3.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica3 " "Found entity 1: pratica3" {  } { { "pratica3.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/pratica3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628874474137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628874474137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instOutEnable CDB.v(22) " "Verilog HDL Implicit Net warning at CDB.v(22): created implicit net for \"instOutEnable\"" {  } { { "CDB.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628874474137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica3 " "Elaborating entity \"pratica3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628874474156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CDB CDB:cdb " "Elaborating entity \"CDB\" for hierarchy \"CDB:cdb\"" {  } { { "pratica3.v" "cdb" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/pratica3.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628874474164 ""}
{ "Warning" "WSGN_SEARCH_FILE" "filainstrucao.v 1 1 " "Using design file filainstrucao.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FilaInstrucao " "Found entity 1: FilaInstrucao" {  } { { "filainstrucao.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/filainstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628874474174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1628874474174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilaInstrucao CDB:cdb\|FilaInstrucao:fila " "Elaborating entity \"FilaInstrucao\" for hierarchy \"CDB:cdb\|FilaInstrucao:fila\"" {  } { { "CDB.v" "fila" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628874474175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 filainstrucao.v(31) " "Verilog HDL assignment warning at filainstrucao.v(31): truncated value with size 32 to match size of target (16)" {  } { { "filainstrucao.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/filainstrucao.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628874474176 "|pratica3|CDB:cdb|FilaInstrucao:fila"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instrucao.data_a 0 filainstrucao.v(4) " "Net \"Instrucao.data_a\" at filainstrucao.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "filainstrucao.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/filainstrucao.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628874474176 "|pratica3|CDB:cdb|FilaInstrucao:fila"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instrucao.waddr_a 0 filainstrucao.v(4) " "Net \"Instrucao.waddr_a\" at filainstrucao.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "filainstrucao.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/filainstrucao.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628874474176 "|pratica3|CDB:cdb|FilaInstrucao:fila"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Instrucao.we_a 0 filainstrucao.v(4) " "Net \"Instrucao.we_a\" at filainstrucao.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "filainstrucao.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/filainstrucao.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628874474176 "|pratica3|CDB:cdb|FilaInstrucao:fila"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux CDB:cdb\|mux:CDBmux " "Elaborating entity \"mux\" for hierarchy \"CDB:cdb\|mux:CDBmux\"" {  } { { "CDB.v" "CDBmux" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628874474177 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux.v(9) " "Verilog HDL Case Statement warning at mux.v(9): incomplete case statement has no default case item" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegOut mux.v(9) " "Verilog HDL Always Construct warning at mux.v(9): inferring latch(es) for variable \"RegOut\", which holds its previous value in one or more paths through the always construct" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[0\] mux.v(9) " "Inferred latch for \"RegOut\[0\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[1\] mux.v(9) " "Inferred latch for \"RegOut\[1\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[2\] mux.v(9) " "Inferred latch for \"RegOut\[2\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[3\] mux.v(9) " "Inferred latch for \"RegOut\[3\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[4\] mux.v(9) " "Inferred latch for \"RegOut\[4\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[5\] mux.v(9) " "Inferred latch for \"RegOut\[5\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[6\] mux.v(9) " "Inferred latch for \"RegOut\[6\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[7\] mux.v(9) " "Inferred latch for \"RegOut\[7\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[8\] mux.v(9) " "Inferred latch for \"RegOut\[8\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[9\] mux.v(9) " "Inferred latch for \"RegOut\[9\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474178 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[10\] mux.v(9) " "Inferred latch for \"RegOut\[10\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474179 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[11\] mux.v(9) " "Inferred latch for \"RegOut\[11\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474179 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[12\] mux.v(9) " "Inferred latch for \"RegOut\[12\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474179 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[13\] mux.v(9) " "Inferred latch for \"RegOut\[13\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474179 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[14\] mux.v(9) " "Inferred latch for \"RegOut\[14\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474179 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegOut\[15\] mux.v(9) " "Inferred latch for \"RegOut\[15\]\" at mux.v(9)" {  } { { "mux.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/mux.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1628874474179 "|pratica3|CDB:cdb|mux:CDBmux"}
{ "Warning" "WSGN_SEARCH_FILE" "estacaoreserva.v 1 1 " "Using design file estacaoreserva.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 estacaoReserva " "Found entity 1: estacaoReserva" {  } { { "estacaoreserva.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/estacaoreserva.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628874474187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1628874474187 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "estacaoreserva.v(95) " "Verilog HDL or VHDL warning at estacaoreserva.v(95): conditional expression evaluates to a constant" {  } { { "estacaoreserva.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/estacaoreserva.v" 95 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1628874474188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estacaoReserva CDB:cdb\|estacaoReserva:controleFuncional " "Elaborating entity \"estacaoReserva\" for hierarchy \"CDB:cdb\|estacaoReserva:controleFuncional\"" {  } { { "CDB.v" "controleFuncional" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628874474189 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PARACHIQK estacaoreserva.v(21) " "Verilog HDL or VHDL warning at estacaoreserva.v(21): object \"PARACHIQK\" assigned a value but never read" {  } { { "estacaoreserva.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/estacaoreserva.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1628874474189 "|pratica3|CDB:cdb|estacaoReserva:controleFuncional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 estacaoreserva.v(87) " "Verilog HDL assignment warning at estacaoreserva.v(87): truncated value with size 32 to match size of target (3)" {  } { { "estacaoreserva.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/estacaoreserva.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628874474191 "|pratica3|CDB:cdb|estacaoReserva:controleFuncional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 estacaoreserva.v(102) " "Verilog HDL assignment warning at estacaoreserva.v(102): truncated value with size 32 to match size of target (3)" {  } { { "estacaoreserva.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/estacaoreserva.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628874474195 "|pratica3|CDB:cdb|estacaoReserva:controleFuncional"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 estacaoreserva.v(103) " "Verilog HDL assignment warning at estacaoreserva.v(103): truncated value with size 32 to match size of target (3)" {  } { { "estacaoreserva.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/estacaoreserva.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1628874474195 "|pratica3|CDB:cdb|estacaoReserva:controleFuncional"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "OP\[0\] 0 estacaoreserva.v(11) " "Net \"OP\[0\]\" at estacaoreserva.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "estacaoreserva.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/estacaoreserva.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1628874474202 "|pratica3|CDB:cdb|estacaoReserva:controleFuncional"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeFuncional CDB:cdb\|estacaoReserva:controleFuncional\|UnidadeFuncional:UnFuncional " "Elaborating entity \"UnidadeFuncional\" for hierarchy \"CDB:cdb\|estacaoReserva:controleFuncional\|UnidadeFuncional:UnFuncional\"" {  } { { "estacaoreserva.v" "UnFuncional" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/estacaoreserva.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628874474263 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bancoregistradores.v 1 1 " "Using design file bancoregistradores.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "bancoregistradores.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/bancoregistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628874474273 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1628874474273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores CDB:cdb\|BancoRegistradores:bancoRegistradores " "Elaborating entity \"BancoRegistradores\" for hierarchy \"CDB:cdb\|BancoRegistradores:bancoRegistradores\"" {  } { { "CDB.v" "bancoRegistradores" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/CDB.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628874474274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/output_files/pratica3.map.smsg " "Generated suppressed messages file C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/output_files/pratica3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1628874474514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1628874474655 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628874474655 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "pratica3.v" "" { Text "C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica III/Tomasulo/pratica3.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628874474670 "|pratica3|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1628874474670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1628874474670 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1628874474670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1628874474670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628874474685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 13 14:07:54 2021 " "Processing ended: Fri Aug 13 14:07:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628874474685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628874474685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628874474685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628874474685 ""}
