#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri May 13 12:34:38 2022
# Process ID: 8164
# Current directory: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11416 E:\Code\4K-Upsampling-System-on-Zynq\src\ip_repo\upsampling\upsampling.xpr
# Log file: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/vivado.log
# Journal file: E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/AXIS_to_pixel_buffer.v] -no_script -reset -force -quiet
remove_files  E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/AXIS_to_pixel_buffer.v
add_files {E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/rgb2ycbcr.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/Upsampling_Bayes_tb.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/conv.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/S_AXIS_2_pixel_low.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/lineBuffer.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/rgb2ycbcr2rgb_tb.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/pixel_high_2_M_AXIS.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/ycbcr2rgb.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/Upsampling_Bayes_S00_AXIS.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/imageControl.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/Super_Res.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/Upsampling_Bayes.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/Upsampling_Bayes_M00_AXIS.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.sim/Upsampling_Bayes_tb_behav.wcfg
source Upsampling_Bayes_tb.tcl
run 1 us
run 1 us
relaunch_sim
run 1 us
run 1 us
relaunch_sim
run 1 us
relaunch_sim
relaunch_sim
run 1 us
run 1 us
run 1 us
run 1 us
relaunch_sim
relaunch_sim
run 1 us
relaunch_sim
run 1 us
relaunch_sim
run 1 us
relaunch_sim
run all
save_wave_config {E:/Code/4K-Upsampling-System-on-Zynq/src/ip_repo/upsampling/upsampling.sim/Upsampling_Bayes_tb_behav.wcfg}
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/conv.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/imageControl.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/lineBuffer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/rgb2ycbcr.v] -no_script -reset -force -quiet
remove_files  {E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/conv.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/imageControl.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/lineBuffer.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/rgb2ycbcr.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/rgb2ycbcr2rgb_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/ycbcr2rgb.v] -no_script -reset -force -quiet
remove_files  {E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/rgb2ycbcr2rgb_tb.v E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/rtl/ycbcr2rgb.v}
export_ip_user_files -of_objects  [get_files E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/Upsampling_Bayes_tb.v] -no_script -reset -force -quiet
remove_files  E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/Upsampling_Bayes_tb.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
