INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/multiplier_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/multiplier_coprocessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_coprocessor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/mux_2to1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2to1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sources_1/new/write_back_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jawad/Desktop/Labs/CSA/Single-Cycle RV32I with Multi-Cycle Multiplier/Single-Cycle RV32I with Multi-Cycle Multiplier.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
