{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696947510915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696947510915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 17:18:30 2023 " "Processing started: Tue Oct 10 17:18:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696947510915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947510915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Singlecycle -c Singlecycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Singlecycle -c Singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947510915 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg2.qip " "Tcl Script File reg2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg2.qip " "set_global_assignment -name QIP_FILE reg2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1696947511032 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1696947511032 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696947511199 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696947511200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extention.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extention.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIGN_EXTENTION " "Found entity 1: SIGN_EXTENTION" {  } { { "SIGN_EXTENTION.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/SIGN_EXTENTION.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_lift_by_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_lift_by_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT_LIFT_BY_1BIT " "Found entity 1: SHIFT_LIFT_BY_1BIT" {  } { { "SHIFT_LIFT_BY_1BIT.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/SHIFT_LIFT_BY_1BIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filereg.v 1 1 " "Found 1 design units, including 1 entities, in source file filereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 FileReg " "Found entity 1: FileReg" {  } { { "FileReg.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/FileReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(9) " "Verilog HDL information at ControlUnit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluunit.v 1 1 " "Found 1 design units, including 1 entities, in source file aluunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUunit " "Found entity 1: ALUunit" {  } { { "ALUunit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ALUunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ALUcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procrom.v 1 1 " "Found 1 design units, including 1 entities, in source file procrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 procrom " "Found entity 1: procrom" {  } { { "procrom.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/procrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/REGFILE.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romproc.v 1 1 " "Found 1 design units, including 1 entities, in source file romproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 romproc " "Found entity 1: romproc" {  } { { "romproc.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/romproc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32 " "Found entity 1: mux2to1_32" {  } { { "mux2to1_32.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/mux2to1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_5 " "Found entity 1: mux2to1_5" {  } { { "mux2to1_5.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/mux2to1_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr.v 1 1 " "Found 1 design units, including 1 entities, in source file addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr " "Found entity 1: addr" {  } { { "addr.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/addr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.v 1 1 " "Found 1 design units, including 1 entities, in source file regpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 regpc " "Found entity 1: regpc" {  } { { "regpc.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/regpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfile.v 1 1 " "Found 1 design units, including 1 entities, in source file memfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 memfile " "Found entity 1: memfile" {  } { { "memfile.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/memfile.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide divide.v " "Entity \"divide\" obtained from \"divide.v\" instead of from Quartus Prime megafunction library" {  } { { "divide.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/divide.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide.v 1 1 " "Found 1 design units, including 1 entities, in source file divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "divide.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/divide.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/ASUS/Documents/SINGLECYCLE/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrpc.v 1 1 " "Found 1 design units, including 1 entities, in source file addrpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrpc " "Found entity 1: addrpc" {  } { { "addrpc.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/addrpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file extend_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend_pc " "Found entity 1: extend_pc" {  } { { "extend_pc.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/extend_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcovert.v 1 1 " "Found 1 design units, including 1 entities, in source file memcovert.v" { { "Info" "ISGN_ENTITY_NAME" "1 memcovert " "Found entity 1: memcovert" {  } { { "memcovert.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/memcovert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 4 4 " "Found 4 design units, including 4 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_EX " "Found entity 2: ID_EX" {  } { { "IF_ID.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/IF_ID.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""} { "Info" "ISGN_ENTITY_NAME" "3 EX_MEM " "Found entity 3: EX_MEM" {  } { { "IF_ID.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/IF_ID.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEM_WB " "Found entity 4: MEM_WB" {  } { { "IF_ID.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/IF_ID.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pipline.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_pipline.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Pipline " "Found entity 1: CPU_Pipline" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696947518191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite CPU_Pipline.v(12) " "Verilog HDL Implicit Net warning at CPU_Pipline.v(12): created implicit net for \"RegWrite\"" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writereg CPU_Pipline.v(12) " "Verilog HDL Implicit Net warning at CPU_Pipline.v(12): created implicit net for \"writereg\"" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ReadData1 CPU_Pipline.v(15) " "Verilog HDL Implicit Net warning at CPU_Pipline.v(15): created implicit net for \"ReadData1\"" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ReadData2 CPU_Pipline.v(15) " "Verilog HDL Implicit Net warning at CPU_Pipline.v(15): created implicit net for \"ReadData2\"" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegDst CPU_Pipline.v(16) " "Verilog HDL Implicit Net warning at CPU_Pipline.v(16): created implicit net for \"RegDst\"" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluop CPU_Pipline.v(17) " "Verilog HDL Implicit Net warning at CPU_Pipline.v(17): created implicit net for \"aluop\"" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AluSrc CPU_Pipline.v(18) " "Verilog HDL Implicit Net warning at CPU_Pipline.v(18): created implicit net for \"AluSrc\"" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MEMwrite CPU_Pipline.v(25) " "Verilog HDL Implicit Net warning at CPU_Pipline.v(25): created implicit net for \"MEMwrite\"" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_Pipline.v(15) " "Verilog HDL Instantiation warning at CPU_Pipline.v(15): instance has no name" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_Pipline.v(18) " "Verilog HDL Instantiation warning at CPU_Pipline.v(18): instance has no name" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CPU_Pipline.v(23) " "Verilog HDL Instantiation warning at CPU_Pipline.v(23): instance has no name" {  } { { "CPU_Pipline.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/CPU_Pipline.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1696947518191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(9) " "Verilog HDL Case Statement warning at ControlUnit.v(9): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Regdst ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"Regdst\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Alusrc ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"Alusrc\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Regwrite ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"Regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AluoP ControlUnit.v(9) " "Verilog HDL Always Construct warning at ControlUnit.v(9): inferring latch(es) for variable \"AluoP\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluoP\[0\] ControlUnit.v(9) " "Inferred latch for \"AluoP\[0\]\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AluoP\[1\] ControlUnit.v(9) " "Inferred latch for \"AluoP\[1\]\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ControlUnit.v(9) " "Inferred latch for \"Branch\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ControlUnit.v(9) " "Inferred latch for \"MemWrite\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead ControlUnit.v(9) " "Inferred latch for \"MemRead\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regwrite ControlUnit.v(9) " "Inferred latch for \"Regwrite\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ControlUnit.v(9) " "Inferred latch for \"MemtoReg\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alusrc ControlUnit.v(9) " "Inferred latch for \"Alusrc\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regdst ControlUnit.v(9) " "Inferred latch for \"Regdst\" at ControlUnit.v(9)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518223 "|ControlUnit"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AluoP\[1\]\$latch Regdst\$latch " "Duplicate LATCH primitive \"AluoP\[1\]\$latch\" merged with LATCH primitive \"Regdst\$latch\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696947518496 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "MemRead\$latch MemtoReg\$latch " "Duplicate LATCH primitive \"MemRead\$latch\" merged with LATCH primitive \"MemtoReg\$latch\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696947518496 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AluoP\[0\]\$latch Branch\$latch " "Duplicate LATCH primitive \"AluoP\[0\]\$latch\" merged with LATCH primitive \"Branch\$latch\"" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1696947518496 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1696947518496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Regdst\$latch " "Latch Regdst\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696947518496 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696947518496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alusrc\$latch " "Latch Alusrc\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696947518496 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696947518496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemtoReg\$latch " "Latch MemtoReg\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696947518496 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696947518496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Regwrite\$latch " "Latch Regwrite\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696947518496 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696947518496 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MemWrite\$latch " "Latch MemWrite\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696947518497 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696947518497 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Branch\$latch " "Latch Branch\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal opcode\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1696947518497 ""}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS/Documents/SINGLECYCLE/ControlUnit.v" 9 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1696947518497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696947518555 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS/Documents/SINGLECYCLE/output_files/Singlecycle.map.smsg " "Generated suppressed messages file C:/Users/ASUS/Documents/SINGLECYCLE/output_files/Singlecycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696947518743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696947518743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696947518763 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696947518763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696947518763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696947518763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696947518771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 17:18:38 2023 " "Processing ended: Tue Oct 10 17:18:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696947518771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696947518771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696947518771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696947518771 ""}
