
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'tony' on host 'tony' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Mon Nov 18 23:59:08 KST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset yolo_upsamp_prj 
INFO: [HLS 200-10] Opening and resetting project '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj'.
INFO: [HLS 200-1510] Running: set_top yolo_upsamp_top 
INFO: [HLS 200-1510] Running: add_files src/yolo_fp.h 
INFO: [HLS 200-10] Adding design file 'src/yolo_fp.h' to the project
INFO: [HLS 200-1510] Running: add_files src/yolo_stream.h 
INFO: [HLS 200-10] Adding design file 'src/yolo_stream.h' to the project
INFO: [HLS 200-1510] Running: add_files src/yolo_upsamp.cpp -cflags -I/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include 
INFO: [HLS 200-10] Adding design file 'src/yolo_upsamp.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src/yolo_upsamp.h 
INFO: [HLS 200-10] Adding design file 'src/yolo_upsamp.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb/layer_input.dat 
INFO: [HLS 200-10] Adding test bench file 'tb/layer_input.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb/layer_output_sdk.dat 
INFO: [HLS 200-10] Adding test bench file 'tb/layer_output_sdk.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb/yolo_upsamp_tb.cpp -cflags -I/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include 
INFO: [HLS 200-10] Adding test bench file 'tb/yolo_upsamp_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 34461
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../tb/yolo_upsamp_tb.cpp in debug mode
   Compiling ../../../../src/yolo_upsamp.cpp in debug mode
   Generating csim.exe
5407
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5408
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.46 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.65 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 198.406 MB.
INFO: [HLS 200-10] Analyzing design file 'src/yolo_upsamp.cpp' ... 
WARNING: [HLS 207-5529] 'factor' in '#pragma HLS array_reshape' is ignored (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5292] unused parameter 'src' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.15 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.44 seconds; current allocated memory: 203.809 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_bottom_row(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:1042:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:9:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::getval(int, int)' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:47:68)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::getval(int, int)' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:46:68)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::getval(int, int)' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:45:68)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::getval(int, int)' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:44:68)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:33:38)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:32:38)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:31:38)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::insert_top(ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, int)' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:30:38)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:12:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:11:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::LineBuffer<1, 13, ap_fixed<16, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, (_ramtype)6, 1>::LineBuffer()' into 'yolo_upsamp_top(hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&, hls::stream<ap_axi_fp<64, 2, 5, 6>, 0>&)' (src/yolo_upsamp.cpp:10:17)
INFO: [HLS 214-377] Adding 'line_buff_group_1' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_2' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_3' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-377] Adding 'line_buff_group_0' into disaggregation list because there's array-partition pragma applied on the struct field (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:755:9)
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_3' (src/yolo_upsamp.cpp:12:17)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_2' (src/yolo_upsamp.cpp:11:17)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_1' (src/yolo_upsamp.cpp:10:17)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'line_buff_group_0' (src/yolo_upsamp.cpp:9:17)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_0': Complete partitioning on dimension 2. (src/yolo_upsamp.cpp:9:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_1': Complete partitioning on dimension 2. (src/yolo_upsamp.cpp:10:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_2': Complete partitioning on dimension 2. (src/yolo_upsamp.cpp:11:17)
INFO: [HLS 214-248] Applying array_partition to 'line_buff_group_3': Complete partitioning on dimension 2. (src/yolo_upsamp.cpp:12:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.68 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.84 seconds; current allocated memory: 204.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 204.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 212.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 222.426 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'yolo_upsamp_top' (src/yolo_upsamp.cpp:3)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.941 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_4' (src/yolo_upsamp.cpp:14:23) in function 'yolo_upsamp_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_19_3' (src/yolo_upsamp.cpp:14:23) in function 'yolo_upsamp_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_17_2' (src/yolo_upsamp.cpp:14:23) in function 'yolo_upsamp_top'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_1' (src/yolo_upsamp.cpp:14:23) in function 'yolo_upsamp_top'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buff_group_0.val.V' (/tools/Xilinx/Vitis_HLS/2022.2/include/vision/L1/include/common/xf_video_mem.hpp:908:24)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_0.val.V' (src/yolo_upsamp.cpp:9).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_1.val.V' (src/yolo_upsamp.cpp:10).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_2.val.V' (src/yolo_upsamp.cpp:11).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'line_buff_group_3.val.V' (src/yolo_upsamp.cpp:12).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 255.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'yolo_upsamp_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yolo_upsamp_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln908) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 255.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'line_buff_group_0_val_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'line_buff_group_1_val_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'line_buff_group_2_val_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'line_buff_group_3_val_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 255.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yolo_upsamp_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/inStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'yolo_upsamp_top/outStream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'yolo_upsamp_top' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'yolo_upsamp_top' pipeline 'VITIS_LOOP_15_1_VITIS_LOOP_19_3_VITIS_LOOP_21_4_VITIS_LOOP_23_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL_BUS.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_4ns_4ns_7_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yolo_upsamp_top'.
INFO: [RTMG 210-278] Implementing memory 'yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.438 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 258.973 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 262.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for yolo_upsamp_top.
INFO: [VLOG 209-307] Generating Verilog RTL for yolo_upsamp_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.12 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.67 seconds; current allocated memory: 65.156 MB.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling yolo_upsamp.cpp_pre.cpp.tb.cpp
   Compiling apatb_yolo_upsamp_top.cpp
   Compiling yolo_upsamp_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_yolo_upsamp_top_util.cpp
   Compiling apatb_yolo_upsamp_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
5407
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5408
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_yolo_upsamp_top_top glbl -Oenable_linking_all_libraries -prj yolo_upsamp_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s yolo_upsamp_top 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_yolo_upsamp_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_axi_slave_CTRL_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_regslice_both
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_mac_muladd_4ns_4ns_4ns_7_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top_CTRL_BUS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module yolo_upsamp_top_CTRL_BUS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:19]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.yolo_upsamp_top_line_buff_group_...
Compiling module xil_defaultlib.yolo_upsamp_top_CTRL_BUS_s_axi
Compiling module xil_defaultlib.yolo_upsamp_top_mac_muladd_4ns_4...
Compiling module xil_defaultlib.yolo_upsamp_top_mac_muladd_4ns_4...
Compiling module xil_defaultlib.yolo_upsamp_top_flow_control_loo...
Compiling module xil_defaultlib.yolo_upsamp_top_regslice_both(Da...
Compiling module xil_defaultlib.yolo_upsamp_top
Compiling module xil_defaultlib.fifo(DEPTH=1352,WIDTH=112)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.fifo(DEPTH=5408,WIDTH=112)
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.AESL_axi_slave_CTRL_BUS
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_yolo_upsamp_top_top
Compiling module work.glbl
Built simulation snapshot yolo_upsamp_top

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/yolo_upsamp_top/xsim_script.tcl
# xsim {yolo_upsamp_top} -autoloadwcfg -tclbatch {yolo_upsamp_top.tcl}
Time resolution is 1 ps
source yolo_upsamp_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "54425000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 54485 ns : File "/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/hls/yolo_upsamp/yolo_upsamp_prj/solution1/sim/verilog/yolo_upsamp_top.autotb.v" Line 350
## quit
INFO: [Common 17-206] Exiting xsim at Mon Nov 18 23:59:38 2024...
INFO: [COSIM 212-316] Starting C post checking ...
5407
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 5408
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 11.13 seconds. CPU system time: 0.89 seconds. Elapsed time: 12.41 seconds; current allocated memory: 11.406 MB.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 23:59:44 2024...
INFO: [HLS 200-802] Generated output file yolo_upsamp_prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5.97 seconds. CPU system time: 0.27 seconds. Elapsed time: 15.6 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 24.27 seconds. Total CPU system time: 1.89 seconds. Total elapsed time: 45.93 seconds; peak allocated memory: 274.969 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 18 23:59:54 2024...
