Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:        0 LCs used as LUT4 only
Info:        4 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:        0 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clock$SB_IO_IN (fanout 4)
Info: Constraining chains...
Info:        0 LCs used to legalise carry chains.
Info: Checksum: 0x8f05ca84

Info: Device utilisation:
Info: 	         ICESTORM_LC:       6/   1280     0%
Info: 	        ICESTORM_RAM:       0/     16     0%
Info: 	               SB_IO:       4/    112     3%
Info: 	               SB_GB:       1/      8    12%
Info: 	        ICESTORM_PLL:       0/      1     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 5 cells, random placement wirelen = 130.
Info:     at initial placer iter 0, wirelen = 18
Info:     at initial placer iter 1, wirelen = 18
Info:     at initial placer iter 2, wirelen = 18
Info:     at initial placer iter 3, wirelen = 18
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SB_GB: wirelen solved = 18, spread = 18, legal = 22; time = 0.00s
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 22, spread = 22, legal = 22; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 18, spread = 18, legal = 22; time = 0.00s
Info: HeAP Placer Time: 0.00s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 6, wirelen = 22
Info:   at iteration #5: temp = 0.000000, timing cost = 6, wirelen = 15
Info:   at iteration #8: temp = 0.000000, timing cost = 6, wirelen = 15 
Info: SA placement time 0.00s

Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 646.41 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge clock$SB_IO_IN_$glb_clk: 1.61 ns
Info: Max delay posedge clock$SB_IO_IN_$glb_clk -> <async>                        : 2.29 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 81786,  81791) |**** 
Info: [ 81791,  81796) | 
Info: [ 81796,  81801) | 
Info: [ 81801,  81806) | 
Info: [ 81806,  81811) |**** 
Info: [ 81811,  81816) | 
Info: [ 81816,  81821) | 
Info: [ 81821,  81826) | 
Info: [ 81826,  81831) | 
Info: [ 81831,  81836) | 
Info: [ 81836,  81841) | 
Info: [ 81841,  81846) | 
Info: [ 81846,  81851) | 
Info: [ 81851,  81856) | 
Info: [ 81856,  81861) | 
Info: [ 81861,  81866) | 
Info: [ 81866,  81871) |**** 
Info: [ 81871,  81876) | 
Info: [ 81876,  81881) | 
Info: [ 81881,  81886) | 
Info: Checksum: 0x55198cb2

Info: Routing..
Info: Setting up routing queue.
Info: Routing 19 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         19 |        0         19 |    0    19 |         0|       0.00       0.00|
Info: Routing complete.
Info: Router1 time 0.00s
checking net clock$SB_IO_IN_$glb_clk
  driver: X0/Y1/glb_netwk_1
    -> X11/Y12/lutff_global:clk
      => sink 3
  no dangling wires.
checking net $PACKER_GND_NET
  net without sinks
checking net $PACKER_VCC_NET
  net without sinks
checking net u$SB_IO_OUT
  driver: X11/Y12/lutff_4:out
    -> X3/Y12/sp12_h_r_0
      -> X0/Y12/span12_horz_19
        -> X0/Y12/local_g0_3
          -> X0/Y12/io_1:D_OUT_0
            => sink 0
  no dangling wires.
checking net u
  undriven and unrouted
checking net clock
  undriven and unrouted
checking net linea
  undriven and unrouted
checking net \46.Y_SB_DFFR_D_Q[3]
  driver: X11/Y12/lutff_1:out
    -> X11/Y12/local_g0_1
      -> X11/Y12/lutff_3:in_0
        -> X11/Y12/lutff_3:in_3_lut
          => sink 2
      -> X11/Y12/lutff_1:in_0
        -> X11/Y12/lutff_1:in_3_lut
          => sink 1
    -> X11/Y12/local_g1_1
      -> X11/Y12/lutff_4:in_2
        -> X11/Y12/lutff_4:in_3_lut
          => sink 3
      -> X11/Y12/lutff_6:in_0
        -> X11/Y12/lutff_6:in_3_lut
          => sink 0
  no dangling wires.
checking net \46.Y_SB_DFFR_D_Q[2]
  driver: X11/Y12/lutff_3:out
    -> X11/Y12/local_g0_3
      -> X11/Y12/lutff_1:in_2
        -> X11/Y12/lutff_1:in_2_lut
          => sink 1
      -> X11/Y12/lutff_6:in_1
        -> X11/Y12/lutff_6:in_2_lut
          => sink 0
      -> X11/Y12/lutff_3:in_2
        -> X11/Y12/lutff_3:in_2_lut
          => sink 2
      -> X11/Y12/lutff_4:in_1
        -> X11/Y12/lutff_4:in_2_lut
          => sink 3
  no dangling wires.
checking net linea$SB_IO_IN
  driver: X13/Y12/io_0:D_IN_0
    -> X10/Y12/sp4_h_r_8
      -> X11/Y12/local_g1_5
        -> X11/Y12/lutff_1:in_3
          -> X11/Y12/lutff_1:in_0_lut
            => sink 1
        -> X11/Y12/lutff_3:in_3
          -> X11/Y12/lutff_3:in_0_lut
            => sink 2
      -> X11/Y12/local_g0_5
        -> X11/Y12/lutff_6:in_3
          -> X11/Y12/lutff_6:in_0_lut
            => sink 0
  no dangling wires.
checking net reset$SB_IO_IN
  driver: X13/Y12/io_1:D_IN_0
    -> X12/Y12/sp4_h_r_4
      -> X8/Y12/sp4_h_r_0
        -> X11/Y12/local_g3_5
          -> X11/Y12/lutff_global:s_r
            => sink 3
  no dangling wires.
checking net \46.Y_SB_DFFR_D_Q[1]
  driver: X11/Y12/lutff_6:out
    -> X11/Y12/local_g2_6
      -> X11/Y12/lutff_6:in_2
        -> X11/Y12/lutff_6:in_1_lut
          => sink 0
      -> X11/Y12/lutff_3:in_1
        -> X11/Y12/lutff_3:in_1_lut
          => sink 2
    -> X11/Y12/local_g0_6
      -> X11/Y12/lutff_1:in_1
        -> X11/Y12/lutff_1:in_1_lut
          => sink 1
    -> X11/Y12/local_g1_6
      -> X11/Y12/lutff_4:in_3
        -> X11/Y12/lutff_4:in_1_lut
          => sink 3
  no dangling wires.
checking net reset
  undriven and unrouted
checking net clock$SB_IO_IN
  driver: X7/Y17/io_1:D_IN_0
    -> X7/Y17/span4_vert_20
      -> X7/Y17/local_g1_4
        -> X7/Y17/fabout
          => sink 0
  no dangling wires.
Info: Checksum: 0x64fc4897
Clock 'clock$SB_IO_IN_$glb_clk' can be driven by:
 clock$sb_io.D_IN_0 delay 0.617ns

Info: Critical path report for clock 'clock$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source \46.Y_SB_LUT4_O_LC.O
Info:    routing  0.59  1.13 Net \46.Y_SB_DFFR_D_Q[1] (11,12) -> (11,12)
Info:                          Sink \46.Y_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.42  1.55 Source \46.Y_SB_LUT4_O_LC.I1
Info: 0.96 ns logic, 0.59 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clock$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source reset$sb_io.D_IN_0
Info:    routing  1.42  1.42 Net reset$SB_IO_IN (13,12) -> (11,12)
Info:                          Sink \46.Y_SB_LUT4_O_LC.SR
Info:      setup  0.10  1.52 Source \46.Y_SB_LUT4_O_LC.SR
Info: 0.10 ns logic, 1.42 ns routing

Info: Critical path report for cross-domain path 'posedge clock$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source u_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:    routing  1.67  2.21 Net u$SB_IO_OUT (11,12) -> (0,12)
Info:                          Sink u$sb_io.D_OUT_0
Info: 0.54 ns logic, 1.67 ns routing

Info: Max frequency for clock 'clock$SB_IO_IN_$glb_clk': 646.41 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                         -> posedge clock$SB_IO_IN_$glb_clk: 1.52 ns
Info: Max delay posedge clock$SB_IO_IN_$glb_clk -> <async>                        : 2.21 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 81786,  81791) |**** 
Info: [ 81791,  81796) | 
Info: [ 81796,  81801) | 
Info: [ 81801,  81806) | 
Info: [ 81806,  81811) |**** 
Info: [ 81811,  81816) | 
Info: [ 81816,  81821) | 
Info: [ 81821,  81826) | 
Info: [ 81826,  81831) | 
Info: [ 81831,  81836) | 
Info: [ 81836,  81841) | 
Info: [ 81841,  81846) | 
Info: [ 81846,  81851) | 
Info: [ 81851,  81856) | 
Info: [ 81856,  81861) | 
Info: [ 81861,  81866) | 
Info: [ 81866,  81871) |**** 
Info: [ 81871,  81876) | 
Info: [ 81876,  81881) | 
Info: [ 81881,  81886) | 
1 warning, 0 errors

Info: Program finished normally.
