;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT <270, #1
	CMP @-127, 100
	SPL <121, 103
	SUB @-127, 104
	SUB 12, @10
	JMN 1, @-1
	JMP -0, @103
	SUB #270, <1
	SLT -7, <-20
	DAT #-207, #-120
	SLT #270, <1
	DJN -207, @-120
	DJN -207, @-120
	MOV 121, 1
	DJN -207, @-120
	ADD #270, <1
	ADD #270, <1
	SUB 2, @20
	CMP 2, 20
	SUB 1, <-1
	MOV 1, <-1
	CMP -207, <-120
	JMP <-157, #100
	JMP <-127, 100
	CMP @-127, 104
	SLT 20, @12
	SUB @-127, 104
	SUB @-127, 104
	ADD #270, <1
	SPL <121, 103
	JMP <-127, 100
	JMP <-127, 100
	JMP <-127, 100
	CMP 12, @10
	MOV 1, <-1
	JMZ -7, @-20
	JMP -7, -120
	CMP @121, 103
	SPL 0, <332
	SUB -0, <103
	ADD #270, <1
	SPL 0, <332
	ADD #270, @21
	SUB @121, 103
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT <270, #1
	CMP @-127, 100
