# VLSI Projects Portfolio â€“ Archita Roy

ğŸ“˜ A curated collection of my Digital Logic, CMOS, and Verilog projects built for GATE 2026 prep and core electronics internships.

## ğŸ“ Folder Structure

- `Digital_Logic/` â†’ Logisim designs: Adder, Counter, FSM
- `CMOS_Layouts/` â†’ CMOS inverter, NAND gate layouts, stick diagrams
- `Verilog_Projects/` â†’ Shift register, ALU, UART, etc.

## ğŸ”— Tools Used

- Logisim
- Microwind / Electric VLSI / Cadence
- Verilog (Vivado, GTKWave)
- GitHub

## ğŸŒ± Status
Work in progress (2025â€“2026). Updating weekly as I complete each phase.
