$date
	Fri May 13 11:34:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_shift_reg $end
$var wire 5 ! out [4:0] $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ en $end
$var reg 1 % rstn $end
$scope module sr0 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ en $end
$var wire 1 % rstn $end
$var reg 5 & out [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
0$
0#
0"
bx !
$end
#10
b0 !
b0 &
1"
#20
1$
1%
0"
#30
1#
1"
#40
0"
#50
0#
b10000 !
b10000 &
1"
#60
0"
#70
b1000 !
b1000 &
1#
1"
#80
0"
#90
0#
b10100 !
b10100 &
1"
#100
0"
#110
b1010 !
b1010 &
1#
1"
#120
0"
#130
0#
b10101 !
b10101 &
1"
#140
0"
#150
b1010 !
b1010 &
1#
1"
#160
0"
#170
b10101 !
b10101 &
1"
#180
0"
#190
b11010 !
b11010 &
1"
#200
0"
#210
b11101 !
b11101 &
1"
#220
0"
#230
b11110 !
b11110 &
1"
#240
0"
#250
b11111 !
b11111 &
1"
#260
0"
#270
1"
#280
0"
#290
1"
