Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 29 15:52:32 2024
| Host         : Amn-Naqvi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file keyboard_1_timing_summary_routed.rpt -pb keyboard_1_timing_summary_routed.pb -rpx keyboard_1_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.293        0.000                      0                   58        0.181        0.000                      0                   58        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.293        0.000                      0                   58        0.181        0.000                      0                   58        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.963ns (28.081%)  route 2.466ns (71.919%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.474     8.042    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.166 r  ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.342     8.507    ps2_receiver/b_next
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    ps2_receiver/CLK
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[4]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y57         FDCE (Setup_fdce_C_CE)      -0.205    14.801    ps2_receiver/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.963ns (28.081%)  route 2.466ns (71.919%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.474     8.042    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.166 r  ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.342     8.507    ps2_receiver/b_next
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    ps2_receiver/CLK
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[5]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y57         FDCE (Setup_fdce_C_CE)      -0.205    14.801    ps2_receiver/b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.963ns (28.081%)  route 2.466ns (71.919%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.474     8.042    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.166 r  ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.342     8.507    ps2_receiver/b_next
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    ps2_receiver/CLK
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[6]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y57         FDCE (Setup_fdce_C_CE)      -0.205    14.801    ps2_receiver/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 0.963ns (28.081%)  route 2.466ns (71.919%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.474     8.042    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.166 r  ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.342     8.507    ps2_receiver/b_next
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    ps2_receiver/CLK
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[7]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y57         FDCE (Setup_fdce_C_CE)      -0.205    14.801    ps2_receiver/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/n_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.963ns (28.071%)  route 2.468ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.477     8.045    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  ps2_receiver/n_reg[3]_i_1/O
                         net (fo=4, routed)           0.340     8.508    ps2_receiver/n_next
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.441    14.782    ps2_receiver/CLK
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[0]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.814    ps2_receiver/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/n_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.963ns (28.071%)  route 2.468ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.477     8.045    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  ps2_receiver/n_reg[3]_i_1/O
                         net (fo=4, routed)           0.340     8.508    ps2_receiver/n_next
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.441    14.782    ps2_receiver/CLK
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[1]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.814    ps2_receiver/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/n_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.963ns (28.071%)  route 2.468ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.477     8.045    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  ps2_receiver/n_reg[3]_i_1/O
                         net (fo=4, routed)           0.340     8.508    ps2_receiver/n_next
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.441    14.782    ps2_receiver/CLK
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[2]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.814    ps2_receiver/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/n_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.963ns (28.071%)  route 2.468ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.477     8.045    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.169 r  ps2_receiver/n_reg[3]_i_1/O
                         net (fo=4, routed)           0.340     8.508    ps2_receiver/n_next
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.441    14.782    ps2_receiver/CLK
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[3]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X55Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.814    ps2_receiver/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.963ns (29.275%)  route 2.326ns (70.725%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.474     8.042    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.166 r  ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.202     8.367    ps2_receiver/b_next
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    ps2_receiver/CLK
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[10]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.801    ps2_receiver/b_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 ps2_receiver/filter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.963ns (29.275%)  route 2.326ns (70.725%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.557     5.078    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  ps2_receiver/filter_reg_reg[4]/Q
                         net (fo=3, routed)           0.974     6.471    ps2_receiver/filter_next[3]
    SLICE_X55Y60         LUT4 (Prop_lut4_I1_O)        0.296     6.767 f  ps2_receiver/FSM_onehot_state_reg[2]_i_4/O
                         net (fo=2, routed)           0.677     7.444    ps2_receiver/FSM_onehot_state_reg[2]_i_4_n_0
    SLICE_X55Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.568 f  ps2_receiver/f_ps2c_reg_i_2/O
                         net (fo=3, routed)           0.474     8.042    ps2_receiver/f_ps2c_reg_i_2_n_0
    SLICE_X56Y58         LUT4 (Prop_lut4_I3_O)        0.124     8.166 r  ps2_receiver/b_reg[10]_i_1/O
                         net (fo=10, routed)          0.202     8.367    ps2_receiver/b_next
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.442    14.783    ps2_receiver/CLK
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[1]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y58         FDCE (Setup_fdce_C_CE)      -0.205    14.801    ps2_receiver/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_receiver/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.448    ps2_receiver/CLK
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ps2_receiver/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.128     1.718    ps2_receiver/Q[3]
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    ps2_receiver/CLK
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[3]/C
                         clock pessimism             -0.497     1.464    
    SLICE_X57Y58         FDCE (Hold_fdce_C_D)         0.072     1.536    ps2_receiver/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ps2_receiver/b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.448    ps2_receiver/CLK
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ps2_receiver/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.112     1.701    dout[2]
    SLICE_X56Y58         FDCE                                         r  key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    clk_IBUF_BUFG
    SLICE_X56Y58         FDCE                                         r  key_reg[2]/C
                         clock pessimism             -0.500     1.461    
    SLICE_X56Y58         FDCE (Hold_fdce_C_D)         0.052     1.513    key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ps2_receiver/filter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/filter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     1.445    ps2_receiver/CLK
    SLICE_X55Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  ps2_receiver/filter_reg_reg[3]/Q
                         net (fo=4, routed)           0.130     1.716    ps2_receiver/filter_next[2]
    SLICE_X54Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.832     1.960    ps2_receiver/CLK
    SLICE_X54Y60         FDCE                                         r  ps2_receiver/filter_reg_reg[2]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X54Y60         FDCE (Hold_fdce_C_D)         0.063     1.521    ps2_receiver/filter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ps2_receiver/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.759%)  route 0.154ns (52.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.448    ps2_receiver/CLK
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ps2_receiver/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.154     1.743    dout[1]
    SLICE_X56Y57         FDCE                                         r  key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    clk_IBUF_BUFG
    SLICE_X56Y57         FDCE                                         r  key_reg[1]/C
                         clock pessimism             -0.497     1.464    
    SLICE_X56Y57         FDCE (Hold_fdce_C_D)         0.075     1.539    key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_receiver/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/n_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    ps2_receiver/CLK
    SLICE_X54Y58         FDPE                                         r  ps2_receiver/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  ps2_receiver/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=7, routed)           0.106     1.716    ps2_receiver/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  ps2_receiver/n_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.761    ps2_receiver/n_reg[3]_i_2_n_0
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    ps2_receiver/CLK
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[3]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X55Y58         FDCE (Hold_fdce_C_D)         0.092     1.551    ps2_receiver/n_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ps2_receiver/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    ps2_receiver/CLK
    SLICE_X54Y58         FDCE                                         r  ps2_receiver/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.148     1.594 r  ps2_receiver/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=13, routed)          0.087     1.681    ps2_receiver/rx_done_tick
    SLICE_X54Y58         LUT3 (Prop_lut3_I0_O)        0.098     1.779 r  ps2_receiver/FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    ps2_receiver/FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X54Y58         FDPE                                         r  ps2_receiver/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    ps2_receiver/CLK
    SLICE_X54Y58         FDPE                                         r  ps2_receiver/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.515     1.446    
    SLICE_X54Y58         FDPE (Hold_fdpe_C_D)         0.121     1.567    ps2_receiver/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ps2_receiver/b_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.296%)  route 0.126ns (49.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.448    ps2_receiver/CLK
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.128     1.576 r  ps2_receiver/b_reg_reg[8]/Q
                         net (fo=2, routed)           0.126     1.703    ps2_receiver/Q[7]
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    ps2_receiver/CLK
    SLICE_X57Y57         FDCE                                         r  ps2_receiver/b_reg_reg[7]/C
                         clock pessimism             -0.497     1.464    
    SLICE_X57Y57         FDCE (Hold_fdce_C_D)         0.018     1.482    ps2_receiver/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ps2_receiver/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.212ns (60.458%)  route 0.139ns (39.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    ps2_receiver/CLK
    SLICE_X54Y58         FDCE                                         r  ps2_receiver/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ps2_receiver/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.139     1.749    ps2_receiver/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X55Y58         LUT3 (Prop_lut3_I2_O)        0.048     1.797 r  ps2_receiver/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    ps2_receiver/n_reg[1]_i_1_n_0
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    ps2_receiver/CLK
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[1]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X55Y58         FDCE (Hold_fdce_C_D)         0.107     1.566    ps2_receiver/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 ps2_receiver/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.213ns (60.399%)  route 0.140ns (39.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     1.446    ps2_receiver/CLK
    SLICE_X54Y58         FDCE                                         r  ps2_receiver/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  ps2_receiver/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.140     1.750    ps2_receiver/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X55Y58         LUT4 (Prop_lut4_I3_O)        0.049     1.799 r  ps2_receiver/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    ps2_receiver/n_reg[2]_i_1_n_0
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    ps2_receiver/CLK
    SLICE_X55Y58         FDCE                                         r  ps2_receiver/n_reg_reg[2]/C
                         clock pessimism             -0.502     1.459    
    SLICE_X55Y58         FDCE (Hold_fdce_C_D)         0.104     1.563    ps2_receiver/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ps2_receiver/b_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2_receiver/b_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.448    ps2_receiver/CLK
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ps2_receiver/b_reg_reg[10]/Q
                         net (fo=1, routed)           0.170     1.760    ps2_receiver/b_reg_reg_n_0_[10]
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.833     1.961    ps2_receiver/CLK
    SLICE_X57Y58         FDCE                                         r  ps2_receiver/b_reg_reg[9]/C
                         clock pessimism             -0.513     1.448    
    SLICE_X57Y58         FDCE (Hold_fdce_C_D)         0.071     1.519    ps2_receiver/b_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y58   key_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y57   key_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y58   key_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y57   key_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y57   key_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y57   key_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y57   key_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y57   key_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y55   key_release_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   key_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57   key_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   key_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57   key_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57   key_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57   key_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57   key_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y57   key_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y55   key_release_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y55   key_release_reg_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   ps2_receiver/f_ps2c_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y60   ps2_receiver/filter_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y60   ps2_receiver/filter_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y60   ps2_receiver/filter_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   ps2_receiver/filter_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   ps2_receiver/filter_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   ps2_receiver/filter_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y60   ps2_receiver/filter_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y60   ps2_receiver/filter_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y58   key_reg[0]/C



