
*** Running vivado
    with args -log display_blob.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_blob.tcl


****** Vivado v2019.1.2 (64-bit)
  **** SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
  **** IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_blob.tcl -notrace
Command: synth_design -top display_blob -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28447 
ERROR: [Synth 8-5832] source file was generated for simulation and is not permitted as input to synthesis [/afs/athena.mit.edu/user/d/i/dianah13/game_logic/game_logic/game_logic.srcs/sources_1/imports/final_project/final_project.srcs/sources_1/ip/clk_wiz_final/clk_wiz_final_sim_netlist.v:15]
Failed to read verilog '/afs/athena.mit.edu/user/d/i/dianah13/game_logic/game_logic/game_logic.srcs/sources_1/imports/final_project/final_project.srcs/sources_1/ip/clk_wiz_final/clk_wiz_final_sim_netlist.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 18:31:23 2019...
