
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental E:/VivadoWS/mini_prj/mini_prj.srcs/utils_1/imports/synth_1/single_pe.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/VivadoWS/mini_prj/mini_prj.srcs/utils_1/imports/synth_1/single_pe.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7z020clg400-1 -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 55604
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1390.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/top_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'w_bram_1' [E:/VivadoWS/mini_prj/mini_prj.runs/synth_1/.Xil/Vivado-40964-DESKTOP-QHCEGM4/realtime/w_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_1' (0#1) [E:/VivadoWS/mini_prj/mini_prj.runs/synth_1/.Xil/Vivado-40964-DESKTOP-QHCEGM4/realtime/w_bram_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'x_bram_1' [E:/VivadoWS/mini_prj/mini_prj.runs/synth_1/.Xil/Vivado-40964-DESKTOP-QHCEGM4/realtime/x_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_1' (0#1) [E:/VivadoWS/mini_prj/mini_prj.runs/synth_1/.Xil/Vivado-40964-DESKTOP-QHCEGM4/realtime/x_bram_1_stub.v:5]
WARNING: [Synth 8-689] width (10) of port connection 'addra' does not match port width (9) of module 'x_bram_1' [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/top_module.v:45]
INFO: [Synth 8-6157] synthesizing module 'fc1' [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/fc1.v:22]
INFO: [Synth 8-6157] synthesizing module 'single_pe' [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/single_pe.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pe' (0#1) [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/single_pe.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fc1' (0#1) [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/fc1.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/top_module.v:81]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/top_module.v:22]
WARNING: [Synth 8-3848] Net x_reg in module/entity single_pe does not have driver. [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/single_pe.v:33]
WARNING: [Synth 8-6014] Unused sequential element bram_we_reg was removed.  [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/top_module.v:74]
WARNING: [Synth 8-6014] Unused sequential element fc_start_reg was removed.  [E:/VivadoWS/mini_prj/mini_prj.srcs/sources_1/new/top_module.v:75]
WARNING: [Synth 8-7129] Port x_out[7] in module single_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[6] in module single_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[5] in module single_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[4] in module single_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[3] in module single_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[2] in module single_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[1] in module single_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port x_out[0] in module single_pe is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.836 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1390.836 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1390.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/VivadoWS/mini_prj/mini_prj.gen/sources_1/ip/x_bram_1/x_bram_1/x_bram_1_in_context.xdc] for cell 'bram_x'
Finished Parsing XDC File [e:/VivadoWS/mini_prj/mini_prj.gen/sources_1/ip/x_bram_1/x_bram_1/x_bram_1_in_context.xdc] for cell 'bram_x'
Parsing XDC File [e:/VivadoWS/mini_prj/mini_prj.gen/sources_1/ip/w_bram_1/w_bram_1/w_bram_1_in_context.xdc] for cell 'bram_w'
Finished Parsing XDC File [e:/VivadoWS/mini_prj/mini_prj.gen/sources_1/ip/w_bram_1/w_bram_1/w_bram_1_in_context.xdc] for cell 'bram_w'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1463.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1463.062 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bram_x. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_w. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint E:/VivadoWS/mini_prj/mini_prj.srcs/utils_1/imports/synth_1/single_pe.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    LOAD |                            00010 |                              001
                 PREPARE |                            00100 |                              010
                    CALC |                            01000 |                              011
                    DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'top_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  64 Input   24 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 64    
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   5 Input  512 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 64    
	   5 Input   10 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[4]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1463.062 ; gain = 72.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 1549.863 ; gain = 159.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.883 ; gain = 172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.883 ; gain = 172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.883 ; gain = 172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.883 ; gain = 172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.883 ; gain = 172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.883 ; gain = 172.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |w_bram_1      |         1|
|2     |x_bram_1      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |w_bram |     1|
|2     |x_bram |     1|
|3     |BUFG   |     1|
|4     |CARRY4 |  1210|
|5     |LUT1   |     1|
|6     |LUT2   |  1795|
|7     |LUT3   |  1821|
|8     |LUT4   |  1649|
|9     |LUT5   |   612|
|10    |LUT6   |  2299|
|11    |FDCE   |  2409|
|12    |FDPE   |     9|
|13    |IBUF   |     3|
|14    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:53 . Memory (MB): peak = 1562.883 ; gain = 172.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 1562.883 ; gain = 99.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1562.883 ; gain = 172.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1575.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1579.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b8908646
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 14 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:01 . Memory (MB): peak = 1579.730 ; gain = 188.895
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/VivadoWS/mini_prj/mini_prj.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 13:46:17 2024...
