0.7
2020.1
May 27 2020
20:09:33
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v,1605560399,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v,,system_axi_protocol_converter_0_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_proc_sys_reset_0/sim/system_proc_sys_reset_0.vhd,1605560399,vhdl,,,,system_proc_sys_reset_0,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v,1605560426,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v,,system_processing_system7_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd,1605560436,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd,,,system_xadc_0_address_decoder,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd,1605560437,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd,,,system_xadc_0_axi_lite_ipif,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd,1605560437,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd,,,system_xadc_0_slave_attachment,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd,1605560437,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd,,,system_xadc_0_interrupt_control,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_conv_funs_pkg.vhd,1605560435,vhdl,,,,system_xadc_0_conv_funs_pkg,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_family.vhd,1605560436,vhdl,,,,system_xadc_0_family,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_family_support.vhd,1605560436,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd,,,system_xadc_0_family_support,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_ipif_pkg.vhd,1605560435,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd,,,system_xadc_0_ipif_pkg,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_proc_common_pkg.vhd,1605560435,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_ipif_pkg.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd,,,system_xadc_0_proc_common_pkg,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd,1605560436,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd,,,system_xadc_0_pselect_f,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd,1605560436,vhdl,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd,,,system_xadc_0_soft_reset,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v,1605560437,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v,,system_xadc_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_axi_xadc.vhd,1605560437,vhdl,,,,system_xadc_0_axi_xadc,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0_xadc_core_drp.vhd,1605560437,vhdl,,,,system_xadc_0_xadc_core_drp,,,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v,1605560438,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v,,system_xlconstant_0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.ip_user_files/bd/system/sim/system.v,1605560398,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/Averager.v,,system,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v,1605560398,verilog,,,,system_wrapper,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_ps.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv,,red_pitaya_ps,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv,1619840292,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/spi_if.sv,,red_pitaya_top,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top_Z20.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/rle.sv,,red_pitaya_top_Z20,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/acq.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/evn_pkg.sv,,acq,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg_bst.sv,,asg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg_bst.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg_per.sv,,asg_bst,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg_per.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv,,asg_per,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_lite_slave.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_master.v,,axi4_lite_slave,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_cnt.sv,,axi4_slave,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_cnt.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_demux.sv,,axi4_stream_cnt,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_demux.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_dly.sv,,axi4_stream_demux,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_dly.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_stream_if.sv,,axi4_stream_dly,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_mux.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_pas.sv,,axi4_stream_mux,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_pas.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_reg.sv,,axi4_stream_pas,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_reg.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/bin_and.sv,,axi4_stream_reg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/bin_and.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/clb.sv,,bin_and,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_master.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v,,axi_master,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/axi_wr_fifo.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/divide.v,,axi_wr_fifo,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v,,red_pitaya_ams,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v,,red_pitaya_asg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_asg_ch.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy.v,,red_pitaya_asg_ch,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_rx.v,,red_pitaya_daisy,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_rx.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_test.v,,red_pitaya_daisy_rx,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_test.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_tx.v,,red_pitaya_daisy_test,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_daisy_tx.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_hk.v,,red_pitaya_daisy_tx,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_hk.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v,,red_pitaya_hk,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_id.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v,,red_pitaya_id,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v,,red_pitaya_pid,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pid_block.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v,,red_pitaya_pid_block,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_pwm.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top_Z20.sv,,red_pitaya_pwm,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope_Z20.v,,red_pitaya_scope,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_scope_Z20.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v,,red_pitaya_scope_Z20,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/clb.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/clkdiv.sv,,clb,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/clkdiv.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/ctrg.sv,,clkdiv,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/ctrg.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/cts.sv,,ctrg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/cts.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/debounce.sv,,cts,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/debounce.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/gen.sv,,debounce,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/divide.v,1604888968,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/lowPassFilter.v,,div_add_sub_rad2;div_add_sub_rad4;div_add_sub_rad8;divide,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/evn_pkg.sv,1604888968,systemVerilog,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg.sv;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg_bst.sv;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg_per.sv;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/ctrg.sv;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/gen.sv;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/la.sv;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lg.sv;C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/osc.sv,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/asg.sv,,evn_pkg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/gen.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv,,gen,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/id.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/la.sv,,id,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_if.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_slave.sv,,axi4_if,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_lite_if.sv,1604888968,systemVerilog,,,,axi4_lite_if,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_stream_if.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_stream_mux.sv,,axi4_stream_if,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/gpio_if.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/id.sv,,gpio_if,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/spi_if.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/axi4_lite_if.sv,,spi_if,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv,,sys_bus_if,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/la.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/la_trg.sv,,la,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/la_trg.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lg.sv,,la_trg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lg.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lin_add.sv,,lg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lin_add.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lin_mul.sv,,lin_add,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/lin_mul.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/mgmt.sv,,lin_mul,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/mgmt.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/muxctl.sv,,mgmt,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/muxctl.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_acq.sv,,muxctl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_acq.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_asg.sv,,old_acq,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_asg.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_asg_top.sv,,old_asg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_asg_top.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_id.sv,,old_asg_top,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_id.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_la_top.sv,,old_id,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/old_la_top.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/osc.sv,,old_la_top,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/osc.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/osc_trg.sv,,osc,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/osc_trg.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pdm.sv,,osc_trg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pdm.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pid.sv,,pdm,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pid.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pid_block.sv,,pid,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pid_block.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pwm.sv,,pid_block,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/pwm.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv,,pwm,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_dfilt1.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv,,red_pitaya_dfilt1,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/red_pitaya_pll.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_ps.sv,,red_pitaya_pll,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/rle.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/scope_dec_avg.sv,,rle,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/scope_dec_avg.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/scope_filter.sv,,scope_dec_avg,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/scope_filter.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/str2mm.sv,,scope_filter,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/str2mm.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/str_dec.sv,,str2mm,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/str_dec.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv,,str_dec,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_interconnect.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv,,sys_bus_interconnect,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_bus_stub.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_reg_array_o.sv,,sys_bus_stub,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/sys_reg_array_o.sv,1604888968,systemVerilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/prj/v0.94/rtl/red_pitaya_top.sv,,sys_reg_array_o,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/Averager.v,1611780646,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/AveragerHandler.v,,Averager,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/AveragerHandler.v,1616801141,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/FunctionGen.v,,AveragerHandler,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/Calibration.v,1618616599,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/ClockDivider.v,,Calibration,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/ClockDivider.v,1619631222,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/FunctionGen0.v,,ClockDivider,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/FunctionGen.v,1619840260,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/LockInAmplifier.v,,FunctionGen,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/FunctionGen0.v,1619634561,verilog,,,,FunctionGen0,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/LockInAmplifier.v,1618865093,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/OutputClamp.v,,LockInAmplifier,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/OutputClamp.v,1613762928,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/PIDController.v,,OutputClamp,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/PIDController.v,1617661326,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/ProjectTop.v,,PIDController,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/ProjectTop.v,1617757354,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/axi4_lite_slave.v,,ProjectTop,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/lowPassFilter.v,1619804170,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/mux_16.v,,lowPassFilter,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/mux_16.v,1614672214,verilog,,C:/Users/travi/Desktop/FPGA_Research/Code/RedPitaya-master/fpga/prj/v0.94/project/redpitaya.srcs/sources_1/imports/fpga/rtl/classic/red_pitaya_ams.v,,mux_16,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,../../../../redpitaya.srcs/sources_1/bd/system/ipshared/6b56/hdl;../../../../redpitaya.srcs/sources_1/bd/system/ipshared/ec67/hdl;C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include,,,,,
