ISim log file
Running: E:\university\3991\fpga\homeworks\show_ALU_in_7segment\test_show_7segment_isim_par.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/university/3991/fpga/homeworks/show_ALU_in_7segment/test_show_7segment_isim_par.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/show_alu_in_7segment_timesim.sdf, for root module /test_show_7segment/uut/.
Finished circuit initialization process.
# run 10ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
The simulator has terminated in an unexpected manner.  Please review the ISim log (isim.log) for details.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/show_alu_in_7segment_timesim.sdf, for root module /test_show_7segment/uut/.
Finished circuit initialization process.
# run 10ns
# step
# step
# step
# run 10ns
# step
# step
# step
# step
# step
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/show_alu_in_7segment_timesim.sdf, for root module /test_show_7segment/uut/.
Finished circuit initialization process.
# run 10ns
# run 10ns
# run all
# restart
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
INFO: SDF backannotation was successful with SDF file netgen/par/show_alu_in_7segment_timesim.sdf, for root module /test_show_7segment/uut/.
Finished circuit initialization process.
