5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd race2.1.vcd -o race2.1.cdd -v race2.1.v
3 0 $root $root NA 0 0
3 0 main main race2.1.v 1 21
2 1 7 1d0020 1 0 20008 0 0 1 4 1001
2 2 7 180018 0 1 400 0 0 b
2 3 7 180020 1 38 600a 1 2
2 4 7 110015 3 1 c 0 0 clock
2 5 7 9000f 0 2a 20000 0 0 1 2 2
2 6 7 90015 5 27 2100a 4 5 1 2 2
1 clock 0 3 30005 1 1 1102
1 a 0 4 30005 1 1 2
1 b 0 4 30008 1 1 2
4 3 6 6
4 6 3 0
7 0 6 6
