










- [ ] dc block
	- [ ] drift compensation
	- [ ] sync0,sync1
	- [ ] latch signals
- [ ] watchdog
- [ ] error handling
- [ ] LED 
- [ ] ESI not complteted supported
- [ ] bitwise operation?? TI supported with some restrictions
- [ ] LRW function right??


CTT side:
- [ ] debugging ssc code on FPGA
	- [ ] report JIRA 
	- [ ] create test in suvm/Lizard to generate the scenario

