
ExtraFeatures.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c744  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  0800c808  0800c808  0000d808  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ccac  0800ccac  0000e1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ccac  0800ccac  0000dcac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ccb4  0800ccb4  0000e1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ccb4  0800ccb4  0000dcb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ccb8  0800ccb8  0000dcb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800ccbc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  200001d4  0800ce90  0000e1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005f4  0800ce90  0000e5f4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f37  00000000  00000000  0000e1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030a2  00000000  00000000  00023133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  000261d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e7c  00000000  00000000  00027470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015310  00000000  00000000  000282ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001852c  00000000  00000000  0003d5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00079c34  00000000  00000000  00055b28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cf75c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053c4  00000000  00000000  000cf7a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000d4b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c7ec 	.word	0x0800c7ec

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800c7ec 	.word	0x0800c7ec

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 faff 	bl	8001a40 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fa43 	bl	80018d8 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 faf1 	bl	8001a40 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fae7 	bl	8001a40 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fa6d 	bl	8001960 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fa63 	bl	8001960 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 faa5 	bl	8000a00 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 fa2d 	bl	8000920 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 fa97 	bl	8000a00 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fa8d 	bl	8000a00 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fa3b 	bl	8000970 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fa31 	bl	8000970 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	@ (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	@ (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f806 	bl	800055c <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)

0800055c <__udivmoddi4>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	4657      	mov	r7, sl
 8000560:	464e      	mov	r6, r9
 8000562:	4645      	mov	r5, r8
 8000564:	46de      	mov	lr, fp
 8000566:	b5e0      	push	{r5, r6, r7, lr}
 8000568:	0004      	movs	r4, r0
 800056a:	000d      	movs	r5, r1
 800056c:	4692      	mov	sl, r2
 800056e:	4699      	mov	r9, r3
 8000570:	b083      	sub	sp, #12
 8000572:	428b      	cmp	r3, r1
 8000574:	d830      	bhi.n	80005d8 <__udivmoddi4+0x7c>
 8000576:	d02d      	beq.n	80005d4 <__udivmoddi4+0x78>
 8000578:	4649      	mov	r1, r9
 800057a:	4650      	mov	r0, sl
 800057c:	f002 fa8c 	bl	8002a98 <__clzdi2>
 8000580:	0029      	movs	r1, r5
 8000582:	0006      	movs	r6, r0
 8000584:	0020      	movs	r0, r4
 8000586:	f002 fa87 	bl	8002a98 <__clzdi2>
 800058a:	1a33      	subs	r3, r6, r0
 800058c:	4698      	mov	r8, r3
 800058e:	3b20      	subs	r3, #32
 8000590:	d434      	bmi.n	80005fc <__udivmoddi4+0xa0>
 8000592:	469b      	mov	fp, r3
 8000594:	4653      	mov	r3, sl
 8000596:	465a      	mov	r2, fp
 8000598:	4093      	lsls	r3, r2
 800059a:	4642      	mov	r2, r8
 800059c:	001f      	movs	r7, r3
 800059e:	4653      	mov	r3, sl
 80005a0:	4093      	lsls	r3, r2
 80005a2:	001e      	movs	r6, r3
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d83b      	bhi.n	8000620 <__udivmoddi4+0xc4>
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d100      	bne.n	80005ae <__udivmoddi4+0x52>
 80005ac:	e079      	b.n	80006a2 <__udivmoddi4+0x146>
 80005ae:	465b      	mov	r3, fp
 80005b0:	1ba4      	subs	r4, r4, r6
 80005b2:	41bd      	sbcs	r5, r7
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	da00      	bge.n	80005ba <__udivmoddi4+0x5e>
 80005b8:	e076      	b.n	80006a8 <__udivmoddi4+0x14c>
 80005ba:	2200      	movs	r2, #0
 80005bc:	2300      	movs	r3, #0
 80005be:	9200      	str	r2, [sp, #0]
 80005c0:	9301      	str	r3, [sp, #4]
 80005c2:	2301      	movs	r3, #1
 80005c4:	465a      	mov	r2, fp
 80005c6:	4093      	lsls	r3, r2
 80005c8:	9301      	str	r3, [sp, #4]
 80005ca:	2301      	movs	r3, #1
 80005cc:	4642      	mov	r2, r8
 80005ce:	4093      	lsls	r3, r2
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	e029      	b.n	8000628 <__udivmoddi4+0xcc>
 80005d4:	4282      	cmp	r2, r0
 80005d6:	d9cf      	bls.n	8000578 <__udivmoddi4+0x1c>
 80005d8:	2200      	movs	r2, #0
 80005da:	2300      	movs	r3, #0
 80005dc:	9200      	str	r2, [sp, #0]
 80005de:	9301      	str	r3, [sp, #4]
 80005e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <__udivmoddi4+0x8e>
 80005e6:	601c      	str	r4, [r3, #0]
 80005e8:	605d      	str	r5, [r3, #4]
 80005ea:	9800      	ldr	r0, [sp, #0]
 80005ec:	9901      	ldr	r1, [sp, #4]
 80005ee:	b003      	add	sp, #12
 80005f0:	bcf0      	pop	{r4, r5, r6, r7}
 80005f2:	46bb      	mov	fp, r7
 80005f4:	46b2      	mov	sl, r6
 80005f6:	46a9      	mov	r9, r5
 80005f8:	46a0      	mov	r8, r4
 80005fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005fc:	4642      	mov	r2, r8
 80005fe:	469b      	mov	fp, r3
 8000600:	2320      	movs	r3, #32
 8000602:	1a9b      	subs	r3, r3, r2
 8000604:	4652      	mov	r2, sl
 8000606:	40da      	lsrs	r2, r3
 8000608:	4641      	mov	r1, r8
 800060a:	0013      	movs	r3, r2
 800060c:	464a      	mov	r2, r9
 800060e:	408a      	lsls	r2, r1
 8000610:	0017      	movs	r7, r2
 8000612:	4642      	mov	r2, r8
 8000614:	431f      	orrs	r7, r3
 8000616:	4653      	mov	r3, sl
 8000618:	4093      	lsls	r3, r2
 800061a:	001e      	movs	r6, r3
 800061c:	42af      	cmp	r7, r5
 800061e:	d9c3      	bls.n	80005a8 <__udivmoddi4+0x4c>
 8000620:	2200      	movs	r2, #0
 8000622:	2300      	movs	r3, #0
 8000624:	9200      	str	r2, [sp, #0]
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	4643      	mov	r3, r8
 800062a:	2b00      	cmp	r3, #0
 800062c:	d0d8      	beq.n	80005e0 <__udivmoddi4+0x84>
 800062e:	07fb      	lsls	r3, r7, #31
 8000630:	0872      	lsrs	r2, r6, #1
 8000632:	431a      	orrs	r2, r3
 8000634:	4646      	mov	r6, r8
 8000636:	087b      	lsrs	r3, r7, #1
 8000638:	e00e      	b.n	8000658 <__udivmoddi4+0xfc>
 800063a:	42ab      	cmp	r3, r5
 800063c:	d101      	bne.n	8000642 <__udivmoddi4+0xe6>
 800063e:	42a2      	cmp	r2, r4
 8000640:	d80c      	bhi.n	800065c <__udivmoddi4+0x100>
 8000642:	1aa4      	subs	r4, r4, r2
 8000644:	419d      	sbcs	r5, r3
 8000646:	2001      	movs	r0, #1
 8000648:	1924      	adds	r4, r4, r4
 800064a:	416d      	adcs	r5, r5
 800064c:	2100      	movs	r1, #0
 800064e:	3e01      	subs	r6, #1
 8000650:	1824      	adds	r4, r4, r0
 8000652:	414d      	adcs	r5, r1
 8000654:	2e00      	cmp	r6, #0
 8000656:	d006      	beq.n	8000666 <__udivmoddi4+0x10a>
 8000658:	42ab      	cmp	r3, r5
 800065a:	d9ee      	bls.n	800063a <__udivmoddi4+0xde>
 800065c:	3e01      	subs	r6, #1
 800065e:	1924      	adds	r4, r4, r4
 8000660:	416d      	adcs	r5, r5
 8000662:	2e00      	cmp	r6, #0
 8000664:	d1f8      	bne.n	8000658 <__udivmoddi4+0xfc>
 8000666:	9800      	ldr	r0, [sp, #0]
 8000668:	9901      	ldr	r1, [sp, #4]
 800066a:	465b      	mov	r3, fp
 800066c:	1900      	adds	r0, r0, r4
 800066e:	4169      	adcs	r1, r5
 8000670:	2b00      	cmp	r3, #0
 8000672:	db24      	blt.n	80006be <__udivmoddi4+0x162>
 8000674:	002b      	movs	r3, r5
 8000676:	465a      	mov	r2, fp
 8000678:	4644      	mov	r4, r8
 800067a:	40d3      	lsrs	r3, r2
 800067c:	002a      	movs	r2, r5
 800067e:	40e2      	lsrs	r2, r4
 8000680:	001c      	movs	r4, r3
 8000682:	465b      	mov	r3, fp
 8000684:	0015      	movs	r5, r2
 8000686:	2b00      	cmp	r3, #0
 8000688:	db2a      	blt.n	80006e0 <__udivmoddi4+0x184>
 800068a:	0026      	movs	r6, r4
 800068c:	409e      	lsls	r6, r3
 800068e:	0033      	movs	r3, r6
 8000690:	0026      	movs	r6, r4
 8000692:	4647      	mov	r7, r8
 8000694:	40be      	lsls	r6, r7
 8000696:	0032      	movs	r2, r6
 8000698:	1a80      	subs	r0, r0, r2
 800069a:	4199      	sbcs	r1, r3
 800069c:	9000      	str	r0, [sp, #0]
 800069e:	9101      	str	r1, [sp, #4]
 80006a0:	e79e      	b.n	80005e0 <__udivmoddi4+0x84>
 80006a2:	42a3      	cmp	r3, r4
 80006a4:	d8bc      	bhi.n	8000620 <__udivmoddi4+0xc4>
 80006a6:	e782      	b.n	80005ae <__udivmoddi4+0x52>
 80006a8:	4642      	mov	r2, r8
 80006aa:	2320      	movs	r3, #32
 80006ac:	2100      	movs	r1, #0
 80006ae:	1a9b      	subs	r3, r3, r2
 80006b0:	2200      	movs	r2, #0
 80006b2:	9100      	str	r1, [sp, #0]
 80006b4:	9201      	str	r2, [sp, #4]
 80006b6:	2201      	movs	r2, #1
 80006b8:	40da      	lsrs	r2, r3
 80006ba:	9201      	str	r2, [sp, #4]
 80006bc:	e785      	b.n	80005ca <__udivmoddi4+0x6e>
 80006be:	4642      	mov	r2, r8
 80006c0:	2320      	movs	r3, #32
 80006c2:	1a9b      	subs	r3, r3, r2
 80006c4:	002a      	movs	r2, r5
 80006c6:	4646      	mov	r6, r8
 80006c8:	409a      	lsls	r2, r3
 80006ca:	0023      	movs	r3, r4
 80006cc:	40f3      	lsrs	r3, r6
 80006ce:	4644      	mov	r4, r8
 80006d0:	4313      	orrs	r3, r2
 80006d2:	002a      	movs	r2, r5
 80006d4:	40e2      	lsrs	r2, r4
 80006d6:	001c      	movs	r4, r3
 80006d8:	465b      	mov	r3, fp
 80006da:	0015      	movs	r5, r2
 80006dc:	2b00      	cmp	r3, #0
 80006de:	dad4      	bge.n	800068a <__udivmoddi4+0x12e>
 80006e0:	4642      	mov	r2, r8
 80006e2:	002f      	movs	r7, r5
 80006e4:	2320      	movs	r3, #32
 80006e6:	0026      	movs	r6, r4
 80006e8:	4097      	lsls	r7, r2
 80006ea:	1a9b      	subs	r3, r3, r2
 80006ec:	40de      	lsrs	r6, r3
 80006ee:	003b      	movs	r3, r7
 80006f0:	4333      	orrs	r3, r6
 80006f2:	e7cd      	b.n	8000690 <__udivmoddi4+0x134>

080006f4 <__aeabi_fdiv>:
 80006f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006f6:	4646      	mov	r6, r8
 80006f8:	464f      	mov	r7, r9
 80006fa:	46d6      	mov	lr, sl
 80006fc:	0245      	lsls	r5, r0, #9
 80006fe:	b5c0      	push	{r6, r7, lr}
 8000700:	0fc3      	lsrs	r3, r0, #31
 8000702:	0047      	lsls	r7, r0, #1
 8000704:	4698      	mov	r8, r3
 8000706:	1c0e      	adds	r6, r1, #0
 8000708:	0a6d      	lsrs	r5, r5, #9
 800070a:	0e3f      	lsrs	r7, r7, #24
 800070c:	d05b      	beq.n	80007c6 <__aeabi_fdiv+0xd2>
 800070e:	2fff      	cmp	r7, #255	@ 0xff
 8000710:	d021      	beq.n	8000756 <__aeabi_fdiv+0x62>
 8000712:	2380      	movs	r3, #128	@ 0x80
 8000714:	00ed      	lsls	r5, r5, #3
 8000716:	04db      	lsls	r3, r3, #19
 8000718:	431d      	orrs	r5, r3
 800071a:	2300      	movs	r3, #0
 800071c:	4699      	mov	r9, r3
 800071e:	469a      	mov	sl, r3
 8000720:	3f7f      	subs	r7, #127	@ 0x7f
 8000722:	0274      	lsls	r4, r6, #9
 8000724:	0073      	lsls	r3, r6, #1
 8000726:	0a64      	lsrs	r4, r4, #9
 8000728:	0e1b      	lsrs	r3, r3, #24
 800072a:	0ff6      	lsrs	r6, r6, #31
 800072c:	2b00      	cmp	r3, #0
 800072e:	d020      	beq.n	8000772 <__aeabi_fdiv+0x7e>
 8000730:	2bff      	cmp	r3, #255	@ 0xff
 8000732:	d043      	beq.n	80007bc <__aeabi_fdiv+0xc8>
 8000734:	2280      	movs	r2, #128	@ 0x80
 8000736:	2000      	movs	r0, #0
 8000738:	00e4      	lsls	r4, r4, #3
 800073a:	04d2      	lsls	r2, r2, #19
 800073c:	4314      	orrs	r4, r2
 800073e:	3b7f      	subs	r3, #127	@ 0x7f
 8000740:	4642      	mov	r2, r8
 8000742:	1aff      	subs	r7, r7, r3
 8000744:	464b      	mov	r3, r9
 8000746:	4072      	eors	r2, r6
 8000748:	2b0f      	cmp	r3, #15
 800074a:	d900      	bls.n	800074e <__aeabi_fdiv+0x5a>
 800074c:	e09d      	b.n	800088a <__aeabi_fdiv+0x196>
 800074e:	4971      	ldr	r1, [pc, #452]	@ (8000914 <__aeabi_fdiv+0x220>)
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	58cb      	ldr	r3, [r1, r3]
 8000754:	469f      	mov	pc, r3
 8000756:	2d00      	cmp	r5, #0
 8000758:	d15a      	bne.n	8000810 <__aeabi_fdiv+0x11c>
 800075a:	2308      	movs	r3, #8
 800075c:	4699      	mov	r9, r3
 800075e:	3b06      	subs	r3, #6
 8000760:	0274      	lsls	r4, r6, #9
 8000762:	469a      	mov	sl, r3
 8000764:	0073      	lsls	r3, r6, #1
 8000766:	27ff      	movs	r7, #255	@ 0xff
 8000768:	0a64      	lsrs	r4, r4, #9
 800076a:	0e1b      	lsrs	r3, r3, #24
 800076c:	0ff6      	lsrs	r6, r6, #31
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1de      	bne.n	8000730 <__aeabi_fdiv+0x3c>
 8000772:	2c00      	cmp	r4, #0
 8000774:	d13b      	bne.n	80007ee <__aeabi_fdiv+0xfa>
 8000776:	2301      	movs	r3, #1
 8000778:	4642      	mov	r2, r8
 800077a:	4649      	mov	r1, r9
 800077c:	4072      	eors	r2, r6
 800077e:	4319      	orrs	r1, r3
 8000780:	290e      	cmp	r1, #14
 8000782:	d818      	bhi.n	80007b6 <__aeabi_fdiv+0xc2>
 8000784:	4864      	ldr	r0, [pc, #400]	@ (8000918 <__aeabi_fdiv+0x224>)
 8000786:	0089      	lsls	r1, r1, #2
 8000788:	5841      	ldr	r1, [r0, r1]
 800078a:	468f      	mov	pc, r1
 800078c:	4653      	mov	r3, sl
 800078e:	2b02      	cmp	r3, #2
 8000790:	d100      	bne.n	8000794 <__aeabi_fdiv+0xa0>
 8000792:	e0b8      	b.n	8000906 <__aeabi_fdiv+0x212>
 8000794:	2b03      	cmp	r3, #3
 8000796:	d06e      	beq.n	8000876 <__aeabi_fdiv+0x182>
 8000798:	4642      	mov	r2, r8
 800079a:	002c      	movs	r4, r5
 800079c:	2b01      	cmp	r3, #1
 800079e:	d140      	bne.n	8000822 <__aeabi_fdiv+0x12e>
 80007a0:	2000      	movs	r0, #0
 80007a2:	2400      	movs	r4, #0
 80007a4:	05c0      	lsls	r0, r0, #23
 80007a6:	4320      	orrs	r0, r4
 80007a8:	07d2      	lsls	r2, r2, #31
 80007aa:	4310      	orrs	r0, r2
 80007ac:	bce0      	pop	{r5, r6, r7}
 80007ae:	46ba      	mov	sl, r7
 80007b0:	46b1      	mov	r9, r6
 80007b2:	46a8      	mov	r8, r5
 80007b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007b6:	20ff      	movs	r0, #255	@ 0xff
 80007b8:	2400      	movs	r4, #0
 80007ba:	e7f3      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 80007bc:	2c00      	cmp	r4, #0
 80007be:	d120      	bne.n	8000802 <__aeabi_fdiv+0x10e>
 80007c0:	2302      	movs	r3, #2
 80007c2:	3fff      	subs	r7, #255	@ 0xff
 80007c4:	e7d8      	b.n	8000778 <__aeabi_fdiv+0x84>
 80007c6:	2d00      	cmp	r5, #0
 80007c8:	d105      	bne.n	80007d6 <__aeabi_fdiv+0xe2>
 80007ca:	2304      	movs	r3, #4
 80007cc:	4699      	mov	r9, r3
 80007ce:	3b03      	subs	r3, #3
 80007d0:	2700      	movs	r7, #0
 80007d2:	469a      	mov	sl, r3
 80007d4:	e7a5      	b.n	8000722 <__aeabi_fdiv+0x2e>
 80007d6:	0028      	movs	r0, r5
 80007d8:	f002 f940 	bl	8002a5c <__clzsi2>
 80007dc:	2776      	movs	r7, #118	@ 0x76
 80007de:	1f43      	subs	r3, r0, #5
 80007e0:	409d      	lsls	r5, r3
 80007e2:	2300      	movs	r3, #0
 80007e4:	427f      	negs	r7, r7
 80007e6:	4699      	mov	r9, r3
 80007e8:	469a      	mov	sl, r3
 80007ea:	1a3f      	subs	r7, r7, r0
 80007ec:	e799      	b.n	8000722 <__aeabi_fdiv+0x2e>
 80007ee:	0020      	movs	r0, r4
 80007f0:	f002 f934 	bl	8002a5c <__clzsi2>
 80007f4:	1f43      	subs	r3, r0, #5
 80007f6:	409c      	lsls	r4, r3
 80007f8:	2376      	movs	r3, #118	@ 0x76
 80007fa:	425b      	negs	r3, r3
 80007fc:	1a1b      	subs	r3, r3, r0
 80007fe:	2000      	movs	r0, #0
 8000800:	e79e      	b.n	8000740 <__aeabi_fdiv+0x4c>
 8000802:	2303      	movs	r3, #3
 8000804:	464a      	mov	r2, r9
 8000806:	431a      	orrs	r2, r3
 8000808:	4691      	mov	r9, r2
 800080a:	2003      	movs	r0, #3
 800080c:	33fc      	adds	r3, #252	@ 0xfc
 800080e:	e797      	b.n	8000740 <__aeabi_fdiv+0x4c>
 8000810:	230c      	movs	r3, #12
 8000812:	4699      	mov	r9, r3
 8000814:	3b09      	subs	r3, #9
 8000816:	27ff      	movs	r7, #255	@ 0xff
 8000818:	469a      	mov	sl, r3
 800081a:	e782      	b.n	8000722 <__aeabi_fdiv+0x2e>
 800081c:	2803      	cmp	r0, #3
 800081e:	d02c      	beq.n	800087a <__aeabi_fdiv+0x186>
 8000820:	0032      	movs	r2, r6
 8000822:	0038      	movs	r0, r7
 8000824:	307f      	adds	r0, #127	@ 0x7f
 8000826:	2800      	cmp	r0, #0
 8000828:	dd47      	ble.n	80008ba <__aeabi_fdiv+0x1c6>
 800082a:	0763      	lsls	r3, r4, #29
 800082c:	d004      	beq.n	8000838 <__aeabi_fdiv+0x144>
 800082e:	230f      	movs	r3, #15
 8000830:	4023      	ands	r3, r4
 8000832:	2b04      	cmp	r3, #4
 8000834:	d000      	beq.n	8000838 <__aeabi_fdiv+0x144>
 8000836:	3404      	adds	r4, #4
 8000838:	0123      	lsls	r3, r4, #4
 800083a:	d503      	bpl.n	8000844 <__aeabi_fdiv+0x150>
 800083c:	0038      	movs	r0, r7
 800083e:	4b37      	ldr	r3, [pc, #220]	@ (800091c <__aeabi_fdiv+0x228>)
 8000840:	3080      	adds	r0, #128	@ 0x80
 8000842:	401c      	ands	r4, r3
 8000844:	28fe      	cmp	r0, #254	@ 0xfe
 8000846:	dcb6      	bgt.n	80007b6 <__aeabi_fdiv+0xc2>
 8000848:	01a4      	lsls	r4, r4, #6
 800084a:	0a64      	lsrs	r4, r4, #9
 800084c:	b2c0      	uxtb	r0, r0
 800084e:	e7a9      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 8000850:	2480      	movs	r4, #128	@ 0x80
 8000852:	2200      	movs	r2, #0
 8000854:	20ff      	movs	r0, #255	@ 0xff
 8000856:	03e4      	lsls	r4, r4, #15
 8000858:	e7a4      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 800085a:	2380      	movs	r3, #128	@ 0x80
 800085c:	03db      	lsls	r3, r3, #15
 800085e:	421d      	tst	r5, r3
 8000860:	d001      	beq.n	8000866 <__aeabi_fdiv+0x172>
 8000862:	421c      	tst	r4, r3
 8000864:	d00b      	beq.n	800087e <__aeabi_fdiv+0x18a>
 8000866:	2480      	movs	r4, #128	@ 0x80
 8000868:	03e4      	lsls	r4, r4, #15
 800086a:	432c      	orrs	r4, r5
 800086c:	0264      	lsls	r4, r4, #9
 800086e:	4642      	mov	r2, r8
 8000870:	20ff      	movs	r0, #255	@ 0xff
 8000872:	0a64      	lsrs	r4, r4, #9
 8000874:	e796      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 8000876:	4646      	mov	r6, r8
 8000878:	002c      	movs	r4, r5
 800087a:	2380      	movs	r3, #128	@ 0x80
 800087c:	03db      	lsls	r3, r3, #15
 800087e:	431c      	orrs	r4, r3
 8000880:	0264      	lsls	r4, r4, #9
 8000882:	0032      	movs	r2, r6
 8000884:	20ff      	movs	r0, #255	@ 0xff
 8000886:	0a64      	lsrs	r4, r4, #9
 8000888:	e78c      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 800088a:	016d      	lsls	r5, r5, #5
 800088c:	0160      	lsls	r0, r4, #5
 800088e:	4285      	cmp	r5, r0
 8000890:	d22d      	bcs.n	80008ee <__aeabi_fdiv+0x1fa>
 8000892:	231b      	movs	r3, #27
 8000894:	2400      	movs	r4, #0
 8000896:	3f01      	subs	r7, #1
 8000898:	2601      	movs	r6, #1
 800089a:	0029      	movs	r1, r5
 800089c:	0064      	lsls	r4, r4, #1
 800089e:	006d      	lsls	r5, r5, #1
 80008a0:	2900      	cmp	r1, #0
 80008a2:	db01      	blt.n	80008a8 <__aeabi_fdiv+0x1b4>
 80008a4:	4285      	cmp	r5, r0
 80008a6:	d301      	bcc.n	80008ac <__aeabi_fdiv+0x1b8>
 80008a8:	1a2d      	subs	r5, r5, r0
 80008aa:	4334      	orrs	r4, r6
 80008ac:	3b01      	subs	r3, #1
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d1f3      	bne.n	800089a <__aeabi_fdiv+0x1a6>
 80008b2:	1e6b      	subs	r3, r5, #1
 80008b4:	419d      	sbcs	r5, r3
 80008b6:	432c      	orrs	r4, r5
 80008b8:	e7b3      	b.n	8000822 <__aeabi_fdiv+0x12e>
 80008ba:	2301      	movs	r3, #1
 80008bc:	1a1b      	subs	r3, r3, r0
 80008be:	2b1b      	cmp	r3, #27
 80008c0:	dd00      	ble.n	80008c4 <__aeabi_fdiv+0x1d0>
 80008c2:	e76d      	b.n	80007a0 <__aeabi_fdiv+0xac>
 80008c4:	0021      	movs	r1, r4
 80008c6:	379e      	adds	r7, #158	@ 0x9e
 80008c8:	40d9      	lsrs	r1, r3
 80008ca:	40bc      	lsls	r4, r7
 80008cc:	000b      	movs	r3, r1
 80008ce:	1e61      	subs	r1, r4, #1
 80008d0:	418c      	sbcs	r4, r1
 80008d2:	4323      	orrs	r3, r4
 80008d4:	0759      	lsls	r1, r3, #29
 80008d6:	d004      	beq.n	80008e2 <__aeabi_fdiv+0x1ee>
 80008d8:	210f      	movs	r1, #15
 80008da:	4019      	ands	r1, r3
 80008dc:	2904      	cmp	r1, #4
 80008de:	d000      	beq.n	80008e2 <__aeabi_fdiv+0x1ee>
 80008e0:	3304      	adds	r3, #4
 80008e2:	0159      	lsls	r1, r3, #5
 80008e4:	d413      	bmi.n	800090e <__aeabi_fdiv+0x21a>
 80008e6:	019b      	lsls	r3, r3, #6
 80008e8:	2000      	movs	r0, #0
 80008ea:	0a5c      	lsrs	r4, r3, #9
 80008ec:	e75a      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 80008ee:	231a      	movs	r3, #26
 80008f0:	2401      	movs	r4, #1
 80008f2:	1a2d      	subs	r5, r5, r0
 80008f4:	e7d0      	b.n	8000898 <__aeabi_fdiv+0x1a4>
 80008f6:	1e98      	subs	r0, r3, #2
 80008f8:	4243      	negs	r3, r0
 80008fa:	4158      	adcs	r0, r3
 80008fc:	4240      	negs	r0, r0
 80008fe:	0032      	movs	r2, r6
 8000900:	2400      	movs	r4, #0
 8000902:	b2c0      	uxtb	r0, r0
 8000904:	e74e      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 8000906:	4642      	mov	r2, r8
 8000908:	20ff      	movs	r0, #255	@ 0xff
 800090a:	2400      	movs	r4, #0
 800090c:	e74a      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 800090e:	2001      	movs	r0, #1
 8000910:	2400      	movs	r4, #0
 8000912:	e747      	b.n	80007a4 <__aeabi_fdiv+0xb0>
 8000914:	0800c810 	.word	0x0800c810
 8000918:	0800c850 	.word	0x0800c850
 800091c:	f7ffffff 	.word	0xf7ffffff

08000920 <__eqsf2>:
 8000920:	b570      	push	{r4, r5, r6, lr}
 8000922:	0042      	lsls	r2, r0, #1
 8000924:	024e      	lsls	r6, r1, #9
 8000926:	004c      	lsls	r4, r1, #1
 8000928:	0245      	lsls	r5, r0, #9
 800092a:	0a6d      	lsrs	r5, r5, #9
 800092c:	0e12      	lsrs	r2, r2, #24
 800092e:	0fc3      	lsrs	r3, r0, #31
 8000930:	0a76      	lsrs	r6, r6, #9
 8000932:	0e24      	lsrs	r4, r4, #24
 8000934:	0fc9      	lsrs	r1, r1, #31
 8000936:	2aff      	cmp	r2, #255	@ 0xff
 8000938:	d010      	beq.n	800095c <__eqsf2+0x3c>
 800093a:	2cff      	cmp	r4, #255	@ 0xff
 800093c:	d00c      	beq.n	8000958 <__eqsf2+0x38>
 800093e:	2001      	movs	r0, #1
 8000940:	42a2      	cmp	r2, r4
 8000942:	d10a      	bne.n	800095a <__eqsf2+0x3a>
 8000944:	42b5      	cmp	r5, r6
 8000946:	d108      	bne.n	800095a <__eqsf2+0x3a>
 8000948:	428b      	cmp	r3, r1
 800094a:	d00f      	beq.n	800096c <__eqsf2+0x4c>
 800094c:	2a00      	cmp	r2, #0
 800094e:	d104      	bne.n	800095a <__eqsf2+0x3a>
 8000950:	0028      	movs	r0, r5
 8000952:	1e43      	subs	r3, r0, #1
 8000954:	4198      	sbcs	r0, r3
 8000956:	e000      	b.n	800095a <__eqsf2+0x3a>
 8000958:	2001      	movs	r0, #1
 800095a:	bd70      	pop	{r4, r5, r6, pc}
 800095c:	2001      	movs	r0, #1
 800095e:	2cff      	cmp	r4, #255	@ 0xff
 8000960:	d1fb      	bne.n	800095a <__eqsf2+0x3a>
 8000962:	4335      	orrs	r5, r6
 8000964:	d1f9      	bne.n	800095a <__eqsf2+0x3a>
 8000966:	404b      	eors	r3, r1
 8000968:	0018      	movs	r0, r3
 800096a:	e7f6      	b.n	800095a <__eqsf2+0x3a>
 800096c:	2000      	movs	r0, #0
 800096e:	e7f4      	b.n	800095a <__eqsf2+0x3a>

08000970 <__gesf2>:
 8000970:	b530      	push	{r4, r5, lr}
 8000972:	0042      	lsls	r2, r0, #1
 8000974:	0244      	lsls	r4, r0, #9
 8000976:	024d      	lsls	r5, r1, #9
 8000978:	0fc3      	lsrs	r3, r0, #31
 800097a:	0048      	lsls	r0, r1, #1
 800097c:	0a64      	lsrs	r4, r4, #9
 800097e:	0e12      	lsrs	r2, r2, #24
 8000980:	0a6d      	lsrs	r5, r5, #9
 8000982:	0e00      	lsrs	r0, r0, #24
 8000984:	0fc9      	lsrs	r1, r1, #31
 8000986:	2aff      	cmp	r2, #255	@ 0xff
 8000988:	d018      	beq.n	80009bc <__gesf2+0x4c>
 800098a:	28ff      	cmp	r0, #255	@ 0xff
 800098c:	d00a      	beq.n	80009a4 <__gesf2+0x34>
 800098e:	2a00      	cmp	r2, #0
 8000990:	d11e      	bne.n	80009d0 <__gesf2+0x60>
 8000992:	2800      	cmp	r0, #0
 8000994:	d10a      	bne.n	80009ac <__gesf2+0x3c>
 8000996:	2d00      	cmp	r5, #0
 8000998:	d029      	beq.n	80009ee <__gesf2+0x7e>
 800099a:	2c00      	cmp	r4, #0
 800099c:	d12d      	bne.n	80009fa <__gesf2+0x8a>
 800099e:	0048      	lsls	r0, r1, #1
 80009a0:	3801      	subs	r0, #1
 80009a2:	bd30      	pop	{r4, r5, pc}
 80009a4:	2d00      	cmp	r5, #0
 80009a6:	d125      	bne.n	80009f4 <__gesf2+0x84>
 80009a8:	2a00      	cmp	r2, #0
 80009aa:	d101      	bne.n	80009b0 <__gesf2+0x40>
 80009ac:	2c00      	cmp	r4, #0
 80009ae:	d0f6      	beq.n	800099e <__gesf2+0x2e>
 80009b0:	428b      	cmp	r3, r1
 80009b2:	d019      	beq.n	80009e8 <__gesf2+0x78>
 80009b4:	2001      	movs	r0, #1
 80009b6:	425b      	negs	r3, r3
 80009b8:	4318      	orrs	r0, r3
 80009ba:	e7f2      	b.n	80009a2 <__gesf2+0x32>
 80009bc:	2c00      	cmp	r4, #0
 80009be:	d119      	bne.n	80009f4 <__gesf2+0x84>
 80009c0:	28ff      	cmp	r0, #255	@ 0xff
 80009c2:	d1f7      	bne.n	80009b4 <__gesf2+0x44>
 80009c4:	2d00      	cmp	r5, #0
 80009c6:	d115      	bne.n	80009f4 <__gesf2+0x84>
 80009c8:	2000      	movs	r0, #0
 80009ca:	428b      	cmp	r3, r1
 80009cc:	d1f2      	bne.n	80009b4 <__gesf2+0x44>
 80009ce:	e7e8      	b.n	80009a2 <__gesf2+0x32>
 80009d0:	2800      	cmp	r0, #0
 80009d2:	d0ef      	beq.n	80009b4 <__gesf2+0x44>
 80009d4:	428b      	cmp	r3, r1
 80009d6:	d1ed      	bne.n	80009b4 <__gesf2+0x44>
 80009d8:	4282      	cmp	r2, r0
 80009da:	dceb      	bgt.n	80009b4 <__gesf2+0x44>
 80009dc:	db04      	blt.n	80009e8 <__gesf2+0x78>
 80009de:	42ac      	cmp	r4, r5
 80009e0:	d8e8      	bhi.n	80009b4 <__gesf2+0x44>
 80009e2:	2000      	movs	r0, #0
 80009e4:	42ac      	cmp	r4, r5
 80009e6:	d2dc      	bcs.n	80009a2 <__gesf2+0x32>
 80009e8:	0058      	lsls	r0, r3, #1
 80009ea:	3801      	subs	r0, #1
 80009ec:	e7d9      	b.n	80009a2 <__gesf2+0x32>
 80009ee:	2c00      	cmp	r4, #0
 80009f0:	d0d7      	beq.n	80009a2 <__gesf2+0x32>
 80009f2:	e7df      	b.n	80009b4 <__gesf2+0x44>
 80009f4:	2002      	movs	r0, #2
 80009f6:	4240      	negs	r0, r0
 80009f8:	e7d3      	b.n	80009a2 <__gesf2+0x32>
 80009fa:	428b      	cmp	r3, r1
 80009fc:	d1da      	bne.n	80009b4 <__gesf2+0x44>
 80009fe:	e7ee      	b.n	80009de <__gesf2+0x6e>

08000a00 <__lesf2>:
 8000a00:	b530      	push	{r4, r5, lr}
 8000a02:	0042      	lsls	r2, r0, #1
 8000a04:	0244      	lsls	r4, r0, #9
 8000a06:	024d      	lsls	r5, r1, #9
 8000a08:	0fc3      	lsrs	r3, r0, #31
 8000a0a:	0048      	lsls	r0, r1, #1
 8000a0c:	0a64      	lsrs	r4, r4, #9
 8000a0e:	0e12      	lsrs	r2, r2, #24
 8000a10:	0a6d      	lsrs	r5, r5, #9
 8000a12:	0e00      	lsrs	r0, r0, #24
 8000a14:	0fc9      	lsrs	r1, r1, #31
 8000a16:	2aff      	cmp	r2, #255	@ 0xff
 8000a18:	d017      	beq.n	8000a4a <__lesf2+0x4a>
 8000a1a:	28ff      	cmp	r0, #255	@ 0xff
 8000a1c:	d00a      	beq.n	8000a34 <__lesf2+0x34>
 8000a1e:	2a00      	cmp	r2, #0
 8000a20:	d11b      	bne.n	8000a5a <__lesf2+0x5a>
 8000a22:	2800      	cmp	r0, #0
 8000a24:	d10a      	bne.n	8000a3c <__lesf2+0x3c>
 8000a26:	2d00      	cmp	r5, #0
 8000a28:	d01d      	beq.n	8000a66 <__lesf2+0x66>
 8000a2a:	2c00      	cmp	r4, #0
 8000a2c:	d12d      	bne.n	8000a8a <__lesf2+0x8a>
 8000a2e:	0048      	lsls	r0, r1, #1
 8000a30:	3801      	subs	r0, #1
 8000a32:	e011      	b.n	8000a58 <__lesf2+0x58>
 8000a34:	2d00      	cmp	r5, #0
 8000a36:	d10e      	bne.n	8000a56 <__lesf2+0x56>
 8000a38:	2a00      	cmp	r2, #0
 8000a3a:	d101      	bne.n	8000a40 <__lesf2+0x40>
 8000a3c:	2c00      	cmp	r4, #0
 8000a3e:	d0f6      	beq.n	8000a2e <__lesf2+0x2e>
 8000a40:	428b      	cmp	r3, r1
 8000a42:	d10c      	bne.n	8000a5e <__lesf2+0x5e>
 8000a44:	0058      	lsls	r0, r3, #1
 8000a46:	3801      	subs	r0, #1
 8000a48:	e006      	b.n	8000a58 <__lesf2+0x58>
 8000a4a:	2c00      	cmp	r4, #0
 8000a4c:	d103      	bne.n	8000a56 <__lesf2+0x56>
 8000a4e:	28ff      	cmp	r0, #255	@ 0xff
 8000a50:	d105      	bne.n	8000a5e <__lesf2+0x5e>
 8000a52:	2d00      	cmp	r5, #0
 8000a54:	d015      	beq.n	8000a82 <__lesf2+0x82>
 8000a56:	2002      	movs	r0, #2
 8000a58:	bd30      	pop	{r4, r5, pc}
 8000a5a:	2800      	cmp	r0, #0
 8000a5c:	d106      	bne.n	8000a6c <__lesf2+0x6c>
 8000a5e:	2001      	movs	r0, #1
 8000a60:	425b      	negs	r3, r3
 8000a62:	4318      	orrs	r0, r3
 8000a64:	e7f8      	b.n	8000a58 <__lesf2+0x58>
 8000a66:	2c00      	cmp	r4, #0
 8000a68:	d0f6      	beq.n	8000a58 <__lesf2+0x58>
 8000a6a:	e7f8      	b.n	8000a5e <__lesf2+0x5e>
 8000a6c:	428b      	cmp	r3, r1
 8000a6e:	d1f6      	bne.n	8000a5e <__lesf2+0x5e>
 8000a70:	4282      	cmp	r2, r0
 8000a72:	dcf4      	bgt.n	8000a5e <__lesf2+0x5e>
 8000a74:	dbe6      	blt.n	8000a44 <__lesf2+0x44>
 8000a76:	42ac      	cmp	r4, r5
 8000a78:	d8f1      	bhi.n	8000a5e <__lesf2+0x5e>
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	42ac      	cmp	r4, r5
 8000a7e:	d2eb      	bcs.n	8000a58 <__lesf2+0x58>
 8000a80:	e7e0      	b.n	8000a44 <__lesf2+0x44>
 8000a82:	2000      	movs	r0, #0
 8000a84:	428b      	cmp	r3, r1
 8000a86:	d1ea      	bne.n	8000a5e <__lesf2+0x5e>
 8000a88:	e7e6      	b.n	8000a58 <__lesf2+0x58>
 8000a8a:	428b      	cmp	r3, r1
 8000a8c:	d1e7      	bne.n	8000a5e <__lesf2+0x5e>
 8000a8e:	e7f2      	b.n	8000a76 <__lesf2+0x76>

08000a90 <__aeabi_ui2f>:
 8000a90:	b510      	push	{r4, lr}
 8000a92:	1e04      	subs	r4, r0, #0
 8000a94:	d00d      	beq.n	8000ab2 <__aeabi_ui2f+0x22>
 8000a96:	f001 ffe1 	bl	8002a5c <__clzsi2>
 8000a9a:	239e      	movs	r3, #158	@ 0x9e
 8000a9c:	1a1b      	subs	r3, r3, r0
 8000a9e:	2b96      	cmp	r3, #150	@ 0x96
 8000aa0:	dc0c      	bgt.n	8000abc <__aeabi_ui2f+0x2c>
 8000aa2:	2808      	cmp	r0, #8
 8000aa4:	d034      	beq.n	8000b10 <__aeabi_ui2f+0x80>
 8000aa6:	3808      	subs	r0, #8
 8000aa8:	4084      	lsls	r4, r0
 8000aaa:	0264      	lsls	r4, r4, #9
 8000aac:	0a64      	lsrs	r4, r4, #9
 8000aae:	b2d8      	uxtb	r0, r3
 8000ab0:	e001      	b.n	8000ab6 <__aeabi_ui2f+0x26>
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	2400      	movs	r4, #0
 8000ab6:	05c0      	lsls	r0, r0, #23
 8000ab8:	4320      	orrs	r0, r4
 8000aba:	bd10      	pop	{r4, pc}
 8000abc:	2b99      	cmp	r3, #153	@ 0x99
 8000abe:	dc13      	bgt.n	8000ae8 <__aeabi_ui2f+0x58>
 8000ac0:	1f42      	subs	r2, r0, #5
 8000ac2:	4094      	lsls	r4, r2
 8000ac4:	4a14      	ldr	r2, [pc, #80]	@ (8000b18 <__aeabi_ui2f+0x88>)
 8000ac6:	4022      	ands	r2, r4
 8000ac8:	0761      	lsls	r1, r4, #29
 8000aca:	d01c      	beq.n	8000b06 <__aeabi_ui2f+0x76>
 8000acc:	210f      	movs	r1, #15
 8000ace:	4021      	ands	r1, r4
 8000ad0:	2904      	cmp	r1, #4
 8000ad2:	d018      	beq.n	8000b06 <__aeabi_ui2f+0x76>
 8000ad4:	3204      	adds	r2, #4
 8000ad6:	08d4      	lsrs	r4, r2, #3
 8000ad8:	0152      	lsls	r2, r2, #5
 8000ada:	d515      	bpl.n	8000b08 <__aeabi_ui2f+0x78>
 8000adc:	239f      	movs	r3, #159	@ 0x9f
 8000ade:	0264      	lsls	r4, r4, #9
 8000ae0:	1a18      	subs	r0, r3, r0
 8000ae2:	0a64      	lsrs	r4, r4, #9
 8000ae4:	b2c0      	uxtb	r0, r0
 8000ae6:	e7e6      	b.n	8000ab6 <__aeabi_ui2f+0x26>
 8000ae8:	0002      	movs	r2, r0
 8000aea:	0021      	movs	r1, r4
 8000aec:	321b      	adds	r2, #27
 8000aee:	4091      	lsls	r1, r2
 8000af0:	000a      	movs	r2, r1
 8000af2:	1e51      	subs	r1, r2, #1
 8000af4:	418a      	sbcs	r2, r1
 8000af6:	2105      	movs	r1, #5
 8000af8:	1a09      	subs	r1, r1, r0
 8000afa:	40cc      	lsrs	r4, r1
 8000afc:	4314      	orrs	r4, r2
 8000afe:	4a06      	ldr	r2, [pc, #24]	@ (8000b18 <__aeabi_ui2f+0x88>)
 8000b00:	4022      	ands	r2, r4
 8000b02:	0761      	lsls	r1, r4, #29
 8000b04:	d1e2      	bne.n	8000acc <__aeabi_ui2f+0x3c>
 8000b06:	08d4      	lsrs	r4, r2, #3
 8000b08:	0264      	lsls	r4, r4, #9
 8000b0a:	0a64      	lsrs	r4, r4, #9
 8000b0c:	b2d8      	uxtb	r0, r3
 8000b0e:	e7d2      	b.n	8000ab6 <__aeabi_ui2f+0x26>
 8000b10:	0264      	lsls	r4, r4, #9
 8000b12:	0a64      	lsrs	r4, r4, #9
 8000b14:	308e      	adds	r0, #142	@ 0x8e
 8000b16:	e7ce      	b.n	8000ab6 <__aeabi_ui2f+0x26>
 8000b18:	fbffffff 	.word	0xfbffffff

08000b1c <__aeabi_dadd>:
 8000b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b1e:	464f      	mov	r7, r9
 8000b20:	4646      	mov	r6, r8
 8000b22:	46d6      	mov	lr, sl
 8000b24:	b5c0      	push	{r6, r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	9000      	str	r0, [sp, #0]
 8000b2a:	9101      	str	r1, [sp, #4]
 8000b2c:	030e      	lsls	r6, r1, #12
 8000b2e:	004c      	lsls	r4, r1, #1
 8000b30:	0fcd      	lsrs	r5, r1, #31
 8000b32:	0a71      	lsrs	r1, r6, #9
 8000b34:	9e00      	ldr	r6, [sp, #0]
 8000b36:	005f      	lsls	r7, r3, #1
 8000b38:	0f76      	lsrs	r6, r6, #29
 8000b3a:	430e      	orrs	r6, r1
 8000b3c:	9900      	ldr	r1, [sp, #0]
 8000b3e:	9200      	str	r2, [sp, #0]
 8000b40:	9301      	str	r3, [sp, #4]
 8000b42:	00c9      	lsls	r1, r1, #3
 8000b44:	4689      	mov	r9, r1
 8000b46:	0319      	lsls	r1, r3, #12
 8000b48:	0d7b      	lsrs	r3, r7, #21
 8000b4a:	4698      	mov	r8, r3
 8000b4c:	9b01      	ldr	r3, [sp, #4]
 8000b4e:	0a49      	lsrs	r1, r1, #9
 8000b50:	0fdb      	lsrs	r3, r3, #31
 8000b52:	469c      	mov	ip, r3
 8000b54:	9b00      	ldr	r3, [sp, #0]
 8000b56:	9a00      	ldr	r2, [sp, #0]
 8000b58:	0f5b      	lsrs	r3, r3, #29
 8000b5a:	430b      	orrs	r3, r1
 8000b5c:	4641      	mov	r1, r8
 8000b5e:	0d64      	lsrs	r4, r4, #21
 8000b60:	00d2      	lsls	r2, r2, #3
 8000b62:	1a61      	subs	r1, r4, r1
 8000b64:	4565      	cmp	r5, ip
 8000b66:	d100      	bne.n	8000b6a <__aeabi_dadd+0x4e>
 8000b68:	e0a6      	b.n	8000cb8 <__aeabi_dadd+0x19c>
 8000b6a:	2900      	cmp	r1, #0
 8000b6c:	dd72      	ble.n	8000c54 <__aeabi_dadd+0x138>
 8000b6e:	4647      	mov	r7, r8
 8000b70:	2f00      	cmp	r7, #0
 8000b72:	d100      	bne.n	8000b76 <__aeabi_dadd+0x5a>
 8000b74:	e0dd      	b.n	8000d32 <__aeabi_dadd+0x216>
 8000b76:	4fcc      	ldr	r7, [pc, #816]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000b78:	42bc      	cmp	r4, r7
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_dadd+0x62>
 8000b7c:	e19a      	b.n	8000eb4 <__aeabi_dadd+0x398>
 8000b7e:	2701      	movs	r7, #1
 8000b80:	2938      	cmp	r1, #56	@ 0x38
 8000b82:	dc17      	bgt.n	8000bb4 <__aeabi_dadd+0x98>
 8000b84:	2780      	movs	r7, #128	@ 0x80
 8000b86:	043f      	lsls	r7, r7, #16
 8000b88:	433b      	orrs	r3, r7
 8000b8a:	291f      	cmp	r1, #31
 8000b8c:	dd00      	ble.n	8000b90 <__aeabi_dadd+0x74>
 8000b8e:	e1dd      	b.n	8000f4c <__aeabi_dadd+0x430>
 8000b90:	2720      	movs	r7, #32
 8000b92:	1a78      	subs	r0, r7, r1
 8000b94:	001f      	movs	r7, r3
 8000b96:	4087      	lsls	r7, r0
 8000b98:	46ba      	mov	sl, r7
 8000b9a:	0017      	movs	r7, r2
 8000b9c:	40cf      	lsrs	r7, r1
 8000b9e:	4684      	mov	ip, r0
 8000ba0:	0038      	movs	r0, r7
 8000ba2:	4657      	mov	r7, sl
 8000ba4:	4307      	orrs	r7, r0
 8000ba6:	4660      	mov	r0, ip
 8000ba8:	4082      	lsls	r2, r0
 8000baa:	40cb      	lsrs	r3, r1
 8000bac:	1e50      	subs	r0, r2, #1
 8000bae:	4182      	sbcs	r2, r0
 8000bb0:	1af6      	subs	r6, r6, r3
 8000bb2:	4317      	orrs	r7, r2
 8000bb4:	464b      	mov	r3, r9
 8000bb6:	1bdf      	subs	r7, r3, r7
 8000bb8:	45b9      	cmp	r9, r7
 8000bba:	4180      	sbcs	r0, r0
 8000bbc:	4240      	negs	r0, r0
 8000bbe:	1a36      	subs	r6, r6, r0
 8000bc0:	0233      	lsls	r3, r6, #8
 8000bc2:	d400      	bmi.n	8000bc6 <__aeabi_dadd+0xaa>
 8000bc4:	e0ff      	b.n	8000dc6 <__aeabi_dadd+0x2aa>
 8000bc6:	0276      	lsls	r6, r6, #9
 8000bc8:	0a76      	lsrs	r6, r6, #9
 8000bca:	2e00      	cmp	r6, #0
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0xb4>
 8000bce:	e13c      	b.n	8000e4a <__aeabi_dadd+0x32e>
 8000bd0:	0030      	movs	r0, r6
 8000bd2:	f001 ff43 	bl	8002a5c <__clzsi2>
 8000bd6:	0003      	movs	r3, r0
 8000bd8:	3b08      	subs	r3, #8
 8000bda:	2120      	movs	r1, #32
 8000bdc:	0038      	movs	r0, r7
 8000bde:	1aca      	subs	r2, r1, r3
 8000be0:	40d0      	lsrs	r0, r2
 8000be2:	409e      	lsls	r6, r3
 8000be4:	0002      	movs	r2, r0
 8000be6:	409f      	lsls	r7, r3
 8000be8:	4332      	orrs	r2, r6
 8000bea:	429c      	cmp	r4, r3
 8000bec:	dd00      	ble.n	8000bf0 <__aeabi_dadd+0xd4>
 8000bee:	e1a6      	b.n	8000f3e <__aeabi_dadd+0x422>
 8000bf0:	1b18      	subs	r0, r3, r4
 8000bf2:	3001      	adds	r0, #1
 8000bf4:	1a09      	subs	r1, r1, r0
 8000bf6:	003e      	movs	r6, r7
 8000bf8:	408f      	lsls	r7, r1
 8000bfa:	40c6      	lsrs	r6, r0
 8000bfc:	1e7b      	subs	r3, r7, #1
 8000bfe:	419f      	sbcs	r7, r3
 8000c00:	0013      	movs	r3, r2
 8000c02:	408b      	lsls	r3, r1
 8000c04:	4337      	orrs	r7, r6
 8000c06:	431f      	orrs	r7, r3
 8000c08:	40c2      	lsrs	r2, r0
 8000c0a:	003b      	movs	r3, r7
 8000c0c:	0016      	movs	r6, r2
 8000c0e:	2400      	movs	r4, #0
 8000c10:	4313      	orrs	r3, r2
 8000c12:	d100      	bne.n	8000c16 <__aeabi_dadd+0xfa>
 8000c14:	e1df      	b.n	8000fd6 <__aeabi_dadd+0x4ba>
 8000c16:	077b      	lsls	r3, r7, #29
 8000c18:	d100      	bne.n	8000c1c <__aeabi_dadd+0x100>
 8000c1a:	e332      	b.n	8001282 <__aeabi_dadd+0x766>
 8000c1c:	230f      	movs	r3, #15
 8000c1e:	003a      	movs	r2, r7
 8000c20:	403b      	ands	r3, r7
 8000c22:	2b04      	cmp	r3, #4
 8000c24:	d004      	beq.n	8000c30 <__aeabi_dadd+0x114>
 8000c26:	1d3a      	adds	r2, r7, #4
 8000c28:	42ba      	cmp	r2, r7
 8000c2a:	41bf      	sbcs	r7, r7
 8000c2c:	427f      	negs	r7, r7
 8000c2e:	19f6      	adds	r6, r6, r7
 8000c30:	0233      	lsls	r3, r6, #8
 8000c32:	d400      	bmi.n	8000c36 <__aeabi_dadd+0x11a>
 8000c34:	e323      	b.n	800127e <__aeabi_dadd+0x762>
 8000c36:	4b9c      	ldr	r3, [pc, #624]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000c38:	3401      	adds	r4, #1
 8000c3a:	429c      	cmp	r4, r3
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_dadd+0x124>
 8000c3e:	e0b4      	b.n	8000daa <__aeabi_dadd+0x28e>
 8000c40:	4b9a      	ldr	r3, [pc, #616]	@ (8000eac <__aeabi_dadd+0x390>)
 8000c42:	0564      	lsls	r4, r4, #21
 8000c44:	401e      	ands	r6, r3
 8000c46:	0d64      	lsrs	r4, r4, #21
 8000c48:	0777      	lsls	r7, r6, #29
 8000c4a:	08d2      	lsrs	r2, r2, #3
 8000c4c:	0276      	lsls	r6, r6, #9
 8000c4e:	4317      	orrs	r7, r2
 8000c50:	0b36      	lsrs	r6, r6, #12
 8000c52:	e0ac      	b.n	8000dae <__aeabi_dadd+0x292>
 8000c54:	2900      	cmp	r1, #0
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x13e>
 8000c58:	e07e      	b.n	8000d58 <__aeabi_dadd+0x23c>
 8000c5a:	4641      	mov	r1, r8
 8000c5c:	1b09      	subs	r1, r1, r4
 8000c5e:	2c00      	cmp	r4, #0
 8000c60:	d000      	beq.n	8000c64 <__aeabi_dadd+0x148>
 8000c62:	e160      	b.n	8000f26 <__aeabi_dadd+0x40a>
 8000c64:	0034      	movs	r4, r6
 8000c66:	4648      	mov	r0, r9
 8000c68:	4304      	orrs	r4, r0
 8000c6a:	d100      	bne.n	8000c6e <__aeabi_dadd+0x152>
 8000c6c:	e1c9      	b.n	8001002 <__aeabi_dadd+0x4e6>
 8000c6e:	1e4c      	subs	r4, r1, #1
 8000c70:	2901      	cmp	r1, #1
 8000c72:	d100      	bne.n	8000c76 <__aeabi_dadd+0x15a>
 8000c74:	e22e      	b.n	80010d4 <__aeabi_dadd+0x5b8>
 8000c76:	4d8c      	ldr	r5, [pc, #560]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000c78:	42a9      	cmp	r1, r5
 8000c7a:	d100      	bne.n	8000c7e <__aeabi_dadd+0x162>
 8000c7c:	e224      	b.n	80010c8 <__aeabi_dadd+0x5ac>
 8000c7e:	2701      	movs	r7, #1
 8000c80:	2c38      	cmp	r4, #56	@ 0x38
 8000c82:	dc11      	bgt.n	8000ca8 <__aeabi_dadd+0x18c>
 8000c84:	0021      	movs	r1, r4
 8000c86:	291f      	cmp	r1, #31
 8000c88:	dd00      	ble.n	8000c8c <__aeabi_dadd+0x170>
 8000c8a:	e20b      	b.n	80010a4 <__aeabi_dadd+0x588>
 8000c8c:	2420      	movs	r4, #32
 8000c8e:	0037      	movs	r7, r6
 8000c90:	4648      	mov	r0, r9
 8000c92:	1a64      	subs	r4, r4, r1
 8000c94:	40a7      	lsls	r7, r4
 8000c96:	40c8      	lsrs	r0, r1
 8000c98:	4307      	orrs	r7, r0
 8000c9a:	4648      	mov	r0, r9
 8000c9c:	40a0      	lsls	r0, r4
 8000c9e:	40ce      	lsrs	r6, r1
 8000ca0:	1e44      	subs	r4, r0, #1
 8000ca2:	41a0      	sbcs	r0, r4
 8000ca4:	1b9b      	subs	r3, r3, r6
 8000ca6:	4307      	orrs	r7, r0
 8000ca8:	1bd7      	subs	r7, r2, r7
 8000caa:	42ba      	cmp	r2, r7
 8000cac:	4192      	sbcs	r2, r2
 8000cae:	4252      	negs	r2, r2
 8000cb0:	4665      	mov	r5, ip
 8000cb2:	4644      	mov	r4, r8
 8000cb4:	1a9e      	subs	r6, r3, r2
 8000cb6:	e783      	b.n	8000bc0 <__aeabi_dadd+0xa4>
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	dc00      	bgt.n	8000cbe <__aeabi_dadd+0x1a2>
 8000cbc:	e09c      	b.n	8000df8 <__aeabi_dadd+0x2dc>
 8000cbe:	4647      	mov	r7, r8
 8000cc0:	2f00      	cmp	r7, #0
 8000cc2:	d167      	bne.n	8000d94 <__aeabi_dadd+0x278>
 8000cc4:	001f      	movs	r7, r3
 8000cc6:	4317      	orrs	r7, r2
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_dadd+0x1b0>
 8000cca:	e0e4      	b.n	8000e96 <__aeabi_dadd+0x37a>
 8000ccc:	1e48      	subs	r0, r1, #1
 8000cce:	2901      	cmp	r1, #1
 8000cd0:	d100      	bne.n	8000cd4 <__aeabi_dadd+0x1b8>
 8000cd2:	e19b      	b.n	800100c <__aeabi_dadd+0x4f0>
 8000cd4:	4f74      	ldr	r7, [pc, #464]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000cd6:	42b9      	cmp	r1, r7
 8000cd8:	d100      	bne.n	8000cdc <__aeabi_dadd+0x1c0>
 8000cda:	e0eb      	b.n	8000eb4 <__aeabi_dadd+0x398>
 8000cdc:	2701      	movs	r7, #1
 8000cde:	0001      	movs	r1, r0
 8000ce0:	2838      	cmp	r0, #56	@ 0x38
 8000ce2:	dc11      	bgt.n	8000d08 <__aeabi_dadd+0x1ec>
 8000ce4:	291f      	cmp	r1, #31
 8000ce6:	dd00      	ble.n	8000cea <__aeabi_dadd+0x1ce>
 8000ce8:	e1c7      	b.n	800107a <__aeabi_dadd+0x55e>
 8000cea:	2720      	movs	r7, #32
 8000cec:	1a78      	subs	r0, r7, r1
 8000cee:	001f      	movs	r7, r3
 8000cf0:	4684      	mov	ip, r0
 8000cf2:	4087      	lsls	r7, r0
 8000cf4:	0010      	movs	r0, r2
 8000cf6:	40c8      	lsrs	r0, r1
 8000cf8:	4307      	orrs	r7, r0
 8000cfa:	4660      	mov	r0, ip
 8000cfc:	4082      	lsls	r2, r0
 8000cfe:	40cb      	lsrs	r3, r1
 8000d00:	1e50      	subs	r0, r2, #1
 8000d02:	4182      	sbcs	r2, r0
 8000d04:	18f6      	adds	r6, r6, r3
 8000d06:	4317      	orrs	r7, r2
 8000d08:	444f      	add	r7, r9
 8000d0a:	454f      	cmp	r7, r9
 8000d0c:	4180      	sbcs	r0, r0
 8000d0e:	4240      	negs	r0, r0
 8000d10:	1836      	adds	r6, r6, r0
 8000d12:	0233      	lsls	r3, r6, #8
 8000d14:	d557      	bpl.n	8000dc6 <__aeabi_dadd+0x2aa>
 8000d16:	4b64      	ldr	r3, [pc, #400]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000d18:	3401      	adds	r4, #1
 8000d1a:	429c      	cmp	r4, r3
 8000d1c:	d045      	beq.n	8000daa <__aeabi_dadd+0x28e>
 8000d1e:	2101      	movs	r1, #1
 8000d20:	4b62      	ldr	r3, [pc, #392]	@ (8000eac <__aeabi_dadd+0x390>)
 8000d22:	087a      	lsrs	r2, r7, #1
 8000d24:	401e      	ands	r6, r3
 8000d26:	4039      	ands	r1, r7
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	07f7      	lsls	r7, r6, #31
 8000d2c:	4317      	orrs	r7, r2
 8000d2e:	0876      	lsrs	r6, r6, #1
 8000d30:	e771      	b.n	8000c16 <__aeabi_dadd+0xfa>
 8000d32:	001f      	movs	r7, r3
 8000d34:	4317      	orrs	r7, r2
 8000d36:	d100      	bne.n	8000d3a <__aeabi_dadd+0x21e>
 8000d38:	e0ad      	b.n	8000e96 <__aeabi_dadd+0x37a>
 8000d3a:	1e4f      	subs	r7, r1, #1
 8000d3c:	46bc      	mov	ip, r7
 8000d3e:	2901      	cmp	r1, #1
 8000d40:	d100      	bne.n	8000d44 <__aeabi_dadd+0x228>
 8000d42:	e182      	b.n	800104a <__aeabi_dadd+0x52e>
 8000d44:	4f58      	ldr	r7, [pc, #352]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000d46:	42b9      	cmp	r1, r7
 8000d48:	d100      	bne.n	8000d4c <__aeabi_dadd+0x230>
 8000d4a:	e190      	b.n	800106e <__aeabi_dadd+0x552>
 8000d4c:	4661      	mov	r1, ip
 8000d4e:	2701      	movs	r7, #1
 8000d50:	2938      	cmp	r1, #56	@ 0x38
 8000d52:	dd00      	ble.n	8000d56 <__aeabi_dadd+0x23a>
 8000d54:	e72e      	b.n	8000bb4 <__aeabi_dadd+0x98>
 8000d56:	e718      	b.n	8000b8a <__aeabi_dadd+0x6e>
 8000d58:	4f55      	ldr	r7, [pc, #340]	@ (8000eb0 <__aeabi_dadd+0x394>)
 8000d5a:	1c61      	adds	r1, r4, #1
 8000d5c:	4239      	tst	r1, r7
 8000d5e:	d000      	beq.n	8000d62 <__aeabi_dadd+0x246>
 8000d60:	e0d0      	b.n	8000f04 <__aeabi_dadd+0x3e8>
 8000d62:	0031      	movs	r1, r6
 8000d64:	4648      	mov	r0, r9
 8000d66:	001f      	movs	r7, r3
 8000d68:	4301      	orrs	r1, r0
 8000d6a:	4317      	orrs	r7, r2
 8000d6c:	2c00      	cmp	r4, #0
 8000d6e:	d000      	beq.n	8000d72 <__aeabi_dadd+0x256>
 8000d70:	e13d      	b.n	8000fee <__aeabi_dadd+0x4d2>
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d100      	bne.n	8000d78 <__aeabi_dadd+0x25c>
 8000d76:	e1bc      	b.n	80010f2 <__aeabi_dadd+0x5d6>
 8000d78:	2f00      	cmp	r7, #0
 8000d7a:	d000      	beq.n	8000d7e <__aeabi_dadd+0x262>
 8000d7c:	e1bf      	b.n	80010fe <__aeabi_dadd+0x5e2>
 8000d7e:	464b      	mov	r3, r9
 8000d80:	2100      	movs	r1, #0
 8000d82:	08d8      	lsrs	r0, r3, #3
 8000d84:	0777      	lsls	r7, r6, #29
 8000d86:	4307      	orrs	r7, r0
 8000d88:	08f0      	lsrs	r0, r6, #3
 8000d8a:	0306      	lsls	r6, r0, #12
 8000d8c:	054c      	lsls	r4, r1, #21
 8000d8e:	0b36      	lsrs	r6, r6, #12
 8000d90:	0d64      	lsrs	r4, r4, #21
 8000d92:	e00c      	b.n	8000dae <__aeabi_dadd+0x292>
 8000d94:	4f44      	ldr	r7, [pc, #272]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000d96:	42bc      	cmp	r4, r7
 8000d98:	d100      	bne.n	8000d9c <__aeabi_dadd+0x280>
 8000d9a:	e08b      	b.n	8000eb4 <__aeabi_dadd+0x398>
 8000d9c:	2701      	movs	r7, #1
 8000d9e:	2938      	cmp	r1, #56	@ 0x38
 8000da0:	dcb2      	bgt.n	8000d08 <__aeabi_dadd+0x1ec>
 8000da2:	2780      	movs	r7, #128	@ 0x80
 8000da4:	043f      	lsls	r7, r7, #16
 8000da6:	433b      	orrs	r3, r7
 8000da8:	e79c      	b.n	8000ce4 <__aeabi_dadd+0x1c8>
 8000daa:	2600      	movs	r6, #0
 8000dac:	2700      	movs	r7, #0
 8000dae:	0524      	lsls	r4, r4, #20
 8000db0:	4334      	orrs	r4, r6
 8000db2:	07ed      	lsls	r5, r5, #31
 8000db4:	432c      	orrs	r4, r5
 8000db6:	0038      	movs	r0, r7
 8000db8:	0021      	movs	r1, r4
 8000dba:	b002      	add	sp, #8
 8000dbc:	bce0      	pop	{r5, r6, r7}
 8000dbe:	46ba      	mov	sl, r7
 8000dc0:	46b1      	mov	r9, r6
 8000dc2:	46a8      	mov	r8, r5
 8000dc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dc6:	077b      	lsls	r3, r7, #29
 8000dc8:	d004      	beq.n	8000dd4 <__aeabi_dadd+0x2b8>
 8000dca:	230f      	movs	r3, #15
 8000dcc:	403b      	ands	r3, r7
 8000dce:	2b04      	cmp	r3, #4
 8000dd0:	d000      	beq.n	8000dd4 <__aeabi_dadd+0x2b8>
 8000dd2:	e728      	b.n	8000c26 <__aeabi_dadd+0x10a>
 8000dd4:	08f8      	lsrs	r0, r7, #3
 8000dd6:	4b34      	ldr	r3, [pc, #208]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000dd8:	0777      	lsls	r7, r6, #29
 8000dda:	4307      	orrs	r7, r0
 8000ddc:	08f0      	lsrs	r0, r6, #3
 8000dde:	429c      	cmp	r4, r3
 8000de0:	d000      	beq.n	8000de4 <__aeabi_dadd+0x2c8>
 8000de2:	e24a      	b.n	800127a <__aeabi_dadd+0x75e>
 8000de4:	003b      	movs	r3, r7
 8000de6:	4303      	orrs	r3, r0
 8000de8:	d059      	beq.n	8000e9e <__aeabi_dadd+0x382>
 8000dea:	2680      	movs	r6, #128	@ 0x80
 8000dec:	0336      	lsls	r6, r6, #12
 8000dee:	4306      	orrs	r6, r0
 8000df0:	0336      	lsls	r6, r6, #12
 8000df2:	4c2d      	ldr	r4, [pc, #180]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000df4:	0b36      	lsrs	r6, r6, #12
 8000df6:	e7da      	b.n	8000dae <__aeabi_dadd+0x292>
 8000df8:	2900      	cmp	r1, #0
 8000dfa:	d061      	beq.n	8000ec0 <__aeabi_dadd+0x3a4>
 8000dfc:	4641      	mov	r1, r8
 8000dfe:	1b09      	subs	r1, r1, r4
 8000e00:	2c00      	cmp	r4, #0
 8000e02:	d100      	bne.n	8000e06 <__aeabi_dadd+0x2ea>
 8000e04:	e0b9      	b.n	8000f7a <__aeabi_dadd+0x45e>
 8000e06:	4c28      	ldr	r4, [pc, #160]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000e08:	45a0      	cmp	r8, r4
 8000e0a:	d100      	bne.n	8000e0e <__aeabi_dadd+0x2f2>
 8000e0c:	e1a5      	b.n	800115a <__aeabi_dadd+0x63e>
 8000e0e:	2701      	movs	r7, #1
 8000e10:	2938      	cmp	r1, #56	@ 0x38
 8000e12:	dc13      	bgt.n	8000e3c <__aeabi_dadd+0x320>
 8000e14:	2480      	movs	r4, #128	@ 0x80
 8000e16:	0424      	lsls	r4, r4, #16
 8000e18:	4326      	orrs	r6, r4
 8000e1a:	291f      	cmp	r1, #31
 8000e1c:	dd00      	ble.n	8000e20 <__aeabi_dadd+0x304>
 8000e1e:	e1c8      	b.n	80011b2 <__aeabi_dadd+0x696>
 8000e20:	2420      	movs	r4, #32
 8000e22:	0037      	movs	r7, r6
 8000e24:	4648      	mov	r0, r9
 8000e26:	1a64      	subs	r4, r4, r1
 8000e28:	40a7      	lsls	r7, r4
 8000e2a:	40c8      	lsrs	r0, r1
 8000e2c:	4307      	orrs	r7, r0
 8000e2e:	4648      	mov	r0, r9
 8000e30:	40a0      	lsls	r0, r4
 8000e32:	40ce      	lsrs	r6, r1
 8000e34:	1e44      	subs	r4, r0, #1
 8000e36:	41a0      	sbcs	r0, r4
 8000e38:	199b      	adds	r3, r3, r6
 8000e3a:	4307      	orrs	r7, r0
 8000e3c:	18bf      	adds	r7, r7, r2
 8000e3e:	4297      	cmp	r7, r2
 8000e40:	4192      	sbcs	r2, r2
 8000e42:	4252      	negs	r2, r2
 8000e44:	4644      	mov	r4, r8
 8000e46:	18d6      	adds	r6, r2, r3
 8000e48:	e763      	b.n	8000d12 <__aeabi_dadd+0x1f6>
 8000e4a:	0038      	movs	r0, r7
 8000e4c:	f001 fe06 	bl	8002a5c <__clzsi2>
 8000e50:	0003      	movs	r3, r0
 8000e52:	3318      	adds	r3, #24
 8000e54:	2b1f      	cmp	r3, #31
 8000e56:	dc00      	bgt.n	8000e5a <__aeabi_dadd+0x33e>
 8000e58:	e6bf      	b.n	8000bda <__aeabi_dadd+0xbe>
 8000e5a:	003a      	movs	r2, r7
 8000e5c:	3808      	subs	r0, #8
 8000e5e:	4082      	lsls	r2, r0
 8000e60:	429c      	cmp	r4, r3
 8000e62:	dd00      	ble.n	8000e66 <__aeabi_dadd+0x34a>
 8000e64:	e083      	b.n	8000f6e <__aeabi_dadd+0x452>
 8000e66:	1b1b      	subs	r3, r3, r4
 8000e68:	1c58      	adds	r0, r3, #1
 8000e6a:	281f      	cmp	r0, #31
 8000e6c:	dc00      	bgt.n	8000e70 <__aeabi_dadd+0x354>
 8000e6e:	e1b4      	b.n	80011da <__aeabi_dadd+0x6be>
 8000e70:	0017      	movs	r7, r2
 8000e72:	3b1f      	subs	r3, #31
 8000e74:	40df      	lsrs	r7, r3
 8000e76:	2820      	cmp	r0, #32
 8000e78:	d005      	beq.n	8000e86 <__aeabi_dadd+0x36a>
 8000e7a:	2340      	movs	r3, #64	@ 0x40
 8000e7c:	1a1b      	subs	r3, r3, r0
 8000e7e:	409a      	lsls	r2, r3
 8000e80:	1e53      	subs	r3, r2, #1
 8000e82:	419a      	sbcs	r2, r3
 8000e84:	4317      	orrs	r7, r2
 8000e86:	2400      	movs	r4, #0
 8000e88:	2f00      	cmp	r7, #0
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_dadd+0x386>
 8000e8c:	077b      	lsls	r3, r7, #29
 8000e8e:	d000      	beq.n	8000e92 <__aeabi_dadd+0x376>
 8000e90:	e6c4      	b.n	8000c1c <__aeabi_dadd+0x100>
 8000e92:	0026      	movs	r6, r4
 8000e94:	e79e      	b.n	8000dd4 <__aeabi_dadd+0x2b8>
 8000e96:	464b      	mov	r3, r9
 8000e98:	000c      	movs	r4, r1
 8000e9a:	08d8      	lsrs	r0, r3, #3
 8000e9c:	e79b      	b.n	8000dd6 <__aeabi_dadd+0x2ba>
 8000e9e:	2700      	movs	r7, #0
 8000ea0:	4c01      	ldr	r4, [pc, #4]	@ (8000ea8 <__aeabi_dadd+0x38c>)
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	e783      	b.n	8000dae <__aeabi_dadd+0x292>
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	000007ff 	.word	0x000007ff
 8000eac:	ff7fffff 	.word	0xff7fffff
 8000eb0:	000007fe 	.word	0x000007fe
 8000eb4:	464b      	mov	r3, r9
 8000eb6:	0777      	lsls	r7, r6, #29
 8000eb8:	08d8      	lsrs	r0, r3, #3
 8000eba:	4307      	orrs	r7, r0
 8000ebc:	08f0      	lsrs	r0, r6, #3
 8000ebe:	e791      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 8000ec0:	4fcd      	ldr	r7, [pc, #820]	@ (80011f8 <__aeabi_dadd+0x6dc>)
 8000ec2:	1c61      	adds	r1, r4, #1
 8000ec4:	4239      	tst	r1, r7
 8000ec6:	d16b      	bne.n	8000fa0 <__aeabi_dadd+0x484>
 8000ec8:	0031      	movs	r1, r6
 8000eca:	4648      	mov	r0, r9
 8000ecc:	4301      	orrs	r1, r0
 8000ece:	2c00      	cmp	r4, #0
 8000ed0:	d000      	beq.n	8000ed4 <__aeabi_dadd+0x3b8>
 8000ed2:	e14b      	b.n	800116c <__aeabi_dadd+0x650>
 8000ed4:	001f      	movs	r7, r3
 8000ed6:	4317      	orrs	r7, r2
 8000ed8:	2900      	cmp	r1, #0
 8000eda:	d100      	bne.n	8000ede <__aeabi_dadd+0x3c2>
 8000edc:	e181      	b.n	80011e2 <__aeabi_dadd+0x6c6>
 8000ede:	2f00      	cmp	r7, #0
 8000ee0:	d100      	bne.n	8000ee4 <__aeabi_dadd+0x3c8>
 8000ee2:	e74c      	b.n	8000d7e <__aeabi_dadd+0x262>
 8000ee4:	444a      	add	r2, r9
 8000ee6:	454a      	cmp	r2, r9
 8000ee8:	4180      	sbcs	r0, r0
 8000eea:	18f6      	adds	r6, r6, r3
 8000eec:	4240      	negs	r0, r0
 8000eee:	1836      	adds	r6, r6, r0
 8000ef0:	0233      	lsls	r3, r6, #8
 8000ef2:	d500      	bpl.n	8000ef6 <__aeabi_dadd+0x3da>
 8000ef4:	e1b0      	b.n	8001258 <__aeabi_dadd+0x73c>
 8000ef6:	0017      	movs	r7, r2
 8000ef8:	4691      	mov	r9, r2
 8000efa:	4337      	orrs	r7, r6
 8000efc:	d000      	beq.n	8000f00 <__aeabi_dadd+0x3e4>
 8000efe:	e73e      	b.n	8000d7e <__aeabi_dadd+0x262>
 8000f00:	2600      	movs	r6, #0
 8000f02:	e754      	b.n	8000dae <__aeabi_dadd+0x292>
 8000f04:	4649      	mov	r1, r9
 8000f06:	1a89      	subs	r1, r1, r2
 8000f08:	4688      	mov	r8, r1
 8000f0a:	45c1      	cmp	r9, r8
 8000f0c:	41bf      	sbcs	r7, r7
 8000f0e:	1af1      	subs	r1, r6, r3
 8000f10:	427f      	negs	r7, r7
 8000f12:	1bc9      	subs	r1, r1, r7
 8000f14:	020f      	lsls	r7, r1, #8
 8000f16:	d461      	bmi.n	8000fdc <__aeabi_dadd+0x4c0>
 8000f18:	4647      	mov	r7, r8
 8000f1a:	430f      	orrs	r7, r1
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_dadd+0x404>
 8000f1e:	e0bd      	b.n	800109c <__aeabi_dadd+0x580>
 8000f20:	000e      	movs	r6, r1
 8000f22:	4647      	mov	r7, r8
 8000f24:	e651      	b.n	8000bca <__aeabi_dadd+0xae>
 8000f26:	4cb5      	ldr	r4, [pc, #724]	@ (80011fc <__aeabi_dadd+0x6e0>)
 8000f28:	45a0      	cmp	r8, r4
 8000f2a:	d100      	bne.n	8000f2e <__aeabi_dadd+0x412>
 8000f2c:	e100      	b.n	8001130 <__aeabi_dadd+0x614>
 8000f2e:	2701      	movs	r7, #1
 8000f30:	2938      	cmp	r1, #56	@ 0x38
 8000f32:	dd00      	ble.n	8000f36 <__aeabi_dadd+0x41a>
 8000f34:	e6b8      	b.n	8000ca8 <__aeabi_dadd+0x18c>
 8000f36:	2480      	movs	r4, #128	@ 0x80
 8000f38:	0424      	lsls	r4, r4, #16
 8000f3a:	4326      	orrs	r6, r4
 8000f3c:	e6a3      	b.n	8000c86 <__aeabi_dadd+0x16a>
 8000f3e:	4eb0      	ldr	r6, [pc, #704]	@ (8001200 <__aeabi_dadd+0x6e4>)
 8000f40:	1ae4      	subs	r4, r4, r3
 8000f42:	4016      	ands	r6, r2
 8000f44:	077b      	lsls	r3, r7, #29
 8000f46:	d000      	beq.n	8000f4a <__aeabi_dadd+0x42e>
 8000f48:	e73f      	b.n	8000dca <__aeabi_dadd+0x2ae>
 8000f4a:	e743      	b.n	8000dd4 <__aeabi_dadd+0x2b8>
 8000f4c:	000f      	movs	r7, r1
 8000f4e:	0018      	movs	r0, r3
 8000f50:	3f20      	subs	r7, #32
 8000f52:	40f8      	lsrs	r0, r7
 8000f54:	4684      	mov	ip, r0
 8000f56:	2920      	cmp	r1, #32
 8000f58:	d003      	beq.n	8000f62 <__aeabi_dadd+0x446>
 8000f5a:	2740      	movs	r7, #64	@ 0x40
 8000f5c:	1a79      	subs	r1, r7, r1
 8000f5e:	408b      	lsls	r3, r1
 8000f60:	431a      	orrs	r2, r3
 8000f62:	1e53      	subs	r3, r2, #1
 8000f64:	419a      	sbcs	r2, r3
 8000f66:	4663      	mov	r3, ip
 8000f68:	0017      	movs	r7, r2
 8000f6a:	431f      	orrs	r7, r3
 8000f6c:	e622      	b.n	8000bb4 <__aeabi_dadd+0x98>
 8000f6e:	48a4      	ldr	r0, [pc, #656]	@ (8001200 <__aeabi_dadd+0x6e4>)
 8000f70:	1ae1      	subs	r1, r4, r3
 8000f72:	4010      	ands	r0, r2
 8000f74:	0747      	lsls	r7, r0, #29
 8000f76:	08c0      	lsrs	r0, r0, #3
 8000f78:	e707      	b.n	8000d8a <__aeabi_dadd+0x26e>
 8000f7a:	0034      	movs	r4, r6
 8000f7c:	4648      	mov	r0, r9
 8000f7e:	4304      	orrs	r4, r0
 8000f80:	d100      	bne.n	8000f84 <__aeabi_dadd+0x468>
 8000f82:	e0fa      	b.n	800117a <__aeabi_dadd+0x65e>
 8000f84:	1e4c      	subs	r4, r1, #1
 8000f86:	2901      	cmp	r1, #1
 8000f88:	d100      	bne.n	8000f8c <__aeabi_dadd+0x470>
 8000f8a:	e0d7      	b.n	800113c <__aeabi_dadd+0x620>
 8000f8c:	4f9b      	ldr	r7, [pc, #620]	@ (80011fc <__aeabi_dadd+0x6e0>)
 8000f8e:	42b9      	cmp	r1, r7
 8000f90:	d100      	bne.n	8000f94 <__aeabi_dadd+0x478>
 8000f92:	e0e2      	b.n	800115a <__aeabi_dadd+0x63e>
 8000f94:	2701      	movs	r7, #1
 8000f96:	2c38      	cmp	r4, #56	@ 0x38
 8000f98:	dd00      	ble.n	8000f9c <__aeabi_dadd+0x480>
 8000f9a:	e74f      	b.n	8000e3c <__aeabi_dadd+0x320>
 8000f9c:	0021      	movs	r1, r4
 8000f9e:	e73c      	b.n	8000e1a <__aeabi_dadd+0x2fe>
 8000fa0:	4c96      	ldr	r4, [pc, #600]	@ (80011fc <__aeabi_dadd+0x6e0>)
 8000fa2:	42a1      	cmp	r1, r4
 8000fa4:	d100      	bne.n	8000fa8 <__aeabi_dadd+0x48c>
 8000fa6:	e0dd      	b.n	8001164 <__aeabi_dadd+0x648>
 8000fa8:	444a      	add	r2, r9
 8000faa:	454a      	cmp	r2, r9
 8000fac:	4180      	sbcs	r0, r0
 8000fae:	18f3      	adds	r3, r6, r3
 8000fb0:	4240      	negs	r0, r0
 8000fb2:	1818      	adds	r0, r3, r0
 8000fb4:	07c7      	lsls	r7, r0, #31
 8000fb6:	0852      	lsrs	r2, r2, #1
 8000fb8:	4317      	orrs	r7, r2
 8000fba:	0846      	lsrs	r6, r0, #1
 8000fbc:	0752      	lsls	r2, r2, #29
 8000fbe:	d005      	beq.n	8000fcc <__aeabi_dadd+0x4b0>
 8000fc0:	220f      	movs	r2, #15
 8000fc2:	000c      	movs	r4, r1
 8000fc4:	403a      	ands	r2, r7
 8000fc6:	2a04      	cmp	r2, #4
 8000fc8:	d000      	beq.n	8000fcc <__aeabi_dadd+0x4b0>
 8000fca:	e62c      	b.n	8000c26 <__aeabi_dadd+0x10a>
 8000fcc:	0776      	lsls	r6, r6, #29
 8000fce:	08ff      	lsrs	r7, r7, #3
 8000fd0:	4337      	orrs	r7, r6
 8000fd2:	0900      	lsrs	r0, r0, #4
 8000fd4:	e6d9      	b.n	8000d8a <__aeabi_dadd+0x26e>
 8000fd6:	2700      	movs	r7, #0
 8000fd8:	2600      	movs	r6, #0
 8000fda:	e6e8      	b.n	8000dae <__aeabi_dadd+0x292>
 8000fdc:	4649      	mov	r1, r9
 8000fde:	1a57      	subs	r7, r2, r1
 8000fe0:	42ba      	cmp	r2, r7
 8000fe2:	4192      	sbcs	r2, r2
 8000fe4:	1b9e      	subs	r6, r3, r6
 8000fe6:	4252      	negs	r2, r2
 8000fe8:	4665      	mov	r5, ip
 8000fea:	1ab6      	subs	r6, r6, r2
 8000fec:	e5ed      	b.n	8000bca <__aeabi_dadd+0xae>
 8000fee:	2900      	cmp	r1, #0
 8000ff0:	d000      	beq.n	8000ff4 <__aeabi_dadd+0x4d8>
 8000ff2:	e0c6      	b.n	8001182 <__aeabi_dadd+0x666>
 8000ff4:	2f00      	cmp	r7, #0
 8000ff6:	d167      	bne.n	80010c8 <__aeabi_dadd+0x5ac>
 8000ff8:	2680      	movs	r6, #128	@ 0x80
 8000ffa:	2500      	movs	r5, #0
 8000ffc:	4c7f      	ldr	r4, [pc, #508]	@ (80011fc <__aeabi_dadd+0x6e0>)
 8000ffe:	0336      	lsls	r6, r6, #12
 8001000:	e6d5      	b.n	8000dae <__aeabi_dadd+0x292>
 8001002:	4665      	mov	r5, ip
 8001004:	000c      	movs	r4, r1
 8001006:	001e      	movs	r6, r3
 8001008:	08d0      	lsrs	r0, r2, #3
 800100a:	e6e4      	b.n	8000dd6 <__aeabi_dadd+0x2ba>
 800100c:	444a      	add	r2, r9
 800100e:	454a      	cmp	r2, r9
 8001010:	4180      	sbcs	r0, r0
 8001012:	18f3      	adds	r3, r6, r3
 8001014:	4240      	negs	r0, r0
 8001016:	1818      	adds	r0, r3, r0
 8001018:	0011      	movs	r1, r2
 800101a:	0203      	lsls	r3, r0, #8
 800101c:	d400      	bmi.n	8001020 <__aeabi_dadd+0x504>
 800101e:	e096      	b.n	800114e <__aeabi_dadd+0x632>
 8001020:	4b77      	ldr	r3, [pc, #476]	@ (8001200 <__aeabi_dadd+0x6e4>)
 8001022:	0849      	lsrs	r1, r1, #1
 8001024:	4018      	ands	r0, r3
 8001026:	07c3      	lsls	r3, r0, #31
 8001028:	430b      	orrs	r3, r1
 800102a:	0844      	lsrs	r4, r0, #1
 800102c:	0749      	lsls	r1, r1, #29
 800102e:	d100      	bne.n	8001032 <__aeabi_dadd+0x516>
 8001030:	e129      	b.n	8001286 <__aeabi_dadd+0x76a>
 8001032:	220f      	movs	r2, #15
 8001034:	401a      	ands	r2, r3
 8001036:	2a04      	cmp	r2, #4
 8001038:	d100      	bne.n	800103c <__aeabi_dadd+0x520>
 800103a:	e0ea      	b.n	8001212 <__aeabi_dadd+0x6f6>
 800103c:	1d1f      	adds	r7, r3, #4
 800103e:	429f      	cmp	r7, r3
 8001040:	41b6      	sbcs	r6, r6
 8001042:	4276      	negs	r6, r6
 8001044:	1936      	adds	r6, r6, r4
 8001046:	2402      	movs	r4, #2
 8001048:	e6c4      	b.n	8000dd4 <__aeabi_dadd+0x2b8>
 800104a:	4649      	mov	r1, r9
 800104c:	1a8f      	subs	r7, r1, r2
 800104e:	45b9      	cmp	r9, r7
 8001050:	4180      	sbcs	r0, r0
 8001052:	1af6      	subs	r6, r6, r3
 8001054:	4240      	negs	r0, r0
 8001056:	1a36      	subs	r6, r6, r0
 8001058:	0233      	lsls	r3, r6, #8
 800105a:	d406      	bmi.n	800106a <__aeabi_dadd+0x54e>
 800105c:	0773      	lsls	r3, r6, #29
 800105e:	08ff      	lsrs	r7, r7, #3
 8001060:	2101      	movs	r1, #1
 8001062:	431f      	orrs	r7, r3
 8001064:	08f0      	lsrs	r0, r6, #3
 8001066:	e690      	b.n	8000d8a <__aeabi_dadd+0x26e>
 8001068:	4665      	mov	r5, ip
 800106a:	2401      	movs	r4, #1
 800106c:	e5ab      	b.n	8000bc6 <__aeabi_dadd+0xaa>
 800106e:	464b      	mov	r3, r9
 8001070:	0777      	lsls	r7, r6, #29
 8001072:	08d8      	lsrs	r0, r3, #3
 8001074:	4307      	orrs	r7, r0
 8001076:	08f0      	lsrs	r0, r6, #3
 8001078:	e6b4      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 800107a:	000f      	movs	r7, r1
 800107c:	0018      	movs	r0, r3
 800107e:	3f20      	subs	r7, #32
 8001080:	40f8      	lsrs	r0, r7
 8001082:	4684      	mov	ip, r0
 8001084:	2920      	cmp	r1, #32
 8001086:	d003      	beq.n	8001090 <__aeabi_dadd+0x574>
 8001088:	2740      	movs	r7, #64	@ 0x40
 800108a:	1a79      	subs	r1, r7, r1
 800108c:	408b      	lsls	r3, r1
 800108e:	431a      	orrs	r2, r3
 8001090:	1e53      	subs	r3, r2, #1
 8001092:	419a      	sbcs	r2, r3
 8001094:	4663      	mov	r3, ip
 8001096:	0017      	movs	r7, r2
 8001098:	431f      	orrs	r7, r3
 800109a:	e635      	b.n	8000d08 <__aeabi_dadd+0x1ec>
 800109c:	2500      	movs	r5, #0
 800109e:	2400      	movs	r4, #0
 80010a0:	2600      	movs	r6, #0
 80010a2:	e684      	b.n	8000dae <__aeabi_dadd+0x292>
 80010a4:	000c      	movs	r4, r1
 80010a6:	0035      	movs	r5, r6
 80010a8:	3c20      	subs	r4, #32
 80010aa:	40e5      	lsrs	r5, r4
 80010ac:	2920      	cmp	r1, #32
 80010ae:	d005      	beq.n	80010bc <__aeabi_dadd+0x5a0>
 80010b0:	2440      	movs	r4, #64	@ 0x40
 80010b2:	1a61      	subs	r1, r4, r1
 80010b4:	408e      	lsls	r6, r1
 80010b6:	4649      	mov	r1, r9
 80010b8:	4331      	orrs	r1, r6
 80010ba:	4689      	mov	r9, r1
 80010bc:	4648      	mov	r0, r9
 80010be:	1e41      	subs	r1, r0, #1
 80010c0:	4188      	sbcs	r0, r1
 80010c2:	0007      	movs	r7, r0
 80010c4:	432f      	orrs	r7, r5
 80010c6:	e5ef      	b.n	8000ca8 <__aeabi_dadd+0x18c>
 80010c8:	08d2      	lsrs	r2, r2, #3
 80010ca:	075f      	lsls	r7, r3, #29
 80010cc:	4665      	mov	r5, ip
 80010ce:	4317      	orrs	r7, r2
 80010d0:	08d8      	lsrs	r0, r3, #3
 80010d2:	e687      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 80010d4:	1a17      	subs	r7, r2, r0
 80010d6:	42ba      	cmp	r2, r7
 80010d8:	4192      	sbcs	r2, r2
 80010da:	1b9e      	subs	r6, r3, r6
 80010dc:	4252      	negs	r2, r2
 80010de:	1ab6      	subs	r6, r6, r2
 80010e0:	0233      	lsls	r3, r6, #8
 80010e2:	d4c1      	bmi.n	8001068 <__aeabi_dadd+0x54c>
 80010e4:	0773      	lsls	r3, r6, #29
 80010e6:	08ff      	lsrs	r7, r7, #3
 80010e8:	4665      	mov	r5, ip
 80010ea:	2101      	movs	r1, #1
 80010ec:	431f      	orrs	r7, r3
 80010ee:	08f0      	lsrs	r0, r6, #3
 80010f0:	e64b      	b.n	8000d8a <__aeabi_dadd+0x26e>
 80010f2:	2f00      	cmp	r7, #0
 80010f4:	d07b      	beq.n	80011ee <__aeabi_dadd+0x6d2>
 80010f6:	4665      	mov	r5, ip
 80010f8:	001e      	movs	r6, r3
 80010fa:	4691      	mov	r9, r2
 80010fc:	e63f      	b.n	8000d7e <__aeabi_dadd+0x262>
 80010fe:	1a81      	subs	r1, r0, r2
 8001100:	4688      	mov	r8, r1
 8001102:	45c1      	cmp	r9, r8
 8001104:	41a4      	sbcs	r4, r4
 8001106:	1af1      	subs	r1, r6, r3
 8001108:	4264      	negs	r4, r4
 800110a:	1b09      	subs	r1, r1, r4
 800110c:	2480      	movs	r4, #128	@ 0x80
 800110e:	0424      	lsls	r4, r4, #16
 8001110:	4221      	tst	r1, r4
 8001112:	d077      	beq.n	8001204 <__aeabi_dadd+0x6e8>
 8001114:	1a10      	subs	r0, r2, r0
 8001116:	4282      	cmp	r2, r0
 8001118:	4192      	sbcs	r2, r2
 800111a:	0007      	movs	r7, r0
 800111c:	1b9e      	subs	r6, r3, r6
 800111e:	4252      	negs	r2, r2
 8001120:	1ab6      	subs	r6, r6, r2
 8001122:	4337      	orrs	r7, r6
 8001124:	d000      	beq.n	8001128 <__aeabi_dadd+0x60c>
 8001126:	e0a0      	b.n	800126a <__aeabi_dadd+0x74e>
 8001128:	4665      	mov	r5, ip
 800112a:	2400      	movs	r4, #0
 800112c:	2600      	movs	r6, #0
 800112e:	e63e      	b.n	8000dae <__aeabi_dadd+0x292>
 8001130:	075f      	lsls	r7, r3, #29
 8001132:	08d2      	lsrs	r2, r2, #3
 8001134:	4665      	mov	r5, ip
 8001136:	4317      	orrs	r7, r2
 8001138:	08d8      	lsrs	r0, r3, #3
 800113a:	e653      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 800113c:	1881      	adds	r1, r0, r2
 800113e:	4291      	cmp	r1, r2
 8001140:	4192      	sbcs	r2, r2
 8001142:	18f0      	adds	r0, r6, r3
 8001144:	4252      	negs	r2, r2
 8001146:	1880      	adds	r0, r0, r2
 8001148:	0203      	lsls	r3, r0, #8
 800114a:	d500      	bpl.n	800114e <__aeabi_dadd+0x632>
 800114c:	e768      	b.n	8001020 <__aeabi_dadd+0x504>
 800114e:	0747      	lsls	r7, r0, #29
 8001150:	08c9      	lsrs	r1, r1, #3
 8001152:	430f      	orrs	r7, r1
 8001154:	08c0      	lsrs	r0, r0, #3
 8001156:	2101      	movs	r1, #1
 8001158:	e617      	b.n	8000d8a <__aeabi_dadd+0x26e>
 800115a:	08d2      	lsrs	r2, r2, #3
 800115c:	075f      	lsls	r7, r3, #29
 800115e:	4317      	orrs	r7, r2
 8001160:	08d8      	lsrs	r0, r3, #3
 8001162:	e63f      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 8001164:	000c      	movs	r4, r1
 8001166:	2600      	movs	r6, #0
 8001168:	2700      	movs	r7, #0
 800116a:	e620      	b.n	8000dae <__aeabi_dadd+0x292>
 800116c:	2900      	cmp	r1, #0
 800116e:	d156      	bne.n	800121e <__aeabi_dadd+0x702>
 8001170:	075f      	lsls	r7, r3, #29
 8001172:	08d2      	lsrs	r2, r2, #3
 8001174:	4317      	orrs	r7, r2
 8001176:	08d8      	lsrs	r0, r3, #3
 8001178:	e634      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 800117a:	000c      	movs	r4, r1
 800117c:	001e      	movs	r6, r3
 800117e:	08d0      	lsrs	r0, r2, #3
 8001180:	e629      	b.n	8000dd6 <__aeabi_dadd+0x2ba>
 8001182:	08c1      	lsrs	r1, r0, #3
 8001184:	0770      	lsls	r0, r6, #29
 8001186:	4301      	orrs	r1, r0
 8001188:	08f0      	lsrs	r0, r6, #3
 800118a:	2f00      	cmp	r7, #0
 800118c:	d062      	beq.n	8001254 <__aeabi_dadd+0x738>
 800118e:	2480      	movs	r4, #128	@ 0x80
 8001190:	0324      	lsls	r4, r4, #12
 8001192:	4220      	tst	r0, r4
 8001194:	d007      	beq.n	80011a6 <__aeabi_dadd+0x68a>
 8001196:	08de      	lsrs	r6, r3, #3
 8001198:	4226      	tst	r6, r4
 800119a:	d104      	bne.n	80011a6 <__aeabi_dadd+0x68a>
 800119c:	4665      	mov	r5, ip
 800119e:	0030      	movs	r0, r6
 80011a0:	08d1      	lsrs	r1, r2, #3
 80011a2:	075b      	lsls	r3, r3, #29
 80011a4:	4319      	orrs	r1, r3
 80011a6:	0f4f      	lsrs	r7, r1, #29
 80011a8:	00c9      	lsls	r1, r1, #3
 80011aa:	08c9      	lsrs	r1, r1, #3
 80011ac:	077f      	lsls	r7, r7, #29
 80011ae:	430f      	orrs	r7, r1
 80011b0:	e618      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 80011b2:	000c      	movs	r4, r1
 80011b4:	0030      	movs	r0, r6
 80011b6:	3c20      	subs	r4, #32
 80011b8:	40e0      	lsrs	r0, r4
 80011ba:	4684      	mov	ip, r0
 80011bc:	2920      	cmp	r1, #32
 80011be:	d005      	beq.n	80011cc <__aeabi_dadd+0x6b0>
 80011c0:	2440      	movs	r4, #64	@ 0x40
 80011c2:	1a61      	subs	r1, r4, r1
 80011c4:	408e      	lsls	r6, r1
 80011c6:	4649      	mov	r1, r9
 80011c8:	4331      	orrs	r1, r6
 80011ca:	4689      	mov	r9, r1
 80011cc:	4648      	mov	r0, r9
 80011ce:	1e41      	subs	r1, r0, #1
 80011d0:	4188      	sbcs	r0, r1
 80011d2:	4661      	mov	r1, ip
 80011d4:	0007      	movs	r7, r0
 80011d6:	430f      	orrs	r7, r1
 80011d8:	e630      	b.n	8000e3c <__aeabi_dadd+0x320>
 80011da:	2120      	movs	r1, #32
 80011dc:	2700      	movs	r7, #0
 80011de:	1a09      	subs	r1, r1, r0
 80011e0:	e50e      	b.n	8000c00 <__aeabi_dadd+0xe4>
 80011e2:	001e      	movs	r6, r3
 80011e4:	2f00      	cmp	r7, #0
 80011e6:	d000      	beq.n	80011ea <__aeabi_dadd+0x6ce>
 80011e8:	e522      	b.n	8000c30 <__aeabi_dadd+0x114>
 80011ea:	2400      	movs	r4, #0
 80011ec:	e758      	b.n	80010a0 <__aeabi_dadd+0x584>
 80011ee:	2500      	movs	r5, #0
 80011f0:	2400      	movs	r4, #0
 80011f2:	2600      	movs	r6, #0
 80011f4:	e5db      	b.n	8000dae <__aeabi_dadd+0x292>
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	000007fe 	.word	0x000007fe
 80011fc:	000007ff 	.word	0x000007ff
 8001200:	ff7fffff 	.word	0xff7fffff
 8001204:	4647      	mov	r7, r8
 8001206:	430f      	orrs	r7, r1
 8001208:	d100      	bne.n	800120c <__aeabi_dadd+0x6f0>
 800120a:	e747      	b.n	800109c <__aeabi_dadd+0x580>
 800120c:	000e      	movs	r6, r1
 800120e:	46c1      	mov	r9, r8
 8001210:	e5b5      	b.n	8000d7e <__aeabi_dadd+0x262>
 8001212:	08df      	lsrs	r7, r3, #3
 8001214:	0764      	lsls	r4, r4, #29
 8001216:	2102      	movs	r1, #2
 8001218:	4327      	orrs	r7, r4
 800121a:	0900      	lsrs	r0, r0, #4
 800121c:	e5b5      	b.n	8000d8a <__aeabi_dadd+0x26e>
 800121e:	0019      	movs	r1, r3
 8001220:	08c0      	lsrs	r0, r0, #3
 8001222:	0777      	lsls	r7, r6, #29
 8001224:	4307      	orrs	r7, r0
 8001226:	4311      	orrs	r1, r2
 8001228:	08f0      	lsrs	r0, r6, #3
 800122a:	2900      	cmp	r1, #0
 800122c:	d100      	bne.n	8001230 <__aeabi_dadd+0x714>
 800122e:	e5d9      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 8001230:	2180      	movs	r1, #128	@ 0x80
 8001232:	0309      	lsls	r1, r1, #12
 8001234:	4208      	tst	r0, r1
 8001236:	d007      	beq.n	8001248 <__aeabi_dadd+0x72c>
 8001238:	08dc      	lsrs	r4, r3, #3
 800123a:	420c      	tst	r4, r1
 800123c:	d104      	bne.n	8001248 <__aeabi_dadd+0x72c>
 800123e:	08d2      	lsrs	r2, r2, #3
 8001240:	075b      	lsls	r3, r3, #29
 8001242:	431a      	orrs	r2, r3
 8001244:	0017      	movs	r7, r2
 8001246:	0020      	movs	r0, r4
 8001248:	0f7b      	lsrs	r3, r7, #29
 800124a:	00ff      	lsls	r7, r7, #3
 800124c:	08ff      	lsrs	r7, r7, #3
 800124e:	075b      	lsls	r3, r3, #29
 8001250:	431f      	orrs	r7, r3
 8001252:	e5c7      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 8001254:	000f      	movs	r7, r1
 8001256:	e5c5      	b.n	8000de4 <__aeabi_dadd+0x2c8>
 8001258:	4b12      	ldr	r3, [pc, #72]	@ (80012a4 <__aeabi_dadd+0x788>)
 800125a:	08d2      	lsrs	r2, r2, #3
 800125c:	4033      	ands	r3, r6
 800125e:	075f      	lsls	r7, r3, #29
 8001260:	025b      	lsls	r3, r3, #9
 8001262:	2401      	movs	r4, #1
 8001264:	4317      	orrs	r7, r2
 8001266:	0b1e      	lsrs	r6, r3, #12
 8001268:	e5a1      	b.n	8000dae <__aeabi_dadd+0x292>
 800126a:	4226      	tst	r6, r4
 800126c:	d012      	beq.n	8001294 <__aeabi_dadd+0x778>
 800126e:	4b0d      	ldr	r3, [pc, #52]	@ (80012a4 <__aeabi_dadd+0x788>)
 8001270:	4665      	mov	r5, ip
 8001272:	0002      	movs	r2, r0
 8001274:	2401      	movs	r4, #1
 8001276:	401e      	ands	r6, r3
 8001278:	e4e6      	b.n	8000c48 <__aeabi_dadd+0x12c>
 800127a:	0021      	movs	r1, r4
 800127c:	e585      	b.n	8000d8a <__aeabi_dadd+0x26e>
 800127e:	0017      	movs	r7, r2
 8001280:	e5a8      	b.n	8000dd4 <__aeabi_dadd+0x2b8>
 8001282:	003a      	movs	r2, r7
 8001284:	e4d4      	b.n	8000c30 <__aeabi_dadd+0x114>
 8001286:	08db      	lsrs	r3, r3, #3
 8001288:	0764      	lsls	r4, r4, #29
 800128a:	431c      	orrs	r4, r3
 800128c:	0027      	movs	r7, r4
 800128e:	2102      	movs	r1, #2
 8001290:	0900      	lsrs	r0, r0, #4
 8001292:	e57a      	b.n	8000d8a <__aeabi_dadd+0x26e>
 8001294:	08c0      	lsrs	r0, r0, #3
 8001296:	0777      	lsls	r7, r6, #29
 8001298:	4307      	orrs	r7, r0
 800129a:	4665      	mov	r5, ip
 800129c:	2100      	movs	r1, #0
 800129e:	08f0      	lsrs	r0, r6, #3
 80012a0:	e573      	b.n	8000d8a <__aeabi_dadd+0x26e>
 80012a2:	46c0      	nop			@ (mov r8, r8)
 80012a4:	ff7fffff 	.word	0xff7fffff

080012a8 <__aeabi_ddiv>:
 80012a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012aa:	46de      	mov	lr, fp
 80012ac:	4645      	mov	r5, r8
 80012ae:	4657      	mov	r7, sl
 80012b0:	464e      	mov	r6, r9
 80012b2:	b5e0      	push	{r5, r6, r7, lr}
 80012b4:	b087      	sub	sp, #28
 80012b6:	9200      	str	r2, [sp, #0]
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	030b      	lsls	r3, r1, #12
 80012bc:	0b1b      	lsrs	r3, r3, #12
 80012be:	469b      	mov	fp, r3
 80012c0:	0fca      	lsrs	r2, r1, #31
 80012c2:	004b      	lsls	r3, r1, #1
 80012c4:	0004      	movs	r4, r0
 80012c6:	4680      	mov	r8, r0
 80012c8:	0d5b      	lsrs	r3, r3, #21
 80012ca:	9202      	str	r2, [sp, #8]
 80012cc:	d100      	bne.n	80012d0 <__aeabi_ddiv+0x28>
 80012ce:	e098      	b.n	8001402 <__aeabi_ddiv+0x15a>
 80012d0:	4a7c      	ldr	r2, [pc, #496]	@ (80014c4 <__aeabi_ddiv+0x21c>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d037      	beq.n	8001346 <__aeabi_ddiv+0x9e>
 80012d6:	4659      	mov	r1, fp
 80012d8:	0f42      	lsrs	r2, r0, #29
 80012da:	00c9      	lsls	r1, r1, #3
 80012dc:	430a      	orrs	r2, r1
 80012de:	2180      	movs	r1, #128	@ 0x80
 80012e0:	0409      	lsls	r1, r1, #16
 80012e2:	4311      	orrs	r1, r2
 80012e4:	00c2      	lsls	r2, r0, #3
 80012e6:	4690      	mov	r8, r2
 80012e8:	4a77      	ldr	r2, [pc, #476]	@ (80014c8 <__aeabi_ddiv+0x220>)
 80012ea:	4689      	mov	r9, r1
 80012ec:	4692      	mov	sl, r2
 80012ee:	449a      	add	sl, r3
 80012f0:	2300      	movs	r3, #0
 80012f2:	2400      	movs	r4, #0
 80012f4:	9303      	str	r3, [sp, #12]
 80012f6:	9e00      	ldr	r6, [sp, #0]
 80012f8:	9f01      	ldr	r7, [sp, #4]
 80012fa:	033b      	lsls	r3, r7, #12
 80012fc:	0b1b      	lsrs	r3, r3, #12
 80012fe:	469b      	mov	fp, r3
 8001300:	007b      	lsls	r3, r7, #1
 8001302:	0030      	movs	r0, r6
 8001304:	0d5b      	lsrs	r3, r3, #21
 8001306:	0ffd      	lsrs	r5, r7, #31
 8001308:	2b00      	cmp	r3, #0
 800130a:	d059      	beq.n	80013c0 <__aeabi_ddiv+0x118>
 800130c:	4a6d      	ldr	r2, [pc, #436]	@ (80014c4 <__aeabi_ddiv+0x21c>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d048      	beq.n	80013a4 <__aeabi_ddiv+0xfc>
 8001312:	4659      	mov	r1, fp
 8001314:	0f72      	lsrs	r2, r6, #29
 8001316:	00c9      	lsls	r1, r1, #3
 8001318:	430a      	orrs	r2, r1
 800131a:	2180      	movs	r1, #128	@ 0x80
 800131c:	0409      	lsls	r1, r1, #16
 800131e:	4311      	orrs	r1, r2
 8001320:	468b      	mov	fp, r1
 8001322:	4969      	ldr	r1, [pc, #420]	@ (80014c8 <__aeabi_ddiv+0x220>)
 8001324:	00f2      	lsls	r2, r6, #3
 8001326:	468c      	mov	ip, r1
 8001328:	4651      	mov	r1, sl
 800132a:	4463      	add	r3, ip
 800132c:	1acb      	subs	r3, r1, r3
 800132e:	469a      	mov	sl, r3
 8001330:	2100      	movs	r1, #0
 8001332:	9e02      	ldr	r6, [sp, #8]
 8001334:	406e      	eors	r6, r5
 8001336:	b2f6      	uxtb	r6, r6
 8001338:	2c0f      	cmp	r4, #15
 800133a:	d900      	bls.n	800133e <__aeabi_ddiv+0x96>
 800133c:	e0ce      	b.n	80014dc <__aeabi_ddiv+0x234>
 800133e:	4b63      	ldr	r3, [pc, #396]	@ (80014cc <__aeabi_ddiv+0x224>)
 8001340:	00a4      	lsls	r4, r4, #2
 8001342:	591b      	ldr	r3, [r3, r4]
 8001344:	469f      	mov	pc, r3
 8001346:	465a      	mov	r2, fp
 8001348:	4302      	orrs	r2, r0
 800134a:	4691      	mov	r9, r2
 800134c:	d000      	beq.n	8001350 <__aeabi_ddiv+0xa8>
 800134e:	e090      	b.n	8001472 <__aeabi_ddiv+0x1ca>
 8001350:	469a      	mov	sl, r3
 8001352:	2302      	movs	r3, #2
 8001354:	4690      	mov	r8, r2
 8001356:	2408      	movs	r4, #8
 8001358:	9303      	str	r3, [sp, #12]
 800135a:	e7cc      	b.n	80012f6 <__aeabi_ddiv+0x4e>
 800135c:	46cb      	mov	fp, r9
 800135e:	4642      	mov	r2, r8
 8001360:	9d02      	ldr	r5, [sp, #8]
 8001362:	9903      	ldr	r1, [sp, #12]
 8001364:	2902      	cmp	r1, #2
 8001366:	d100      	bne.n	800136a <__aeabi_ddiv+0xc2>
 8001368:	e1de      	b.n	8001728 <__aeabi_ddiv+0x480>
 800136a:	2903      	cmp	r1, #3
 800136c:	d100      	bne.n	8001370 <__aeabi_ddiv+0xc8>
 800136e:	e08d      	b.n	800148c <__aeabi_ddiv+0x1e4>
 8001370:	2901      	cmp	r1, #1
 8001372:	d000      	beq.n	8001376 <__aeabi_ddiv+0xce>
 8001374:	e179      	b.n	800166a <__aeabi_ddiv+0x3c2>
 8001376:	002e      	movs	r6, r5
 8001378:	2200      	movs	r2, #0
 800137a:	2300      	movs	r3, #0
 800137c:	2400      	movs	r4, #0
 800137e:	4690      	mov	r8, r2
 8001380:	051b      	lsls	r3, r3, #20
 8001382:	4323      	orrs	r3, r4
 8001384:	07f6      	lsls	r6, r6, #31
 8001386:	4333      	orrs	r3, r6
 8001388:	4640      	mov	r0, r8
 800138a:	0019      	movs	r1, r3
 800138c:	b007      	add	sp, #28
 800138e:	bcf0      	pop	{r4, r5, r6, r7}
 8001390:	46bb      	mov	fp, r7
 8001392:	46b2      	mov	sl, r6
 8001394:	46a9      	mov	r9, r5
 8001396:	46a0      	mov	r8, r4
 8001398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800139a:	2200      	movs	r2, #0
 800139c:	2400      	movs	r4, #0
 800139e:	4690      	mov	r8, r2
 80013a0:	4b48      	ldr	r3, [pc, #288]	@ (80014c4 <__aeabi_ddiv+0x21c>)
 80013a2:	e7ed      	b.n	8001380 <__aeabi_ddiv+0xd8>
 80013a4:	465a      	mov	r2, fp
 80013a6:	9b00      	ldr	r3, [sp, #0]
 80013a8:	431a      	orrs	r2, r3
 80013aa:	4b49      	ldr	r3, [pc, #292]	@ (80014d0 <__aeabi_ddiv+0x228>)
 80013ac:	469c      	mov	ip, r3
 80013ae:	44e2      	add	sl, ip
 80013b0:	2a00      	cmp	r2, #0
 80013b2:	d159      	bne.n	8001468 <__aeabi_ddiv+0x1c0>
 80013b4:	2302      	movs	r3, #2
 80013b6:	431c      	orrs	r4, r3
 80013b8:	2300      	movs	r3, #0
 80013ba:	2102      	movs	r1, #2
 80013bc:	469b      	mov	fp, r3
 80013be:	e7b8      	b.n	8001332 <__aeabi_ddiv+0x8a>
 80013c0:	465a      	mov	r2, fp
 80013c2:	9b00      	ldr	r3, [sp, #0]
 80013c4:	431a      	orrs	r2, r3
 80013c6:	d049      	beq.n	800145c <__aeabi_ddiv+0x1b4>
 80013c8:	465b      	mov	r3, fp
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d100      	bne.n	80013d0 <__aeabi_ddiv+0x128>
 80013ce:	e19c      	b.n	800170a <__aeabi_ddiv+0x462>
 80013d0:	4658      	mov	r0, fp
 80013d2:	f001 fb43 	bl	8002a5c <__clzsi2>
 80013d6:	0002      	movs	r2, r0
 80013d8:	0003      	movs	r3, r0
 80013da:	3a0b      	subs	r2, #11
 80013dc:	271d      	movs	r7, #29
 80013de:	9e00      	ldr	r6, [sp, #0]
 80013e0:	1aba      	subs	r2, r7, r2
 80013e2:	0019      	movs	r1, r3
 80013e4:	4658      	mov	r0, fp
 80013e6:	40d6      	lsrs	r6, r2
 80013e8:	3908      	subs	r1, #8
 80013ea:	4088      	lsls	r0, r1
 80013ec:	0032      	movs	r2, r6
 80013ee:	4302      	orrs	r2, r0
 80013f0:	4693      	mov	fp, r2
 80013f2:	9a00      	ldr	r2, [sp, #0]
 80013f4:	408a      	lsls	r2, r1
 80013f6:	4937      	ldr	r1, [pc, #220]	@ (80014d4 <__aeabi_ddiv+0x22c>)
 80013f8:	4453      	add	r3, sl
 80013fa:	468a      	mov	sl, r1
 80013fc:	2100      	movs	r1, #0
 80013fe:	449a      	add	sl, r3
 8001400:	e797      	b.n	8001332 <__aeabi_ddiv+0x8a>
 8001402:	465b      	mov	r3, fp
 8001404:	4303      	orrs	r3, r0
 8001406:	4699      	mov	r9, r3
 8001408:	d021      	beq.n	800144e <__aeabi_ddiv+0x1a6>
 800140a:	465b      	mov	r3, fp
 800140c:	2b00      	cmp	r3, #0
 800140e:	d100      	bne.n	8001412 <__aeabi_ddiv+0x16a>
 8001410:	e169      	b.n	80016e6 <__aeabi_ddiv+0x43e>
 8001412:	4658      	mov	r0, fp
 8001414:	f001 fb22 	bl	8002a5c <__clzsi2>
 8001418:	230b      	movs	r3, #11
 800141a:	425b      	negs	r3, r3
 800141c:	469c      	mov	ip, r3
 800141e:	0002      	movs	r2, r0
 8001420:	4484      	add	ip, r0
 8001422:	4666      	mov	r6, ip
 8001424:	231d      	movs	r3, #29
 8001426:	1b9b      	subs	r3, r3, r6
 8001428:	0026      	movs	r6, r4
 800142a:	0011      	movs	r1, r2
 800142c:	4658      	mov	r0, fp
 800142e:	40de      	lsrs	r6, r3
 8001430:	3908      	subs	r1, #8
 8001432:	4088      	lsls	r0, r1
 8001434:	0033      	movs	r3, r6
 8001436:	4303      	orrs	r3, r0
 8001438:	4699      	mov	r9, r3
 800143a:	0023      	movs	r3, r4
 800143c:	408b      	lsls	r3, r1
 800143e:	4698      	mov	r8, r3
 8001440:	4b25      	ldr	r3, [pc, #148]	@ (80014d8 <__aeabi_ddiv+0x230>)
 8001442:	2400      	movs	r4, #0
 8001444:	1a9b      	subs	r3, r3, r2
 8001446:	469a      	mov	sl, r3
 8001448:	2300      	movs	r3, #0
 800144a:	9303      	str	r3, [sp, #12]
 800144c:	e753      	b.n	80012f6 <__aeabi_ddiv+0x4e>
 800144e:	2300      	movs	r3, #0
 8001450:	4698      	mov	r8, r3
 8001452:	469a      	mov	sl, r3
 8001454:	3301      	adds	r3, #1
 8001456:	2404      	movs	r4, #4
 8001458:	9303      	str	r3, [sp, #12]
 800145a:	e74c      	b.n	80012f6 <__aeabi_ddiv+0x4e>
 800145c:	2301      	movs	r3, #1
 800145e:	431c      	orrs	r4, r3
 8001460:	2300      	movs	r3, #0
 8001462:	2101      	movs	r1, #1
 8001464:	469b      	mov	fp, r3
 8001466:	e764      	b.n	8001332 <__aeabi_ddiv+0x8a>
 8001468:	2303      	movs	r3, #3
 800146a:	0032      	movs	r2, r6
 800146c:	2103      	movs	r1, #3
 800146e:	431c      	orrs	r4, r3
 8001470:	e75f      	b.n	8001332 <__aeabi_ddiv+0x8a>
 8001472:	469a      	mov	sl, r3
 8001474:	2303      	movs	r3, #3
 8001476:	46d9      	mov	r9, fp
 8001478:	240c      	movs	r4, #12
 800147a:	9303      	str	r3, [sp, #12]
 800147c:	e73b      	b.n	80012f6 <__aeabi_ddiv+0x4e>
 800147e:	2300      	movs	r3, #0
 8001480:	2480      	movs	r4, #128	@ 0x80
 8001482:	4698      	mov	r8, r3
 8001484:	2600      	movs	r6, #0
 8001486:	4b0f      	ldr	r3, [pc, #60]	@ (80014c4 <__aeabi_ddiv+0x21c>)
 8001488:	0324      	lsls	r4, r4, #12
 800148a:	e779      	b.n	8001380 <__aeabi_ddiv+0xd8>
 800148c:	2480      	movs	r4, #128	@ 0x80
 800148e:	465b      	mov	r3, fp
 8001490:	0324      	lsls	r4, r4, #12
 8001492:	431c      	orrs	r4, r3
 8001494:	0324      	lsls	r4, r4, #12
 8001496:	002e      	movs	r6, r5
 8001498:	4690      	mov	r8, r2
 800149a:	4b0a      	ldr	r3, [pc, #40]	@ (80014c4 <__aeabi_ddiv+0x21c>)
 800149c:	0b24      	lsrs	r4, r4, #12
 800149e:	e76f      	b.n	8001380 <__aeabi_ddiv+0xd8>
 80014a0:	2480      	movs	r4, #128	@ 0x80
 80014a2:	464b      	mov	r3, r9
 80014a4:	0324      	lsls	r4, r4, #12
 80014a6:	4223      	tst	r3, r4
 80014a8:	d002      	beq.n	80014b0 <__aeabi_ddiv+0x208>
 80014aa:	465b      	mov	r3, fp
 80014ac:	4223      	tst	r3, r4
 80014ae:	d0f0      	beq.n	8001492 <__aeabi_ddiv+0x1ea>
 80014b0:	2480      	movs	r4, #128	@ 0x80
 80014b2:	464b      	mov	r3, r9
 80014b4:	0324      	lsls	r4, r4, #12
 80014b6:	431c      	orrs	r4, r3
 80014b8:	0324      	lsls	r4, r4, #12
 80014ba:	9e02      	ldr	r6, [sp, #8]
 80014bc:	4b01      	ldr	r3, [pc, #4]	@ (80014c4 <__aeabi_ddiv+0x21c>)
 80014be:	0b24      	lsrs	r4, r4, #12
 80014c0:	e75e      	b.n	8001380 <__aeabi_ddiv+0xd8>
 80014c2:	46c0      	nop			@ (mov r8, r8)
 80014c4:	000007ff 	.word	0x000007ff
 80014c8:	fffffc01 	.word	0xfffffc01
 80014cc:	0800c88c 	.word	0x0800c88c
 80014d0:	fffff801 	.word	0xfffff801
 80014d4:	000003f3 	.word	0x000003f3
 80014d8:	fffffc0d 	.word	0xfffffc0d
 80014dc:	45cb      	cmp	fp, r9
 80014de:	d200      	bcs.n	80014e2 <__aeabi_ddiv+0x23a>
 80014e0:	e0f8      	b.n	80016d4 <__aeabi_ddiv+0x42c>
 80014e2:	d100      	bne.n	80014e6 <__aeabi_ddiv+0x23e>
 80014e4:	e0f3      	b.n	80016ce <__aeabi_ddiv+0x426>
 80014e6:	2301      	movs	r3, #1
 80014e8:	425b      	negs	r3, r3
 80014ea:	469c      	mov	ip, r3
 80014ec:	4644      	mov	r4, r8
 80014ee:	4648      	mov	r0, r9
 80014f0:	2500      	movs	r5, #0
 80014f2:	44e2      	add	sl, ip
 80014f4:	465b      	mov	r3, fp
 80014f6:	0e17      	lsrs	r7, r2, #24
 80014f8:	021b      	lsls	r3, r3, #8
 80014fa:	431f      	orrs	r7, r3
 80014fc:	0c19      	lsrs	r1, r3, #16
 80014fe:	043b      	lsls	r3, r7, #16
 8001500:	0212      	lsls	r2, r2, #8
 8001502:	9700      	str	r7, [sp, #0]
 8001504:	0c1f      	lsrs	r7, r3, #16
 8001506:	4691      	mov	r9, r2
 8001508:	9102      	str	r1, [sp, #8]
 800150a:	9703      	str	r7, [sp, #12]
 800150c:	f7fe fe9e 	bl	800024c <__aeabi_uidivmod>
 8001510:	0002      	movs	r2, r0
 8001512:	437a      	muls	r2, r7
 8001514:	040b      	lsls	r3, r1, #16
 8001516:	0c21      	lsrs	r1, r4, #16
 8001518:	4680      	mov	r8, r0
 800151a:	4319      	orrs	r1, r3
 800151c:	428a      	cmp	r2, r1
 800151e:	d909      	bls.n	8001534 <__aeabi_ddiv+0x28c>
 8001520:	9f00      	ldr	r7, [sp, #0]
 8001522:	2301      	movs	r3, #1
 8001524:	46bc      	mov	ip, r7
 8001526:	425b      	negs	r3, r3
 8001528:	4461      	add	r1, ip
 800152a:	469c      	mov	ip, r3
 800152c:	44e0      	add	r8, ip
 800152e:	428f      	cmp	r7, r1
 8001530:	d800      	bhi.n	8001534 <__aeabi_ddiv+0x28c>
 8001532:	e15c      	b.n	80017ee <__aeabi_ddiv+0x546>
 8001534:	1a88      	subs	r0, r1, r2
 8001536:	9902      	ldr	r1, [sp, #8]
 8001538:	f7fe fe88 	bl	800024c <__aeabi_uidivmod>
 800153c:	9a03      	ldr	r2, [sp, #12]
 800153e:	0424      	lsls	r4, r4, #16
 8001540:	4342      	muls	r2, r0
 8001542:	0409      	lsls	r1, r1, #16
 8001544:	0c24      	lsrs	r4, r4, #16
 8001546:	0003      	movs	r3, r0
 8001548:	430c      	orrs	r4, r1
 800154a:	42a2      	cmp	r2, r4
 800154c:	d906      	bls.n	800155c <__aeabi_ddiv+0x2b4>
 800154e:	9900      	ldr	r1, [sp, #0]
 8001550:	3b01      	subs	r3, #1
 8001552:	468c      	mov	ip, r1
 8001554:	4464      	add	r4, ip
 8001556:	42a1      	cmp	r1, r4
 8001558:	d800      	bhi.n	800155c <__aeabi_ddiv+0x2b4>
 800155a:	e142      	b.n	80017e2 <__aeabi_ddiv+0x53a>
 800155c:	1aa0      	subs	r0, r4, r2
 800155e:	4642      	mov	r2, r8
 8001560:	0412      	lsls	r2, r2, #16
 8001562:	431a      	orrs	r2, r3
 8001564:	4693      	mov	fp, r2
 8001566:	464b      	mov	r3, r9
 8001568:	4659      	mov	r1, fp
 800156a:	0c1b      	lsrs	r3, r3, #16
 800156c:	001f      	movs	r7, r3
 800156e:	9304      	str	r3, [sp, #16]
 8001570:	040b      	lsls	r3, r1, #16
 8001572:	4649      	mov	r1, r9
 8001574:	0409      	lsls	r1, r1, #16
 8001576:	0c09      	lsrs	r1, r1, #16
 8001578:	000c      	movs	r4, r1
 800157a:	0c1b      	lsrs	r3, r3, #16
 800157c:	435c      	muls	r4, r3
 800157e:	0c12      	lsrs	r2, r2, #16
 8001580:	437b      	muls	r3, r7
 8001582:	4688      	mov	r8, r1
 8001584:	4351      	muls	r1, r2
 8001586:	437a      	muls	r2, r7
 8001588:	0c27      	lsrs	r7, r4, #16
 800158a:	46bc      	mov	ip, r7
 800158c:	185b      	adds	r3, r3, r1
 800158e:	4463      	add	r3, ip
 8001590:	4299      	cmp	r1, r3
 8001592:	d903      	bls.n	800159c <__aeabi_ddiv+0x2f4>
 8001594:	2180      	movs	r1, #128	@ 0x80
 8001596:	0249      	lsls	r1, r1, #9
 8001598:	468c      	mov	ip, r1
 800159a:	4462      	add	r2, ip
 800159c:	0c19      	lsrs	r1, r3, #16
 800159e:	0424      	lsls	r4, r4, #16
 80015a0:	041b      	lsls	r3, r3, #16
 80015a2:	0c24      	lsrs	r4, r4, #16
 80015a4:	188a      	adds	r2, r1, r2
 80015a6:	191c      	adds	r4, r3, r4
 80015a8:	4290      	cmp	r0, r2
 80015aa:	d302      	bcc.n	80015b2 <__aeabi_ddiv+0x30a>
 80015ac:	d116      	bne.n	80015dc <__aeabi_ddiv+0x334>
 80015ae:	42a5      	cmp	r5, r4
 80015b0:	d214      	bcs.n	80015dc <__aeabi_ddiv+0x334>
 80015b2:	465b      	mov	r3, fp
 80015b4:	9f00      	ldr	r7, [sp, #0]
 80015b6:	3b01      	subs	r3, #1
 80015b8:	444d      	add	r5, r9
 80015ba:	9305      	str	r3, [sp, #20]
 80015bc:	454d      	cmp	r5, r9
 80015be:	419b      	sbcs	r3, r3
 80015c0:	46bc      	mov	ip, r7
 80015c2:	425b      	negs	r3, r3
 80015c4:	4463      	add	r3, ip
 80015c6:	18c0      	adds	r0, r0, r3
 80015c8:	4287      	cmp	r7, r0
 80015ca:	d300      	bcc.n	80015ce <__aeabi_ddiv+0x326>
 80015cc:	e102      	b.n	80017d4 <__aeabi_ddiv+0x52c>
 80015ce:	4282      	cmp	r2, r0
 80015d0:	d900      	bls.n	80015d4 <__aeabi_ddiv+0x32c>
 80015d2:	e129      	b.n	8001828 <__aeabi_ddiv+0x580>
 80015d4:	d100      	bne.n	80015d8 <__aeabi_ddiv+0x330>
 80015d6:	e124      	b.n	8001822 <__aeabi_ddiv+0x57a>
 80015d8:	9b05      	ldr	r3, [sp, #20]
 80015da:	469b      	mov	fp, r3
 80015dc:	1b2c      	subs	r4, r5, r4
 80015de:	42a5      	cmp	r5, r4
 80015e0:	41ad      	sbcs	r5, r5
 80015e2:	9b00      	ldr	r3, [sp, #0]
 80015e4:	1a80      	subs	r0, r0, r2
 80015e6:	426d      	negs	r5, r5
 80015e8:	1b40      	subs	r0, r0, r5
 80015ea:	4283      	cmp	r3, r0
 80015ec:	d100      	bne.n	80015f0 <__aeabi_ddiv+0x348>
 80015ee:	e10f      	b.n	8001810 <__aeabi_ddiv+0x568>
 80015f0:	9902      	ldr	r1, [sp, #8]
 80015f2:	f7fe fe2b 	bl	800024c <__aeabi_uidivmod>
 80015f6:	9a03      	ldr	r2, [sp, #12]
 80015f8:	040b      	lsls	r3, r1, #16
 80015fa:	4342      	muls	r2, r0
 80015fc:	0c21      	lsrs	r1, r4, #16
 80015fe:	0005      	movs	r5, r0
 8001600:	4319      	orrs	r1, r3
 8001602:	428a      	cmp	r2, r1
 8001604:	d900      	bls.n	8001608 <__aeabi_ddiv+0x360>
 8001606:	e0cb      	b.n	80017a0 <__aeabi_ddiv+0x4f8>
 8001608:	1a88      	subs	r0, r1, r2
 800160a:	9902      	ldr	r1, [sp, #8]
 800160c:	f7fe fe1e 	bl	800024c <__aeabi_uidivmod>
 8001610:	9a03      	ldr	r2, [sp, #12]
 8001612:	0424      	lsls	r4, r4, #16
 8001614:	4342      	muls	r2, r0
 8001616:	0409      	lsls	r1, r1, #16
 8001618:	0c24      	lsrs	r4, r4, #16
 800161a:	0003      	movs	r3, r0
 800161c:	430c      	orrs	r4, r1
 800161e:	42a2      	cmp	r2, r4
 8001620:	d900      	bls.n	8001624 <__aeabi_ddiv+0x37c>
 8001622:	e0ca      	b.n	80017ba <__aeabi_ddiv+0x512>
 8001624:	4641      	mov	r1, r8
 8001626:	1aa4      	subs	r4, r4, r2
 8001628:	042a      	lsls	r2, r5, #16
 800162a:	431a      	orrs	r2, r3
 800162c:	9f04      	ldr	r7, [sp, #16]
 800162e:	0413      	lsls	r3, r2, #16
 8001630:	0c1b      	lsrs	r3, r3, #16
 8001632:	4359      	muls	r1, r3
 8001634:	4640      	mov	r0, r8
 8001636:	437b      	muls	r3, r7
 8001638:	469c      	mov	ip, r3
 800163a:	0c15      	lsrs	r5, r2, #16
 800163c:	4368      	muls	r0, r5
 800163e:	0c0b      	lsrs	r3, r1, #16
 8001640:	4484      	add	ip, r0
 8001642:	4463      	add	r3, ip
 8001644:	437d      	muls	r5, r7
 8001646:	4298      	cmp	r0, r3
 8001648:	d903      	bls.n	8001652 <__aeabi_ddiv+0x3aa>
 800164a:	2080      	movs	r0, #128	@ 0x80
 800164c:	0240      	lsls	r0, r0, #9
 800164e:	4684      	mov	ip, r0
 8001650:	4465      	add	r5, ip
 8001652:	0c18      	lsrs	r0, r3, #16
 8001654:	0409      	lsls	r1, r1, #16
 8001656:	041b      	lsls	r3, r3, #16
 8001658:	0c09      	lsrs	r1, r1, #16
 800165a:	1940      	adds	r0, r0, r5
 800165c:	185b      	adds	r3, r3, r1
 800165e:	4284      	cmp	r4, r0
 8001660:	d327      	bcc.n	80016b2 <__aeabi_ddiv+0x40a>
 8001662:	d023      	beq.n	80016ac <__aeabi_ddiv+0x404>
 8001664:	2301      	movs	r3, #1
 8001666:	0035      	movs	r5, r6
 8001668:	431a      	orrs	r2, r3
 800166a:	4b94      	ldr	r3, [pc, #592]	@ (80018bc <__aeabi_ddiv+0x614>)
 800166c:	4453      	add	r3, sl
 800166e:	2b00      	cmp	r3, #0
 8001670:	dd60      	ble.n	8001734 <__aeabi_ddiv+0x48c>
 8001672:	0751      	lsls	r1, r2, #29
 8001674:	d000      	beq.n	8001678 <__aeabi_ddiv+0x3d0>
 8001676:	e086      	b.n	8001786 <__aeabi_ddiv+0x4de>
 8001678:	002e      	movs	r6, r5
 800167a:	08d1      	lsrs	r1, r2, #3
 800167c:	465a      	mov	r2, fp
 800167e:	01d2      	lsls	r2, r2, #7
 8001680:	d506      	bpl.n	8001690 <__aeabi_ddiv+0x3e8>
 8001682:	465a      	mov	r2, fp
 8001684:	4b8e      	ldr	r3, [pc, #568]	@ (80018c0 <__aeabi_ddiv+0x618>)
 8001686:	401a      	ands	r2, r3
 8001688:	2380      	movs	r3, #128	@ 0x80
 800168a:	4693      	mov	fp, r2
 800168c:	00db      	lsls	r3, r3, #3
 800168e:	4453      	add	r3, sl
 8001690:	4a8c      	ldr	r2, [pc, #560]	@ (80018c4 <__aeabi_ddiv+0x61c>)
 8001692:	4293      	cmp	r3, r2
 8001694:	dd00      	ble.n	8001698 <__aeabi_ddiv+0x3f0>
 8001696:	e680      	b.n	800139a <__aeabi_ddiv+0xf2>
 8001698:	465a      	mov	r2, fp
 800169a:	0752      	lsls	r2, r2, #29
 800169c:	430a      	orrs	r2, r1
 800169e:	4690      	mov	r8, r2
 80016a0:	465a      	mov	r2, fp
 80016a2:	055b      	lsls	r3, r3, #21
 80016a4:	0254      	lsls	r4, r2, #9
 80016a6:	0b24      	lsrs	r4, r4, #12
 80016a8:	0d5b      	lsrs	r3, r3, #21
 80016aa:	e669      	b.n	8001380 <__aeabi_ddiv+0xd8>
 80016ac:	0035      	movs	r5, r6
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0db      	beq.n	800166a <__aeabi_ddiv+0x3c2>
 80016b2:	9d00      	ldr	r5, [sp, #0]
 80016b4:	1e51      	subs	r1, r2, #1
 80016b6:	46ac      	mov	ip, r5
 80016b8:	4464      	add	r4, ip
 80016ba:	42ac      	cmp	r4, r5
 80016bc:	d200      	bcs.n	80016c0 <__aeabi_ddiv+0x418>
 80016be:	e09e      	b.n	80017fe <__aeabi_ddiv+0x556>
 80016c0:	4284      	cmp	r4, r0
 80016c2:	d200      	bcs.n	80016c6 <__aeabi_ddiv+0x41e>
 80016c4:	e0e1      	b.n	800188a <__aeabi_ddiv+0x5e2>
 80016c6:	d100      	bne.n	80016ca <__aeabi_ddiv+0x422>
 80016c8:	e0ee      	b.n	80018a8 <__aeabi_ddiv+0x600>
 80016ca:	000a      	movs	r2, r1
 80016cc:	e7ca      	b.n	8001664 <__aeabi_ddiv+0x3bc>
 80016ce:	4542      	cmp	r2, r8
 80016d0:	d900      	bls.n	80016d4 <__aeabi_ddiv+0x42c>
 80016d2:	e708      	b.n	80014e6 <__aeabi_ddiv+0x23e>
 80016d4:	464b      	mov	r3, r9
 80016d6:	07dc      	lsls	r4, r3, #31
 80016d8:	0858      	lsrs	r0, r3, #1
 80016da:	4643      	mov	r3, r8
 80016dc:	085b      	lsrs	r3, r3, #1
 80016de:	431c      	orrs	r4, r3
 80016e0:	4643      	mov	r3, r8
 80016e2:	07dd      	lsls	r5, r3, #31
 80016e4:	e706      	b.n	80014f4 <__aeabi_ddiv+0x24c>
 80016e6:	f001 f9b9 	bl	8002a5c <__clzsi2>
 80016ea:	2315      	movs	r3, #21
 80016ec:	469c      	mov	ip, r3
 80016ee:	4484      	add	ip, r0
 80016f0:	0002      	movs	r2, r0
 80016f2:	4663      	mov	r3, ip
 80016f4:	3220      	adds	r2, #32
 80016f6:	2b1c      	cmp	r3, #28
 80016f8:	dc00      	bgt.n	80016fc <__aeabi_ddiv+0x454>
 80016fa:	e692      	b.n	8001422 <__aeabi_ddiv+0x17a>
 80016fc:	0023      	movs	r3, r4
 80016fe:	3808      	subs	r0, #8
 8001700:	4083      	lsls	r3, r0
 8001702:	4699      	mov	r9, r3
 8001704:	2300      	movs	r3, #0
 8001706:	4698      	mov	r8, r3
 8001708:	e69a      	b.n	8001440 <__aeabi_ddiv+0x198>
 800170a:	f001 f9a7 	bl	8002a5c <__clzsi2>
 800170e:	0002      	movs	r2, r0
 8001710:	0003      	movs	r3, r0
 8001712:	3215      	adds	r2, #21
 8001714:	3320      	adds	r3, #32
 8001716:	2a1c      	cmp	r2, #28
 8001718:	dc00      	bgt.n	800171c <__aeabi_ddiv+0x474>
 800171a:	e65f      	b.n	80013dc <__aeabi_ddiv+0x134>
 800171c:	9900      	ldr	r1, [sp, #0]
 800171e:	3808      	subs	r0, #8
 8001720:	4081      	lsls	r1, r0
 8001722:	2200      	movs	r2, #0
 8001724:	468b      	mov	fp, r1
 8001726:	e666      	b.n	80013f6 <__aeabi_ddiv+0x14e>
 8001728:	2200      	movs	r2, #0
 800172a:	002e      	movs	r6, r5
 800172c:	2400      	movs	r4, #0
 800172e:	4690      	mov	r8, r2
 8001730:	4b65      	ldr	r3, [pc, #404]	@ (80018c8 <__aeabi_ddiv+0x620>)
 8001732:	e625      	b.n	8001380 <__aeabi_ddiv+0xd8>
 8001734:	002e      	movs	r6, r5
 8001736:	2101      	movs	r1, #1
 8001738:	1ac9      	subs	r1, r1, r3
 800173a:	2938      	cmp	r1, #56	@ 0x38
 800173c:	dd00      	ble.n	8001740 <__aeabi_ddiv+0x498>
 800173e:	e61b      	b.n	8001378 <__aeabi_ddiv+0xd0>
 8001740:	291f      	cmp	r1, #31
 8001742:	dc7e      	bgt.n	8001842 <__aeabi_ddiv+0x59a>
 8001744:	4861      	ldr	r0, [pc, #388]	@ (80018cc <__aeabi_ddiv+0x624>)
 8001746:	0014      	movs	r4, r2
 8001748:	4450      	add	r0, sl
 800174a:	465b      	mov	r3, fp
 800174c:	4082      	lsls	r2, r0
 800174e:	4083      	lsls	r3, r0
 8001750:	40cc      	lsrs	r4, r1
 8001752:	1e50      	subs	r0, r2, #1
 8001754:	4182      	sbcs	r2, r0
 8001756:	4323      	orrs	r3, r4
 8001758:	431a      	orrs	r2, r3
 800175a:	465b      	mov	r3, fp
 800175c:	40cb      	lsrs	r3, r1
 800175e:	0751      	lsls	r1, r2, #29
 8001760:	d009      	beq.n	8001776 <__aeabi_ddiv+0x4ce>
 8001762:	210f      	movs	r1, #15
 8001764:	4011      	ands	r1, r2
 8001766:	2904      	cmp	r1, #4
 8001768:	d005      	beq.n	8001776 <__aeabi_ddiv+0x4ce>
 800176a:	1d11      	adds	r1, r2, #4
 800176c:	4291      	cmp	r1, r2
 800176e:	4192      	sbcs	r2, r2
 8001770:	4252      	negs	r2, r2
 8001772:	189b      	adds	r3, r3, r2
 8001774:	000a      	movs	r2, r1
 8001776:	0219      	lsls	r1, r3, #8
 8001778:	d400      	bmi.n	800177c <__aeabi_ddiv+0x4d4>
 800177a:	e09b      	b.n	80018b4 <__aeabi_ddiv+0x60c>
 800177c:	2200      	movs	r2, #0
 800177e:	2301      	movs	r3, #1
 8001780:	2400      	movs	r4, #0
 8001782:	4690      	mov	r8, r2
 8001784:	e5fc      	b.n	8001380 <__aeabi_ddiv+0xd8>
 8001786:	210f      	movs	r1, #15
 8001788:	4011      	ands	r1, r2
 800178a:	2904      	cmp	r1, #4
 800178c:	d100      	bne.n	8001790 <__aeabi_ddiv+0x4e8>
 800178e:	e773      	b.n	8001678 <__aeabi_ddiv+0x3d0>
 8001790:	1d11      	adds	r1, r2, #4
 8001792:	4291      	cmp	r1, r2
 8001794:	4192      	sbcs	r2, r2
 8001796:	4252      	negs	r2, r2
 8001798:	002e      	movs	r6, r5
 800179a:	08c9      	lsrs	r1, r1, #3
 800179c:	4493      	add	fp, r2
 800179e:	e76d      	b.n	800167c <__aeabi_ddiv+0x3d4>
 80017a0:	9b00      	ldr	r3, [sp, #0]
 80017a2:	3d01      	subs	r5, #1
 80017a4:	469c      	mov	ip, r3
 80017a6:	4461      	add	r1, ip
 80017a8:	428b      	cmp	r3, r1
 80017aa:	d900      	bls.n	80017ae <__aeabi_ddiv+0x506>
 80017ac:	e72c      	b.n	8001608 <__aeabi_ddiv+0x360>
 80017ae:	428a      	cmp	r2, r1
 80017b0:	d800      	bhi.n	80017b4 <__aeabi_ddiv+0x50c>
 80017b2:	e729      	b.n	8001608 <__aeabi_ddiv+0x360>
 80017b4:	1e85      	subs	r5, r0, #2
 80017b6:	4461      	add	r1, ip
 80017b8:	e726      	b.n	8001608 <__aeabi_ddiv+0x360>
 80017ba:	9900      	ldr	r1, [sp, #0]
 80017bc:	3b01      	subs	r3, #1
 80017be:	468c      	mov	ip, r1
 80017c0:	4464      	add	r4, ip
 80017c2:	42a1      	cmp	r1, r4
 80017c4:	d900      	bls.n	80017c8 <__aeabi_ddiv+0x520>
 80017c6:	e72d      	b.n	8001624 <__aeabi_ddiv+0x37c>
 80017c8:	42a2      	cmp	r2, r4
 80017ca:	d800      	bhi.n	80017ce <__aeabi_ddiv+0x526>
 80017cc:	e72a      	b.n	8001624 <__aeabi_ddiv+0x37c>
 80017ce:	1e83      	subs	r3, r0, #2
 80017d0:	4464      	add	r4, ip
 80017d2:	e727      	b.n	8001624 <__aeabi_ddiv+0x37c>
 80017d4:	4287      	cmp	r7, r0
 80017d6:	d000      	beq.n	80017da <__aeabi_ddiv+0x532>
 80017d8:	e6fe      	b.n	80015d8 <__aeabi_ddiv+0x330>
 80017da:	45a9      	cmp	r9, r5
 80017dc:	d900      	bls.n	80017e0 <__aeabi_ddiv+0x538>
 80017de:	e6fb      	b.n	80015d8 <__aeabi_ddiv+0x330>
 80017e0:	e6f5      	b.n	80015ce <__aeabi_ddiv+0x326>
 80017e2:	42a2      	cmp	r2, r4
 80017e4:	d800      	bhi.n	80017e8 <__aeabi_ddiv+0x540>
 80017e6:	e6b9      	b.n	800155c <__aeabi_ddiv+0x2b4>
 80017e8:	1e83      	subs	r3, r0, #2
 80017ea:	4464      	add	r4, ip
 80017ec:	e6b6      	b.n	800155c <__aeabi_ddiv+0x2b4>
 80017ee:	428a      	cmp	r2, r1
 80017f0:	d800      	bhi.n	80017f4 <__aeabi_ddiv+0x54c>
 80017f2:	e69f      	b.n	8001534 <__aeabi_ddiv+0x28c>
 80017f4:	46bc      	mov	ip, r7
 80017f6:	1e83      	subs	r3, r0, #2
 80017f8:	4698      	mov	r8, r3
 80017fa:	4461      	add	r1, ip
 80017fc:	e69a      	b.n	8001534 <__aeabi_ddiv+0x28c>
 80017fe:	000a      	movs	r2, r1
 8001800:	4284      	cmp	r4, r0
 8001802:	d000      	beq.n	8001806 <__aeabi_ddiv+0x55e>
 8001804:	e72e      	b.n	8001664 <__aeabi_ddiv+0x3bc>
 8001806:	454b      	cmp	r3, r9
 8001808:	d000      	beq.n	800180c <__aeabi_ddiv+0x564>
 800180a:	e72b      	b.n	8001664 <__aeabi_ddiv+0x3bc>
 800180c:	0035      	movs	r5, r6
 800180e:	e72c      	b.n	800166a <__aeabi_ddiv+0x3c2>
 8001810:	4b2a      	ldr	r3, [pc, #168]	@ (80018bc <__aeabi_ddiv+0x614>)
 8001812:	4a2f      	ldr	r2, [pc, #188]	@ (80018d0 <__aeabi_ddiv+0x628>)
 8001814:	4453      	add	r3, sl
 8001816:	4592      	cmp	sl, r2
 8001818:	db43      	blt.n	80018a2 <__aeabi_ddiv+0x5fa>
 800181a:	2201      	movs	r2, #1
 800181c:	2100      	movs	r1, #0
 800181e:	4493      	add	fp, r2
 8001820:	e72c      	b.n	800167c <__aeabi_ddiv+0x3d4>
 8001822:	42ac      	cmp	r4, r5
 8001824:	d800      	bhi.n	8001828 <__aeabi_ddiv+0x580>
 8001826:	e6d7      	b.n	80015d8 <__aeabi_ddiv+0x330>
 8001828:	2302      	movs	r3, #2
 800182a:	425b      	negs	r3, r3
 800182c:	469c      	mov	ip, r3
 800182e:	9900      	ldr	r1, [sp, #0]
 8001830:	444d      	add	r5, r9
 8001832:	454d      	cmp	r5, r9
 8001834:	419b      	sbcs	r3, r3
 8001836:	44e3      	add	fp, ip
 8001838:	468c      	mov	ip, r1
 800183a:	425b      	negs	r3, r3
 800183c:	4463      	add	r3, ip
 800183e:	18c0      	adds	r0, r0, r3
 8001840:	e6cc      	b.n	80015dc <__aeabi_ddiv+0x334>
 8001842:	201f      	movs	r0, #31
 8001844:	4240      	negs	r0, r0
 8001846:	1ac3      	subs	r3, r0, r3
 8001848:	4658      	mov	r0, fp
 800184a:	40d8      	lsrs	r0, r3
 800184c:	2920      	cmp	r1, #32
 800184e:	d004      	beq.n	800185a <__aeabi_ddiv+0x5b2>
 8001850:	4659      	mov	r1, fp
 8001852:	4b20      	ldr	r3, [pc, #128]	@ (80018d4 <__aeabi_ddiv+0x62c>)
 8001854:	4453      	add	r3, sl
 8001856:	4099      	lsls	r1, r3
 8001858:	430a      	orrs	r2, r1
 800185a:	1e53      	subs	r3, r2, #1
 800185c:	419a      	sbcs	r2, r3
 800185e:	2307      	movs	r3, #7
 8001860:	0019      	movs	r1, r3
 8001862:	4302      	orrs	r2, r0
 8001864:	2400      	movs	r4, #0
 8001866:	4011      	ands	r1, r2
 8001868:	4213      	tst	r3, r2
 800186a:	d009      	beq.n	8001880 <__aeabi_ddiv+0x5d8>
 800186c:	3308      	adds	r3, #8
 800186e:	4013      	ands	r3, r2
 8001870:	2b04      	cmp	r3, #4
 8001872:	d01d      	beq.n	80018b0 <__aeabi_ddiv+0x608>
 8001874:	1d13      	adds	r3, r2, #4
 8001876:	4293      	cmp	r3, r2
 8001878:	4189      	sbcs	r1, r1
 800187a:	001a      	movs	r2, r3
 800187c:	4249      	negs	r1, r1
 800187e:	0749      	lsls	r1, r1, #29
 8001880:	08d2      	lsrs	r2, r2, #3
 8001882:	430a      	orrs	r2, r1
 8001884:	4690      	mov	r8, r2
 8001886:	2300      	movs	r3, #0
 8001888:	e57a      	b.n	8001380 <__aeabi_ddiv+0xd8>
 800188a:	4649      	mov	r1, r9
 800188c:	9f00      	ldr	r7, [sp, #0]
 800188e:	004d      	lsls	r5, r1, #1
 8001890:	454d      	cmp	r5, r9
 8001892:	4189      	sbcs	r1, r1
 8001894:	46bc      	mov	ip, r7
 8001896:	4249      	negs	r1, r1
 8001898:	4461      	add	r1, ip
 800189a:	46a9      	mov	r9, r5
 800189c:	3a02      	subs	r2, #2
 800189e:	1864      	adds	r4, r4, r1
 80018a0:	e7ae      	b.n	8001800 <__aeabi_ddiv+0x558>
 80018a2:	2201      	movs	r2, #1
 80018a4:	4252      	negs	r2, r2
 80018a6:	e746      	b.n	8001736 <__aeabi_ddiv+0x48e>
 80018a8:	4599      	cmp	r9, r3
 80018aa:	d3ee      	bcc.n	800188a <__aeabi_ddiv+0x5e2>
 80018ac:	000a      	movs	r2, r1
 80018ae:	e7aa      	b.n	8001806 <__aeabi_ddiv+0x55e>
 80018b0:	2100      	movs	r1, #0
 80018b2:	e7e5      	b.n	8001880 <__aeabi_ddiv+0x5d8>
 80018b4:	0759      	lsls	r1, r3, #29
 80018b6:	025b      	lsls	r3, r3, #9
 80018b8:	0b1c      	lsrs	r4, r3, #12
 80018ba:	e7e1      	b.n	8001880 <__aeabi_ddiv+0x5d8>
 80018bc:	000003ff 	.word	0x000003ff
 80018c0:	feffffff 	.word	0xfeffffff
 80018c4:	000007fe 	.word	0x000007fe
 80018c8:	000007ff 	.word	0x000007ff
 80018cc:	0000041e 	.word	0x0000041e
 80018d0:	fffffc02 	.word	0xfffffc02
 80018d4:	0000043e 	.word	0x0000043e

080018d8 <__eqdf2>:
 80018d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018da:	4657      	mov	r7, sl
 80018dc:	46de      	mov	lr, fp
 80018de:	464e      	mov	r6, r9
 80018e0:	4645      	mov	r5, r8
 80018e2:	b5e0      	push	{r5, r6, r7, lr}
 80018e4:	000d      	movs	r5, r1
 80018e6:	0004      	movs	r4, r0
 80018e8:	0fe8      	lsrs	r0, r5, #31
 80018ea:	4683      	mov	fp, r0
 80018ec:	0309      	lsls	r1, r1, #12
 80018ee:	0fd8      	lsrs	r0, r3, #31
 80018f0:	0b09      	lsrs	r1, r1, #12
 80018f2:	4682      	mov	sl, r0
 80018f4:	4819      	ldr	r0, [pc, #100]	@ (800195c <__eqdf2+0x84>)
 80018f6:	468c      	mov	ip, r1
 80018f8:	031f      	lsls	r7, r3, #12
 80018fa:	0069      	lsls	r1, r5, #1
 80018fc:	005e      	lsls	r6, r3, #1
 80018fe:	0d49      	lsrs	r1, r1, #21
 8001900:	0b3f      	lsrs	r7, r7, #12
 8001902:	0d76      	lsrs	r6, r6, #21
 8001904:	4281      	cmp	r1, r0
 8001906:	d018      	beq.n	800193a <__eqdf2+0x62>
 8001908:	4286      	cmp	r6, r0
 800190a:	d00f      	beq.n	800192c <__eqdf2+0x54>
 800190c:	2001      	movs	r0, #1
 800190e:	42b1      	cmp	r1, r6
 8001910:	d10d      	bne.n	800192e <__eqdf2+0x56>
 8001912:	45bc      	cmp	ip, r7
 8001914:	d10b      	bne.n	800192e <__eqdf2+0x56>
 8001916:	4294      	cmp	r4, r2
 8001918:	d109      	bne.n	800192e <__eqdf2+0x56>
 800191a:	45d3      	cmp	fp, sl
 800191c:	d01c      	beq.n	8001958 <__eqdf2+0x80>
 800191e:	2900      	cmp	r1, #0
 8001920:	d105      	bne.n	800192e <__eqdf2+0x56>
 8001922:	4660      	mov	r0, ip
 8001924:	4320      	orrs	r0, r4
 8001926:	1e43      	subs	r3, r0, #1
 8001928:	4198      	sbcs	r0, r3
 800192a:	e000      	b.n	800192e <__eqdf2+0x56>
 800192c:	2001      	movs	r0, #1
 800192e:	bcf0      	pop	{r4, r5, r6, r7}
 8001930:	46bb      	mov	fp, r7
 8001932:	46b2      	mov	sl, r6
 8001934:	46a9      	mov	r9, r5
 8001936:	46a0      	mov	r8, r4
 8001938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800193a:	2001      	movs	r0, #1
 800193c:	428e      	cmp	r6, r1
 800193e:	d1f6      	bne.n	800192e <__eqdf2+0x56>
 8001940:	4661      	mov	r1, ip
 8001942:	4339      	orrs	r1, r7
 8001944:	000f      	movs	r7, r1
 8001946:	4317      	orrs	r7, r2
 8001948:	4327      	orrs	r7, r4
 800194a:	d1f0      	bne.n	800192e <__eqdf2+0x56>
 800194c:	465b      	mov	r3, fp
 800194e:	4652      	mov	r2, sl
 8001950:	1a98      	subs	r0, r3, r2
 8001952:	1e43      	subs	r3, r0, #1
 8001954:	4198      	sbcs	r0, r3
 8001956:	e7ea      	b.n	800192e <__eqdf2+0x56>
 8001958:	2000      	movs	r0, #0
 800195a:	e7e8      	b.n	800192e <__eqdf2+0x56>
 800195c:	000007ff 	.word	0x000007ff

08001960 <__gedf2>:
 8001960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001962:	4657      	mov	r7, sl
 8001964:	464e      	mov	r6, r9
 8001966:	4645      	mov	r5, r8
 8001968:	46de      	mov	lr, fp
 800196a:	b5e0      	push	{r5, r6, r7, lr}
 800196c:	000d      	movs	r5, r1
 800196e:	030e      	lsls	r6, r1, #12
 8001970:	0049      	lsls	r1, r1, #1
 8001972:	0d49      	lsrs	r1, r1, #21
 8001974:	468a      	mov	sl, r1
 8001976:	0fdf      	lsrs	r7, r3, #31
 8001978:	0fe9      	lsrs	r1, r5, #31
 800197a:	46bc      	mov	ip, r7
 800197c:	b083      	sub	sp, #12
 800197e:	4f2f      	ldr	r7, [pc, #188]	@ (8001a3c <__gedf2+0xdc>)
 8001980:	0004      	movs	r4, r0
 8001982:	4680      	mov	r8, r0
 8001984:	9101      	str	r1, [sp, #4]
 8001986:	0058      	lsls	r0, r3, #1
 8001988:	0319      	lsls	r1, r3, #12
 800198a:	4691      	mov	r9, r2
 800198c:	0b36      	lsrs	r6, r6, #12
 800198e:	0b09      	lsrs	r1, r1, #12
 8001990:	0d40      	lsrs	r0, r0, #21
 8001992:	45ba      	cmp	sl, r7
 8001994:	d01d      	beq.n	80019d2 <__gedf2+0x72>
 8001996:	42b8      	cmp	r0, r7
 8001998:	d00d      	beq.n	80019b6 <__gedf2+0x56>
 800199a:	4657      	mov	r7, sl
 800199c:	2f00      	cmp	r7, #0
 800199e:	d12a      	bne.n	80019f6 <__gedf2+0x96>
 80019a0:	4334      	orrs	r4, r6
 80019a2:	2800      	cmp	r0, #0
 80019a4:	d124      	bne.n	80019f0 <__gedf2+0x90>
 80019a6:	430a      	orrs	r2, r1
 80019a8:	d036      	beq.n	8001a18 <__gedf2+0xb8>
 80019aa:	2c00      	cmp	r4, #0
 80019ac:	d141      	bne.n	8001a32 <__gedf2+0xd2>
 80019ae:	4663      	mov	r3, ip
 80019b0:	0058      	lsls	r0, r3, #1
 80019b2:	3801      	subs	r0, #1
 80019b4:	e015      	b.n	80019e2 <__gedf2+0x82>
 80019b6:	4311      	orrs	r1, r2
 80019b8:	d138      	bne.n	8001a2c <__gedf2+0xcc>
 80019ba:	4653      	mov	r3, sl
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d101      	bne.n	80019c4 <__gedf2+0x64>
 80019c0:	4326      	orrs	r6, r4
 80019c2:	d0f4      	beq.n	80019ae <__gedf2+0x4e>
 80019c4:	9b01      	ldr	r3, [sp, #4]
 80019c6:	4563      	cmp	r3, ip
 80019c8:	d107      	bne.n	80019da <__gedf2+0x7a>
 80019ca:	9b01      	ldr	r3, [sp, #4]
 80019cc:	0058      	lsls	r0, r3, #1
 80019ce:	3801      	subs	r0, #1
 80019d0:	e007      	b.n	80019e2 <__gedf2+0x82>
 80019d2:	4326      	orrs	r6, r4
 80019d4:	d12a      	bne.n	8001a2c <__gedf2+0xcc>
 80019d6:	4550      	cmp	r0, sl
 80019d8:	d021      	beq.n	8001a1e <__gedf2+0xbe>
 80019da:	2001      	movs	r0, #1
 80019dc:	9b01      	ldr	r3, [sp, #4]
 80019de:	425f      	negs	r7, r3
 80019e0:	4338      	orrs	r0, r7
 80019e2:	b003      	add	sp, #12
 80019e4:	bcf0      	pop	{r4, r5, r6, r7}
 80019e6:	46bb      	mov	fp, r7
 80019e8:	46b2      	mov	sl, r6
 80019ea:	46a9      	mov	r9, r5
 80019ec:	46a0      	mov	r8, r4
 80019ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019f0:	2c00      	cmp	r4, #0
 80019f2:	d0dc      	beq.n	80019ae <__gedf2+0x4e>
 80019f4:	e7e6      	b.n	80019c4 <__gedf2+0x64>
 80019f6:	2800      	cmp	r0, #0
 80019f8:	d0ef      	beq.n	80019da <__gedf2+0x7a>
 80019fa:	9b01      	ldr	r3, [sp, #4]
 80019fc:	4563      	cmp	r3, ip
 80019fe:	d1ec      	bne.n	80019da <__gedf2+0x7a>
 8001a00:	4582      	cmp	sl, r0
 8001a02:	dcea      	bgt.n	80019da <__gedf2+0x7a>
 8001a04:	dbe1      	blt.n	80019ca <__gedf2+0x6a>
 8001a06:	428e      	cmp	r6, r1
 8001a08:	d8e7      	bhi.n	80019da <__gedf2+0x7a>
 8001a0a:	d1de      	bne.n	80019ca <__gedf2+0x6a>
 8001a0c:	45c8      	cmp	r8, r9
 8001a0e:	d8e4      	bhi.n	80019da <__gedf2+0x7a>
 8001a10:	2000      	movs	r0, #0
 8001a12:	45c8      	cmp	r8, r9
 8001a14:	d2e5      	bcs.n	80019e2 <__gedf2+0x82>
 8001a16:	e7d8      	b.n	80019ca <__gedf2+0x6a>
 8001a18:	2c00      	cmp	r4, #0
 8001a1a:	d0e2      	beq.n	80019e2 <__gedf2+0x82>
 8001a1c:	e7dd      	b.n	80019da <__gedf2+0x7a>
 8001a1e:	4311      	orrs	r1, r2
 8001a20:	d104      	bne.n	8001a2c <__gedf2+0xcc>
 8001a22:	9b01      	ldr	r3, [sp, #4]
 8001a24:	4563      	cmp	r3, ip
 8001a26:	d1d8      	bne.n	80019da <__gedf2+0x7a>
 8001a28:	2000      	movs	r0, #0
 8001a2a:	e7da      	b.n	80019e2 <__gedf2+0x82>
 8001a2c:	2002      	movs	r0, #2
 8001a2e:	4240      	negs	r0, r0
 8001a30:	e7d7      	b.n	80019e2 <__gedf2+0x82>
 8001a32:	9b01      	ldr	r3, [sp, #4]
 8001a34:	4563      	cmp	r3, ip
 8001a36:	d0e6      	beq.n	8001a06 <__gedf2+0xa6>
 8001a38:	e7cf      	b.n	80019da <__gedf2+0x7a>
 8001a3a:	46c0      	nop			@ (mov r8, r8)
 8001a3c:	000007ff 	.word	0x000007ff

08001a40 <__ledf2>:
 8001a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a42:	4657      	mov	r7, sl
 8001a44:	464e      	mov	r6, r9
 8001a46:	4645      	mov	r5, r8
 8001a48:	46de      	mov	lr, fp
 8001a4a:	b5e0      	push	{r5, r6, r7, lr}
 8001a4c:	000d      	movs	r5, r1
 8001a4e:	030e      	lsls	r6, r1, #12
 8001a50:	0049      	lsls	r1, r1, #1
 8001a52:	0d49      	lsrs	r1, r1, #21
 8001a54:	468a      	mov	sl, r1
 8001a56:	0fdf      	lsrs	r7, r3, #31
 8001a58:	0fe9      	lsrs	r1, r5, #31
 8001a5a:	46bc      	mov	ip, r7
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	4f2e      	ldr	r7, [pc, #184]	@ (8001b18 <__ledf2+0xd8>)
 8001a60:	0004      	movs	r4, r0
 8001a62:	4680      	mov	r8, r0
 8001a64:	9101      	str	r1, [sp, #4]
 8001a66:	0058      	lsls	r0, r3, #1
 8001a68:	0319      	lsls	r1, r3, #12
 8001a6a:	4691      	mov	r9, r2
 8001a6c:	0b36      	lsrs	r6, r6, #12
 8001a6e:	0b09      	lsrs	r1, r1, #12
 8001a70:	0d40      	lsrs	r0, r0, #21
 8001a72:	45ba      	cmp	sl, r7
 8001a74:	d01e      	beq.n	8001ab4 <__ledf2+0x74>
 8001a76:	42b8      	cmp	r0, r7
 8001a78:	d00d      	beq.n	8001a96 <__ledf2+0x56>
 8001a7a:	4657      	mov	r7, sl
 8001a7c:	2f00      	cmp	r7, #0
 8001a7e:	d127      	bne.n	8001ad0 <__ledf2+0x90>
 8001a80:	4334      	orrs	r4, r6
 8001a82:	2800      	cmp	r0, #0
 8001a84:	d133      	bne.n	8001aee <__ledf2+0xae>
 8001a86:	430a      	orrs	r2, r1
 8001a88:	d034      	beq.n	8001af4 <__ledf2+0xb4>
 8001a8a:	2c00      	cmp	r4, #0
 8001a8c:	d140      	bne.n	8001b10 <__ledf2+0xd0>
 8001a8e:	4663      	mov	r3, ip
 8001a90:	0058      	lsls	r0, r3, #1
 8001a92:	3801      	subs	r0, #1
 8001a94:	e015      	b.n	8001ac2 <__ledf2+0x82>
 8001a96:	4311      	orrs	r1, r2
 8001a98:	d112      	bne.n	8001ac0 <__ledf2+0x80>
 8001a9a:	4653      	mov	r3, sl
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <__ledf2+0x64>
 8001aa0:	4326      	orrs	r6, r4
 8001aa2:	d0f4      	beq.n	8001a8e <__ledf2+0x4e>
 8001aa4:	9b01      	ldr	r3, [sp, #4]
 8001aa6:	4563      	cmp	r3, ip
 8001aa8:	d01d      	beq.n	8001ae6 <__ledf2+0xa6>
 8001aaa:	2001      	movs	r0, #1
 8001aac:	9b01      	ldr	r3, [sp, #4]
 8001aae:	425f      	negs	r7, r3
 8001ab0:	4338      	orrs	r0, r7
 8001ab2:	e006      	b.n	8001ac2 <__ledf2+0x82>
 8001ab4:	4326      	orrs	r6, r4
 8001ab6:	d103      	bne.n	8001ac0 <__ledf2+0x80>
 8001ab8:	4550      	cmp	r0, sl
 8001aba:	d1f6      	bne.n	8001aaa <__ledf2+0x6a>
 8001abc:	4311      	orrs	r1, r2
 8001abe:	d01c      	beq.n	8001afa <__ledf2+0xba>
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	b003      	add	sp, #12
 8001ac4:	bcf0      	pop	{r4, r5, r6, r7}
 8001ac6:	46bb      	mov	fp, r7
 8001ac8:	46b2      	mov	sl, r6
 8001aca:	46a9      	mov	r9, r5
 8001acc:	46a0      	mov	r8, r4
 8001ace:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ad0:	2800      	cmp	r0, #0
 8001ad2:	d0ea      	beq.n	8001aaa <__ledf2+0x6a>
 8001ad4:	9b01      	ldr	r3, [sp, #4]
 8001ad6:	4563      	cmp	r3, ip
 8001ad8:	d1e7      	bne.n	8001aaa <__ledf2+0x6a>
 8001ada:	4582      	cmp	sl, r0
 8001adc:	dce5      	bgt.n	8001aaa <__ledf2+0x6a>
 8001ade:	db02      	blt.n	8001ae6 <__ledf2+0xa6>
 8001ae0:	428e      	cmp	r6, r1
 8001ae2:	d8e2      	bhi.n	8001aaa <__ledf2+0x6a>
 8001ae4:	d00e      	beq.n	8001b04 <__ledf2+0xc4>
 8001ae6:	9b01      	ldr	r3, [sp, #4]
 8001ae8:	0058      	lsls	r0, r3, #1
 8001aea:	3801      	subs	r0, #1
 8001aec:	e7e9      	b.n	8001ac2 <__ledf2+0x82>
 8001aee:	2c00      	cmp	r4, #0
 8001af0:	d0cd      	beq.n	8001a8e <__ledf2+0x4e>
 8001af2:	e7d7      	b.n	8001aa4 <__ledf2+0x64>
 8001af4:	2c00      	cmp	r4, #0
 8001af6:	d0e4      	beq.n	8001ac2 <__ledf2+0x82>
 8001af8:	e7d7      	b.n	8001aaa <__ledf2+0x6a>
 8001afa:	9b01      	ldr	r3, [sp, #4]
 8001afc:	2000      	movs	r0, #0
 8001afe:	4563      	cmp	r3, ip
 8001b00:	d0df      	beq.n	8001ac2 <__ledf2+0x82>
 8001b02:	e7d2      	b.n	8001aaa <__ledf2+0x6a>
 8001b04:	45c8      	cmp	r8, r9
 8001b06:	d8d0      	bhi.n	8001aaa <__ledf2+0x6a>
 8001b08:	2000      	movs	r0, #0
 8001b0a:	45c8      	cmp	r8, r9
 8001b0c:	d2d9      	bcs.n	8001ac2 <__ledf2+0x82>
 8001b0e:	e7ea      	b.n	8001ae6 <__ledf2+0xa6>
 8001b10:	9b01      	ldr	r3, [sp, #4]
 8001b12:	4563      	cmp	r3, ip
 8001b14:	d0e4      	beq.n	8001ae0 <__ledf2+0xa0>
 8001b16:	e7c8      	b.n	8001aaa <__ledf2+0x6a>
 8001b18:	000007ff 	.word	0x000007ff

08001b1c <__aeabi_dmul>:
 8001b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b1e:	4657      	mov	r7, sl
 8001b20:	464e      	mov	r6, r9
 8001b22:	46de      	mov	lr, fp
 8001b24:	4645      	mov	r5, r8
 8001b26:	b5e0      	push	{r5, r6, r7, lr}
 8001b28:	001f      	movs	r7, r3
 8001b2a:	030b      	lsls	r3, r1, #12
 8001b2c:	0b1b      	lsrs	r3, r3, #12
 8001b2e:	0016      	movs	r6, r2
 8001b30:	469a      	mov	sl, r3
 8001b32:	0fca      	lsrs	r2, r1, #31
 8001b34:	004b      	lsls	r3, r1, #1
 8001b36:	0004      	movs	r4, r0
 8001b38:	4691      	mov	r9, r2
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	0d5b      	lsrs	r3, r3, #21
 8001b3e:	d100      	bne.n	8001b42 <__aeabi_dmul+0x26>
 8001b40:	e1cf      	b.n	8001ee2 <__aeabi_dmul+0x3c6>
 8001b42:	4acd      	ldr	r2, [pc, #820]	@ (8001e78 <__aeabi_dmul+0x35c>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d055      	beq.n	8001bf4 <__aeabi_dmul+0xd8>
 8001b48:	4651      	mov	r1, sl
 8001b4a:	0f42      	lsrs	r2, r0, #29
 8001b4c:	00c9      	lsls	r1, r1, #3
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	2180      	movs	r1, #128	@ 0x80
 8001b52:	0409      	lsls	r1, r1, #16
 8001b54:	4311      	orrs	r1, r2
 8001b56:	00c2      	lsls	r2, r0, #3
 8001b58:	4690      	mov	r8, r2
 8001b5a:	4ac8      	ldr	r2, [pc, #800]	@ (8001e7c <__aeabi_dmul+0x360>)
 8001b5c:	468a      	mov	sl, r1
 8001b5e:	4693      	mov	fp, r2
 8001b60:	449b      	add	fp, r3
 8001b62:	2300      	movs	r3, #0
 8001b64:	2500      	movs	r5, #0
 8001b66:	9302      	str	r3, [sp, #8]
 8001b68:	033c      	lsls	r4, r7, #12
 8001b6a:	007b      	lsls	r3, r7, #1
 8001b6c:	0ffa      	lsrs	r2, r7, #31
 8001b6e:	9601      	str	r6, [sp, #4]
 8001b70:	0b24      	lsrs	r4, r4, #12
 8001b72:	0d5b      	lsrs	r3, r3, #21
 8001b74:	9200      	str	r2, [sp, #0]
 8001b76:	d100      	bne.n	8001b7a <__aeabi_dmul+0x5e>
 8001b78:	e188      	b.n	8001e8c <__aeabi_dmul+0x370>
 8001b7a:	4abf      	ldr	r2, [pc, #764]	@ (8001e78 <__aeabi_dmul+0x35c>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d100      	bne.n	8001b82 <__aeabi_dmul+0x66>
 8001b80:	e092      	b.n	8001ca8 <__aeabi_dmul+0x18c>
 8001b82:	4abe      	ldr	r2, [pc, #760]	@ (8001e7c <__aeabi_dmul+0x360>)
 8001b84:	4694      	mov	ip, r2
 8001b86:	4463      	add	r3, ip
 8001b88:	449b      	add	fp, r3
 8001b8a:	2d0a      	cmp	r5, #10
 8001b8c:	dc42      	bgt.n	8001c14 <__aeabi_dmul+0xf8>
 8001b8e:	00e4      	lsls	r4, r4, #3
 8001b90:	0f73      	lsrs	r3, r6, #29
 8001b92:	4323      	orrs	r3, r4
 8001b94:	2480      	movs	r4, #128	@ 0x80
 8001b96:	4649      	mov	r1, r9
 8001b98:	0424      	lsls	r4, r4, #16
 8001b9a:	431c      	orrs	r4, r3
 8001b9c:	00f3      	lsls	r3, r6, #3
 8001b9e:	9301      	str	r3, [sp, #4]
 8001ba0:	9b00      	ldr	r3, [sp, #0]
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	4059      	eors	r1, r3
 8001ba6:	b2cb      	uxtb	r3, r1
 8001ba8:	9303      	str	r3, [sp, #12]
 8001baa:	2d02      	cmp	r5, #2
 8001bac:	dc00      	bgt.n	8001bb0 <__aeabi_dmul+0x94>
 8001bae:	e094      	b.n	8001cda <__aeabi_dmul+0x1be>
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	40ab      	lsls	r3, r5
 8001bb4:	001d      	movs	r5, r3
 8001bb6:	23a6      	movs	r3, #166	@ 0xa6
 8001bb8:	002a      	movs	r2, r5
 8001bba:	00db      	lsls	r3, r3, #3
 8001bbc:	401a      	ands	r2, r3
 8001bbe:	421d      	tst	r5, r3
 8001bc0:	d000      	beq.n	8001bc4 <__aeabi_dmul+0xa8>
 8001bc2:	e229      	b.n	8002018 <__aeabi_dmul+0x4fc>
 8001bc4:	2390      	movs	r3, #144	@ 0x90
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	421d      	tst	r5, r3
 8001bca:	d100      	bne.n	8001bce <__aeabi_dmul+0xb2>
 8001bcc:	e24d      	b.n	800206a <__aeabi_dmul+0x54e>
 8001bce:	2300      	movs	r3, #0
 8001bd0:	2480      	movs	r4, #128	@ 0x80
 8001bd2:	4699      	mov	r9, r3
 8001bd4:	0324      	lsls	r4, r4, #12
 8001bd6:	4ba8      	ldr	r3, [pc, #672]	@ (8001e78 <__aeabi_dmul+0x35c>)
 8001bd8:	0010      	movs	r0, r2
 8001bda:	464a      	mov	r2, r9
 8001bdc:	051b      	lsls	r3, r3, #20
 8001bde:	4323      	orrs	r3, r4
 8001be0:	07d2      	lsls	r2, r2, #31
 8001be2:	4313      	orrs	r3, r2
 8001be4:	0019      	movs	r1, r3
 8001be6:	b005      	add	sp, #20
 8001be8:	bcf0      	pop	{r4, r5, r6, r7}
 8001bea:	46bb      	mov	fp, r7
 8001bec:	46b2      	mov	sl, r6
 8001bee:	46a9      	mov	r9, r5
 8001bf0:	46a0      	mov	r8, r4
 8001bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bf4:	4652      	mov	r2, sl
 8001bf6:	4302      	orrs	r2, r0
 8001bf8:	4690      	mov	r8, r2
 8001bfa:	d000      	beq.n	8001bfe <__aeabi_dmul+0xe2>
 8001bfc:	e1ac      	b.n	8001f58 <__aeabi_dmul+0x43c>
 8001bfe:	469b      	mov	fp, r3
 8001c00:	2302      	movs	r3, #2
 8001c02:	4692      	mov	sl, r2
 8001c04:	2508      	movs	r5, #8
 8001c06:	9302      	str	r3, [sp, #8]
 8001c08:	e7ae      	b.n	8001b68 <__aeabi_dmul+0x4c>
 8001c0a:	9b00      	ldr	r3, [sp, #0]
 8001c0c:	46a2      	mov	sl, r4
 8001c0e:	4699      	mov	r9, r3
 8001c10:	9b01      	ldr	r3, [sp, #4]
 8001c12:	4698      	mov	r8, r3
 8001c14:	9b02      	ldr	r3, [sp, #8]
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d100      	bne.n	8001c1c <__aeabi_dmul+0x100>
 8001c1a:	e1ca      	b.n	8001fb2 <__aeabi_dmul+0x496>
 8001c1c:	2b03      	cmp	r3, #3
 8001c1e:	d100      	bne.n	8001c22 <__aeabi_dmul+0x106>
 8001c20:	e192      	b.n	8001f48 <__aeabi_dmul+0x42c>
 8001c22:	2b01      	cmp	r3, #1
 8001c24:	d110      	bne.n	8001c48 <__aeabi_dmul+0x12c>
 8001c26:	2300      	movs	r3, #0
 8001c28:	2400      	movs	r4, #0
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	e7d4      	b.n	8001bd8 <__aeabi_dmul+0xbc>
 8001c2e:	2201      	movs	r2, #1
 8001c30:	087b      	lsrs	r3, r7, #1
 8001c32:	403a      	ands	r2, r7
 8001c34:	4313      	orrs	r3, r2
 8001c36:	4652      	mov	r2, sl
 8001c38:	07d2      	lsls	r2, r2, #31
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	4698      	mov	r8, r3
 8001c3e:	4653      	mov	r3, sl
 8001c40:	085b      	lsrs	r3, r3, #1
 8001c42:	469a      	mov	sl, r3
 8001c44:	9b03      	ldr	r3, [sp, #12]
 8001c46:	4699      	mov	r9, r3
 8001c48:	465b      	mov	r3, fp
 8001c4a:	1c58      	adds	r0, r3, #1
 8001c4c:	2380      	movs	r3, #128	@ 0x80
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	445b      	add	r3, fp
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	dc00      	bgt.n	8001c58 <__aeabi_dmul+0x13c>
 8001c56:	e1b1      	b.n	8001fbc <__aeabi_dmul+0x4a0>
 8001c58:	4642      	mov	r2, r8
 8001c5a:	0752      	lsls	r2, r2, #29
 8001c5c:	d00b      	beq.n	8001c76 <__aeabi_dmul+0x15a>
 8001c5e:	220f      	movs	r2, #15
 8001c60:	4641      	mov	r1, r8
 8001c62:	400a      	ands	r2, r1
 8001c64:	2a04      	cmp	r2, #4
 8001c66:	d006      	beq.n	8001c76 <__aeabi_dmul+0x15a>
 8001c68:	4642      	mov	r2, r8
 8001c6a:	1d11      	adds	r1, r2, #4
 8001c6c:	4541      	cmp	r1, r8
 8001c6e:	4192      	sbcs	r2, r2
 8001c70:	4688      	mov	r8, r1
 8001c72:	4252      	negs	r2, r2
 8001c74:	4492      	add	sl, r2
 8001c76:	4652      	mov	r2, sl
 8001c78:	01d2      	lsls	r2, r2, #7
 8001c7a:	d506      	bpl.n	8001c8a <__aeabi_dmul+0x16e>
 8001c7c:	4652      	mov	r2, sl
 8001c7e:	4b80      	ldr	r3, [pc, #512]	@ (8001e80 <__aeabi_dmul+0x364>)
 8001c80:	401a      	ands	r2, r3
 8001c82:	2380      	movs	r3, #128	@ 0x80
 8001c84:	4692      	mov	sl, r2
 8001c86:	00db      	lsls	r3, r3, #3
 8001c88:	18c3      	adds	r3, r0, r3
 8001c8a:	4a7e      	ldr	r2, [pc, #504]	@ (8001e84 <__aeabi_dmul+0x368>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	dd00      	ble.n	8001c92 <__aeabi_dmul+0x176>
 8001c90:	e18f      	b.n	8001fb2 <__aeabi_dmul+0x496>
 8001c92:	4642      	mov	r2, r8
 8001c94:	08d1      	lsrs	r1, r2, #3
 8001c96:	4652      	mov	r2, sl
 8001c98:	0752      	lsls	r2, r2, #29
 8001c9a:	430a      	orrs	r2, r1
 8001c9c:	4651      	mov	r1, sl
 8001c9e:	055b      	lsls	r3, r3, #21
 8001ca0:	024c      	lsls	r4, r1, #9
 8001ca2:	0b24      	lsrs	r4, r4, #12
 8001ca4:	0d5b      	lsrs	r3, r3, #21
 8001ca6:	e797      	b.n	8001bd8 <__aeabi_dmul+0xbc>
 8001ca8:	4b73      	ldr	r3, [pc, #460]	@ (8001e78 <__aeabi_dmul+0x35c>)
 8001caa:	4326      	orrs	r6, r4
 8001cac:	469c      	mov	ip, r3
 8001cae:	44e3      	add	fp, ip
 8001cb0:	2e00      	cmp	r6, #0
 8001cb2:	d100      	bne.n	8001cb6 <__aeabi_dmul+0x19a>
 8001cb4:	e16f      	b.n	8001f96 <__aeabi_dmul+0x47a>
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	4649      	mov	r1, r9
 8001cba:	431d      	orrs	r5, r3
 8001cbc:	9b00      	ldr	r3, [sp, #0]
 8001cbe:	4059      	eors	r1, r3
 8001cc0:	b2cb      	uxtb	r3, r1
 8001cc2:	9303      	str	r3, [sp, #12]
 8001cc4:	2d0a      	cmp	r5, #10
 8001cc6:	dd00      	ble.n	8001cca <__aeabi_dmul+0x1ae>
 8001cc8:	e133      	b.n	8001f32 <__aeabi_dmul+0x416>
 8001cca:	2301      	movs	r3, #1
 8001ccc:	40ab      	lsls	r3, r5
 8001cce:	001d      	movs	r5, r3
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	9302      	str	r3, [sp, #8]
 8001cd4:	2288      	movs	r2, #136	@ 0x88
 8001cd6:	422a      	tst	r2, r5
 8001cd8:	d197      	bne.n	8001c0a <__aeabi_dmul+0xee>
 8001cda:	4642      	mov	r2, r8
 8001cdc:	4643      	mov	r3, r8
 8001cde:	0412      	lsls	r2, r2, #16
 8001ce0:	0c12      	lsrs	r2, r2, #16
 8001ce2:	0016      	movs	r6, r2
 8001ce4:	9801      	ldr	r0, [sp, #4]
 8001ce6:	0c1d      	lsrs	r5, r3, #16
 8001ce8:	0c03      	lsrs	r3, r0, #16
 8001cea:	0400      	lsls	r0, r0, #16
 8001cec:	0c00      	lsrs	r0, r0, #16
 8001cee:	4346      	muls	r6, r0
 8001cf0:	46b4      	mov	ip, r6
 8001cf2:	001e      	movs	r6, r3
 8001cf4:	436e      	muls	r6, r5
 8001cf6:	9600      	str	r6, [sp, #0]
 8001cf8:	0016      	movs	r6, r2
 8001cfa:	0007      	movs	r7, r0
 8001cfc:	435e      	muls	r6, r3
 8001cfe:	4661      	mov	r1, ip
 8001d00:	46b0      	mov	r8, r6
 8001d02:	436f      	muls	r7, r5
 8001d04:	0c0e      	lsrs	r6, r1, #16
 8001d06:	44b8      	add	r8, r7
 8001d08:	4446      	add	r6, r8
 8001d0a:	42b7      	cmp	r7, r6
 8001d0c:	d905      	bls.n	8001d1a <__aeabi_dmul+0x1fe>
 8001d0e:	2180      	movs	r1, #128	@ 0x80
 8001d10:	0249      	lsls	r1, r1, #9
 8001d12:	4688      	mov	r8, r1
 8001d14:	9f00      	ldr	r7, [sp, #0]
 8001d16:	4447      	add	r7, r8
 8001d18:	9700      	str	r7, [sp, #0]
 8001d1a:	4661      	mov	r1, ip
 8001d1c:	0409      	lsls	r1, r1, #16
 8001d1e:	0c09      	lsrs	r1, r1, #16
 8001d20:	0c37      	lsrs	r7, r6, #16
 8001d22:	0436      	lsls	r6, r6, #16
 8001d24:	468c      	mov	ip, r1
 8001d26:	0031      	movs	r1, r6
 8001d28:	4461      	add	r1, ip
 8001d2a:	9101      	str	r1, [sp, #4]
 8001d2c:	0011      	movs	r1, r2
 8001d2e:	0c26      	lsrs	r6, r4, #16
 8001d30:	0424      	lsls	r4, r4, #16
 8001d32:	0c24      	lsrs	r4, r4, #16
 8001d34:	4361      	muls	r1, r4
 8001d36:	468c      	mov	ip, r1
 8001d38:	0021      	movs	r1, r4
 8001d3a:	4369      	muls	r1, r5
 8001d3c:	4689      	mov	r9, r1
 8001d3e:	4661      	mov	r1, ip
 8001d40:	0c09      	lsrs	r1, r1, #16
 8001d42:	4688      	mov	r8, r1
 8001d44:	4372      	muls	r2, r6
 8001d46:	444a      	add	r2, r9
 8001d48:	4442      	add	r2, r8
 8001d4a:	4375      	muls	r5, r6
 8001d4c:	4591      	cmp	r9, r2
 8001d4e:	d903      	bls.n	8001d58 <__aeabi_dmul+0x23c>
 8001d50:	2180      	movs	r1, #128	@ 0x80
 8001d52:	0249      	lsls	r1, r1, #9
 8001d54:	4688      	mov	r8, r1
 8001d56:	4445      	add	r5, r8
 8001d58:	0c11      	lsrs	r1, r2, #16
 8001d5a:	4688      	mov	r8, r1
 8001d5c:	4661      	mov	r1, ip
 8001d5e:	0409      	lsls	r1, r1, #16
 8001d60:	0c09      	lsrs	r1, r1, #16
 8001d62:	468c      	mov	ip, r1
 8001d64:	0412      	lsls	r2, r2, #16
 8001d66:	4462      	add	r2, ip
 8001d68:	18b9      	adds	r1, r7, r2
 8001d6a:	9102      	str	r1, [sp, #8]
 8001d6c:	4651      	mov	r1, sl
 8001d6e:	0c09      	lsrs	r1, r1, #16
 8001d70:	468c      	mov	ip, r1
 8001d72:	4651      	mov	r1, sl
 8001d74:	040f      	lsls	r7, r1, #16
 8001d76:	0c3f      	lsrs	r7, r7, #16
 8001d78:	0039      	movs	r1, r7
 8001d7a:	4341      	muls	r1, r0
 8001d7c:	4445      	add	r5, r8
 8001d7e:	4688      	mov	r8, r1
 8001d80:	4661      	mov	r1, ip
 8001d82:	4341      	muls	r1, r0
 8001d84:	468a      	mov	sl, r1
 8001d86:	4641      	mov	r1, r8
 8001d88:	4660      	mov	r0, ip
 8001d8a:	0c09      	lsrs	r1, r1, #16
 8001d8c:	4689      	mov	r9, r1
 8001d8e:	4358      	muls	r0, r3
 8001d90:	437b      	muls	r3, r7
 8001d92:	4453      	add	r3, sl
 8001d94:	444b      	add	r3, r9
 8001d96:	459a      	cmp	sl, r3
 8001d98:	d903      	bls.n	8001da2 <__aeabi_dmul+0x286>
 8001d9a:	2180      	movs	r1, #128	@ 0x80
 8001d9c:	0249      	lsls	r1, r1, #9
 8001d9e:	4689      	mov	r9, r1
 8001da0:	4448      	add	r0, r9
 8001da2:	0c19      	lsrs	r1, r3, #16
 8001da4:	4689      	mov	r9, r1
 8001da6:	4641      	mov	r1, r8
 8001da8:	0409      	lsls	r1, r1, #16
 8001daa:	0c09      	lsrs	r1, r1, #16
 8001dac:	4688      	mov	r8, r1
 8001dae:	0039      	movs	r1, r7
 8001db0:	4361      	muls	r1, r4
 8001db2:	041b      	lsls	r3, r3, #16
 8001db4:	4443      	add	r3, r8
 8001db6:	4688      	mov	r8, r1
 8001db8:	4661      	mov	r1, ip
 8001dba:	434c      	muls	r4, r1
 8001dbc:	4371      	muls	r1, r6
 8001dbe:	468c      	mov	ip, r1
 8001dc0:	4641      	mov	r1, r8
 8001dc2:	4377      	muls	r7, r6
 8001dc4:	0c0e      	lsrs	r6, r1, #16
 8001dc6:	193f      	adds	r7, r7, r4
 8001dc8:	19f6      	adds	r6, r6, r7
 8001dca:	4448      	add	r0, r9
 8001dcc:	42b4      	cmp	r4, r6
 8001dce:	d903      	bls.n	8001dd8 <__aeabi_dmul+0x2bc>
 8001dd0:	2180      	movs	r1, #128	@ 0x80
 8001dd2:	0249      	lsls	r1, r1, #9
 8001dd4:	4689      	mov	r9, r1
 8001dd6:	44cc      	add	ip, r9
 8001dd8:	9902      	ldr	r1, [sp, #8]
 8001dda:	9f00      	ldr	r7, [sp, #0]
 8001ddc:	4689      	mov	r9, r1
 8001dde:	0431      	lsls	r1, r6, #16
 8001de0:	444f      	add	r7, r9
 8001de2:	4689      	mov	r9, r1
 8001de4:	4641      	mov	r1, r8
 8001de6:	4297      	cmp	r7, r2
 8001de8:	4192      	sbcs	r2, r2
 8001dea:	040c      	lsls	r4, r1, #16
 8001dec:	0c24      	lsrs	r4, r4, #16
 8001dee:	444c      	add	r4, r9
 8001df0:	18ff      	adds	r7, r7, r3
 8001df2:	4252      	negs	r2, r2
 8001df4:	1964      	adds	r4, r4, r5
 8001df6:	18a1      	adds	r1, r4, r2
 8001df8:	429f      	cmp	r7, r3
 8001dfa:	419b      	sbcs	r3, r3
 8001dfc:	4688      	mov	r8, r1
 8001dfe:	4682      	mov	sl, r0
 8001e00:	425b      	negs	r3, r3
 8001e02:	4699      	mov	r9, r3
 8001e04:	4590      	cmp	r8, r2
 8001e06:	4192      	sbcs	r2, r2
 8001e08:	42ac      	cmp	r4, r5
 8001e0a:	41a4      	sbcs	r4, r4
 8001e0c:	44c2      	add	sl, r8
 8001e0e:	44d1      	add	r9, sl
 8001e10:	4252      	negs	r2, r2
 8001e12:	4264      	negs	r4, r4
 8001e14:	4314      	orrs	r4, r2
 8001e16:	4599      	cmp	r9, r3
 8001e18:	419b      	sbcs	r3, r3
 8001e1a:	4582      	cmp	sl, r0
 8001e1c:	4192      	sbcs	r2, r2
 8001e1e:	425b      	negs	r3, r3
 8001e20:	4252      	negs	r2, r2
 8001e22:	4313      	orrs	r3, r2
 8001e24:	464a      	mov	r2, r9
 8001e26:	0c36      	lsrs	r6, r6, #16
 8001e28:	19a4      	adds	r4, r4, r6
 8001e2a:	18e3      	adds	r3, r4, r3
 8001e2c:	4463      	add	r3, ip
 8001e2e:	025b      	lsls	r3, r3, #9
 8001e30:	0dd2      	lsrs	r2, r2, #23
 8001e32:	431a      	orrs	r2, r3
 8001e34:	9901      	ldr	r1, [sp, #4]
 8001e36:	4692      	mov	sl, r2
 8001e38:	027a      	lsls	r2, r7, #9
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	1e50      	subs	r0, r2, #1
 8001e3e:	4182      	sbcs	r2, r0
 8001e40:	0dff      	lsrs	r7, r7, #23
 8001e42:	4317      	orrs	r7, r2
 8001e44:	464a      	mov	r2, r9
 8001e46:	0252      	lsls	r2, r2, #9
 8001e48:	4317      	orrs	r7, r2
 8001e4a:	46b8      	mov	r8, r7
 8001e4c:	01db      	lsls	r3, r3, #7
 8001e4e:	d500      	bpl.n	8001e52 <__aeabi_dmul+0x336>
 8001e50:	e6ed      	b.n	8001c2e <__aeabi_dmul+0x112>
 8001e52:	4b0d      	ldr	r3, [pc, #52]	@ (8001e88 <__aeabi_dmul+0x36c>)
 8001e54:	9a03      	ldr	r2, [sp, #12]
 8001e56:	445b      	add	r3, fp
 8001e58:	4691      	mov	r9, r2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	dc00      	bgt.n	8001e60 <__aeabi_dmul+0x344>
 8001e5e:	e0ac      	b.n	8001fba <__aeabi_dmul+0x49e>
 8001e60:	003a      	movs	r2, r7
 8001e62:	0752      	lsls	r2, r2, #29
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dmul+0x34c>
 8001e66:	e710      	b.n	8001c8a <__aeabi_dmul+0x16e>
 8001e68:	220f      	movs	r2, #15
 8001e6a:	4658      	mov	r0, fp
 8001e6c:	403a      	ands	r2, r7
 8001e6e:	2a04      	cmp	r2, #4
 8001e70:	d000      	beq.n	8001e74 <__aeabi_dmul+0x358>
 8001e72:	e6f9      	b.n	8001c68 <__aeabi_dmul+0x14c>
 8001e74:	e709      	b.n	8001c8a <__aeabi_dmul+0x16e>
 8001e76:	46c0      	nop			@ (mov r8, r8)
 8001e78:	000007ff 	.word	0x000007ff
 8001e7c:	fffffc01 	.word	0xfffffc01
 8001e80:	feffffff 	.word	0xfeffffff
 8001e84:	000007fe 	.word	0x000007fe
 8001e88:	000003ff 	.word	0x000003ff
 8001e8c:	0022      	movs	r2, r4
 8001e8e:	4332      	orrs	r2, r6
 8001e90:	d06f      	beq.n	8001f72 <__aeabi_dmul+0x456>
 8001e92:	2c00      	cmp	r4, #0
 8001e94:	d100      	bne.n	8001e98 <__aeabi_dmul+0x37c>
 8001e96:	e0c2      	b.n	800201e <__aeabi_dmul+0x502>
 8001e98:	0020      	movs	r0, r4
 8001e9a:	f000 fddf 	bl	8002a5c <__clzsi2>
 8001e9e:	0002      	movs	r2, r0
 8001ea0:	0003      	movs	r3, r0
 8001ea2:	3a0b      	subs	r2, #11
 8001ea4:	201d      	movs	r0, #29
 8001ea6:	1a82      	subs	r2, r0, r2
 8001ea8:	0030      	movs	r0, r6
 8001eaa:	0019      	movs	r1, r3
 8001eac:	40d0      	lsrs	r0, r2
 8001eae:	3908      	subs	r1, #8
 8001eb0:	408c      	lsls	r4, r1
 8001eb2:	0002      	movs	r2, r0
 8001eb4:	4322      	orrs	r2, r4
 8001eb6:	0034      	movs	r4, r6
 8001eb8:	408c      	lsls	r4, r1
 8001eba:	4659      	mov	r1, fp
 8001ebc:	1acb      	subs	r3, r1, r3
 8001ebe:	4986      	ldr	r1, [pc, #536]	@ (80020d8 <__aeabi_dmul+0x5bc>)
 8001ec0:	468b      	mov	fp, r1
 8001ec2:	449b      	add	fp, r3
 8001ec4:	2d0a      	cmp	r5, #10
 8001ec6:	dd00      	ble.n	8001eca <__aeabi_dmul+0x3ae>
 8001ec8:	e6a4      	b.n	8001c14 <__aeabi_dmul+0xf8>
 8001eca:	4649      	mov	r1, r9
 8001ecc:	9b00      	ldr	r3, [sp, #0]
 8001ece:	9401      	str	r4, [sp, #4]
 8001ed0:	4059      	eors	r1, r3
 8001ed2:	b2cb      	uxtb	r3, r1
 8001ed4:	0014      	movs	r4, r2
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	9303      	str	r3, [sp, #12]
 8001eda:	2d02      	cmp	r5, #2
 8001edc:	dd00      	ble.n	8001ee0 <__aeabi_dmul+0x3c4>
 8001ede:	e667      	b.n	8001bb0 <__aeabi_dmul+0x94>
 8001ee0:	e6fb      	b.n	8001cda <__aeabi_dmul+0x1be>
 8001ee2:	4653      	mov	r3, sl
 8001ee4:	4303      	orrs	r3, r0
 8001ee6:	4698      	mov	r8, r3
 8001ee8:	d03c      	beq.n	8001f64 <__aeabi_dmul+0x448>
 8001eea:	4653      	mov	r3, sl
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d100      	bne.n	8001ef2 <__aeabi_dmul+0x3d6>
 8001ef0:	e0a3      	b.n	800203a <__aeabi_dmul+0x51e>
 8001ef2:	4650      	mov	r0, sl
 8001ef4:	f000 fdb2 	bl	8002a5c <__clzsi2>
 8001ef8:	230b      	movs	r3, #11
 8001efa:	425b      	negs	r3, r3
 8001efc:	469c      	mov	ip, r3
 8001efe:	0002      	movs	r2, r0
 8001f00:	4484      	add	ip, r0
 8001f02:	0011      	movs	r1, r2
 8001f04:	4650      	mov	r0, sl
 8001f06:	3908      	subs	r1, #8
 8001f08:	4088      	lsls	r0, r1
 8001f0a:	231d      	movs	r3, #29
 8001f0c:	4680      	mov	r8, r0
 8001f0e:	4660      	mov	r0, ip
 8001f10:	1a1b      	subs	r3, r3, r0
 8001f12:	0020      	movs	r0, r4
 8001f14:	40d8      	lsrs	r0, r3
 8001f16:	0003      	movs	r3, r0
 8001f18:	4640      	mov	r0, r8
 8001f1a:	4303      	orrs	r3, r0
 8001f1c:	469a      	mov	sl, r3
 8001f1e:	0023      	movs	r3, r4
 8001f20:	408b      	lsls	r3, r1
 8001f22:	4698      	mov	r8, r3
 8001f24:	4b6c      	ldr	r3, [pc, #432]	@ (80020d8 <__aeabi_dmul+0x5bc>)
 8001f26:	2500      	movs	r5, #0
 8001f28:	1a9b      	subs	r3, r3, r2
 8001f2a:	469b      	mov	fp, r3
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	9302      	str	r3, [sp, #8]
 8001f30:	e61a      	b.n	8001b68 <__aeabi_dmul+0x4c>
 8001f32:	2d0f      	cmp	r5, #15
 8001f34:	d000      	beq.n	8001f38 <__aeabi_dmul+0x41c>
 8001f36:	e0c9      	b.n	80020cc <__aeabi_dmul+0x5b0>
 8001f38:	2380      	movs	r3, #128	@ 0x80
 8001f3a:	4652      	mov	r2, sl
 8001f3c:	031b      	lsls	r3, r3, #12
 8001f3e:	421a      	tst	r2, r3
 8001f40:	d002      	beq.n	8001f48 <__aeabi_dmul+0x42c>
 8001f42:	421c      	tst	r4, r3
 8001f44:	d100      	bne.n	8001f48 <__aeabi_dmul+0x42c>
 8001f46:	e092      	b.n	800206e <__aeabi_dmul+0x552>
 8001f48:	2480      	movs	r4, #128	@ 0x80
 8001f4a:	4653      	mov	r3, sl
 8001f4c:	0324      	lsls	r4, r4, #12
 8001f4e:	431c      	orrs	r4, r3
 8001f50:	0324      	lsls	r4, r4, #12
 8001f52:	4642      	mov	r2, r8
 8001f54:	0b24      	lsrs	r4, r4, #12
 8001f56:	e63e      	b.n	8001bd6 <__aeabi_dmul+0xba>
 8001f58:	469b      	mov	fp, r3
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	4680      	mov	r8, r0
 8001f5e:	250c      	movs	r5, #12
 8001f60:	9302      	str	r3, [sp, #8]
 8001f62:	e601      	b.n	8001b68 <__aeabi_dmul+0x4c>
 8001f64:	2300      	movs	r3, #0
 8001f66:	469a      	mov	sl, r3
 8001f68:	469b      	mov	fp, r3
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	2504      	movs	r5, #4
 8001f6e:	9302      	str	r3, [sp, #8]
 8001f70:	e5fa      	b.n	8001b68 <__aeabi_dmul+0x4c>
 8001f72:	2101      	movs	r1, #1
 8001f74:	430d      	orrs	r5, r1
 8001f76:	2d0a      	cmp	r5, #10
 8001f78:	dd00      	ble.n	8001f7c <__aeabi_dmul+0x460>
 8001f7a:	e64b      	b.n	8001c14 <__aeabi_dmul+0xf8>
 8001f7c:	4649      	mov	r1, r9
 8001f7e:	9800      	ldr	r0, [sp, #0]
 8001f80:	4041      	eors	r1, r0
 8001f82:	b2c9      	uxtb	r1, r1
 8001f84:	9103      	str	r1, [sp, #12]
 8001f86:	2d02      	cmp	r5, #2
 8001f88:	dc00      	bgt.n	8001f8c <__aeabi_dmul+0x470>
 8001f8a:	e096      	b.n	80020ba <__aeabi_dmul+0x59e>
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	2400      	movs	r4, #0
 8001f90:	2001      	movs	r0, #1
 8001f92:	9301      	str	r3, [sp, #4]
 8001f94:	e60c      	b.n	8001bb0 <__aeabi_dmul+0x94>
 8001f96:	4649      	mov	r1, r9
 8001f98:	2302      	movs	r3, #2
 8001f9a:	9a00      	ldr	r2, [sp, #0]
 8001f9c:	432b      	orrs	r3, r5
 8001f9e:	4051      	eors	r1, r2
 8001fa0:	b2ca      	uxtb	r2, r1
 8001fa2:	9203      	str	r2, [sp, #12]
 8001fa4:	2b0a      	cmp	r3, #10
 8001fa6:	dd00      	ble.n	8001faa <__aeabi_dmul+0x48e>
 8001fa8:	e634      	b.n	8001c14 <__aeabi_dmul+0xf8>
 8001faa:	2d00      	cmp	r5, #0
 8001fac:	d157      	bne.n	800205e <__aeabi_dmul+0x542>
 8001fae:	9b03      	ldr	r3, [sp, #12]
 8001fb0:	4699      	mov	r9, r3
 8001fb2:	2400      	movs	r4, #0
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	4b49      	ldr	r3, [pc, #292]	@ (80020dc <__aeabi_dmul+0x5c0>)
 8001fb8:	e60e      	b.n	8001bd8 <__aeabi_dmul+0xbc>
 8001fba:	4658      	mov	r0, fp
 8001fbc:	2101      	movs	r1, #1
 8001fbe:	1ac9      	subs	r1, r1, r3
 8001fc0:	2938      	cmp	r1, #56	@ 0x38
 8001fc2:	dd00      	ble.n	8001fc6 <__aeabi_dmul+0x4aa>
 8001fc4:	e62f      	b.n	8001c26 <__aeabi_dmul+0x10a>
 8001fc6:	291f      	cmp	r1, #31
 8001fc8:	dd56      	ble.n	8002078 <__aeabi_dmul+0x55c>
 8001fca:	221f      	movs	r2, #31
 8001fcc:	4654      	mov	r4, sl
 8001fce:	4252      	negs	r2, r2
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	40dc      	lsrs	r4, r3
 8001fd4:	2920      	cmp	r1, #32
 8001fd6:	d007      	beq.n	8001fe8 <__aeabi_dmul+0x4cc>
 8001fd8:	4b41      	ldr	r3, [pc, #260]	@ (80020e0 <__aeabi_dmul+0x5c4>)
 8001fda:	4642      	mov	r2, r8
 8001fdc:	469c      	mov	ip, r3
 8001fde:	4653      	mov	r3, sl
 8001fe0:	4460      	add	r0, ip
 8001fe2:	4083      	lsls	r3, r0
 8001fe4:	431a      	orrs	r2, r3
 8001fe6:	4690      	mov	r8, r2
 8001fe8:	4642      	mov	r2, r8
 8001fea:	2107      	movs	r1, #7
 8001fec:	1e53      	subs	r3, r2, #1
 8001fee:	419a      	sbcs	r2, r3
 8001ff0:	000b      	movs	r3, r1
 8001ff2:	4322      	orrs	r2, r4
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	2400      	movs	r4, #0
 8001ff8:	4211      	tst	r1, r2
 8001ffa:	d009      	beq.n	8002010 <__aeabi_dmul+0x4f4>
 8001ffc:	230f      	movs	r3, #15
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b04      	cmp	r3, #4
 8002002:	d05d      	beq.n	80020c0 <__aeabi_dmul+0x5a4>
 8002004:	1d11      	adds	r1, r2, #4
 8002006:	4291      	cmp	r1, r2
 8002008:	419b      	sbcs	r3, r3
 800200a:	000a      	movs	r2, r1
 800200c:	425b      	negs	r3, r3
 800200e:	075b      	lsls	r3, r3, #29
 8002010:	08d2      	lsrs	r2, r2, #3
 8002012:	431a      	orrs	r2, r3
 8002014:	2300      	movs	r3, #0
 8002016:	e5df      	b.n	8001bd8 <__aeabi_dmul+0xbc>
 8002018:	9b03      	ldr	r3, [sp, #12]
 800201a:	4699      	mov	r9, r3
 800201c:	e5fa      	b.n	8001c14 <__aeabi_dmul+0xf8>
 800201e:	9801      	ldr	r0, [sp, #4]
 8002020:	f000 fd1c 	bl	8002a5c <__clzsi2>
 8002024:	0002      	movs	r2, r0
 8002026:	0003      	movs	r3, r0
 8002028:	3215      	adds	r2, #21
 800202a:	3320      	adds	r3, #32
 800202c:	2a1c      	cmp	r2, #28
 800202e:	dc00      	bgt.n	8002032 <__aeabi_dmul+0x516>
 8002030:	e738      	b.n	8001ea4 <__aeabi_dmul+0x388>
 8002032:	9a01      	ldr	r2, [sp, #4]
 8002034:	3808      	subs	r0, #8
 8002036:	4082      	lsls	r2, r0
 8002038:	e73f      	b.n	8001eba <__aeabi_dmul+0x39e>
 800203a:	f000 fd0f 	bl	8002a5c <__clzsi2>
 800203e:	2315      	movs	r3, #21
 8002040:	469c      	mov	ip, r3
 8002042:	4484      	add	ip, r0
 8002044:	0002      	movs	r2, r0
 8002046:	4663      	mov	r3, ip
 8002048:	3220      	adds	r2, #32
 800204a:	2b1c      	cmp	r3, #28
 800204c:	dc00      	bgt.n	8002050 <__aeabi_dmul+0x534>
 800204e:	e758      	b.n	8001f02 <__aeabi_dmul+0x3e6>
 8002050:	2300      	movs	r3, #0
 8002052:	4698      	mov	r8, r3
 8002054:	0023      	movs	r3, r4
 8002056:	3808      	subs	r0, #8
 8002058:	4083      	lsls	r3, r0
 800205a:	469a      	mov	sl, r3
 800205c:	e762      	b.n	8001f24 <__aeabi_dmul+0x408>
 800205e:	001d      	movs	r5, r3
 8002060:	2300      	movs	r3, #0
 8002062:	2400      	movs	r4, #0
 8002064:	2002      	movs	r0, #2
 8002066:	9301      	str	r3, [sp, #4]
 8002068:	e5a2      	b.n	8001bb0 <__aeabi_dmul+0x94>
 800206a:	9002      	str	r0, [sp, #8]
 800206c:	e632      	b.n	8001cd4 <__aeabi_dmul+0x1b8>
 800206e:	431c      	orrs	r4, r3
 8002070:	9b00      	ldr	r3, [sp, #0]
 8002072:	9a01      	ldr	r2, [sp, #4]
 8002074:	4699      	mov	r9, r3
 8002076:	e5ae      	b.n	8001bd6 <__aeabi_dmul+0xba>
 8002078:	4b1a      	ldr	r3, [pc, #104]	@ (80020e4 <__aeabi_dmul+0x5c8>)
 800207a:	4652      	mov	r2, sl
 800207c:	18c3      	adds	r3, r0, r3
 800207e:	4640      	mov	r0, r8
 8002080:	409a      	lsls	r2, r3
 8002082:	40c8      	lsrs	r0, r1
 8002084:	4302      	orrs	r2, r0
 8002086:	4640      	mov	r0, r8
 8002088:	4098      	lsls	r0, r3
 800208a:	0003      	movs	r3, r0
 800208c:	1e58      	subs	r0, r3, #1
 800208e:	4183      	sbcs	r3, r0
 8002090:	4654      	mov	r4, sl
 8002092:	431a      	orrs	r2, r3
 8002094:	40cc      	lsrs	r4, r1
 8002096:	0753      	lsls	r3, r2, #29
 8002098:	d009      	beq.n	80020ae <__aeabi_dmul+0x592>
 800209a:	230f      	movs	r3, #15
 800209c:	4013      	ands	r3, r2
 800209e:	2b04      	cmp	r3, #4
 80020a0:	d005      	beq.n	80020ae <__aeabi_dmul+0x592>
 80020a2:	1d13      	adds	r3, r2, #4
 80020a4:	4293      	cmp	r3, r2
 80020a6:	4192      	sbcs	r2, r2
 80020a8:	4252      	negs	r2, r2
 80020aa:	18a4      	adds	r4, r4, r2
 80020ac:	001a      	movs	r2, r3
 80020ae:	0223      	lsls	r3, r4, #8
 80020b0:	d508      	bpl.n	80020c4 <__aeabi_dmul+0x5a8>
 80020b2:	2301      	movs	r3, #1
 80020b4:	2400      	movs	r4, #0
 80020b6:	2200      	movs	r2, #0
 80020b8:	e58e      	b.n	8001bd8 <__aeabi_dmul+0xbc>
 80020ba:	4689      	mov	r9, r1
 80020bc:	2400      	movs	r4, #0
 80020be:	e58b      	b.n	8001bd8 <__aeabi_dmul+0xbc>
 80020c0:	2300      	movs	r3, #0
 80020c2:	e7a5      	b.n	8002010 <__aeabi_dmul+0x4f4>
 80020c4:	0763      	lsls	r3, r4, #29
 80020c6:	0264      	lsls	r4, r4, #9
 80020c8:	0b24      	lsrs	r4, r4, #12
 80020ca:	e7a1      	b.n	8002010 <__aeabi_dmul+0x4f4>
 80020cc:	9b00      	ldr	r3, [sp, #0]
 80020ce:	46a2      	mov	sl, r4
 80020d0:	4699      	mov	r9, r3
 80020d2:	9b01      	ldr	r3, [sp, #4]
 80020d4:	4698      	mov	r8, r3
 80020d6:	e737      	b.n	8001f48 <__aeabi_dmul+0x42c>
 80020d8:	fffffc0d 	.word	0xfffffc0d
 80020dc:	000007ff 	.word	0x000007ff
 80020e0:	0000043e 	.word	0x0000043e
 80020e4:	0000041e 	.word	0x0000041e

080020e8 <__aeabi_dsub>:
 80020e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ea:	4657      	mov	r7, sl
 80020ec:	464e      	mov	r6, r9
 80020ee:	4645      	mov	r5, r8
 80020f0:	46de      	mov	lr, fp
 80020f2:	b5e0      	push	{r5, r6, r7, lr}
 80020f4:	b083      	sub	sp, #12
 80020f6:	9000      	str	r0, [sp, #0]
 80020f8:	9101      	str	r1, [sp, #4]
 80020fa:	030c      	lsls	r4, r1, #12
 80020fc:	004d      	lsls	r5, r1, #1
 80020fe:	0fce      	lsrs	r6, r1, #31
 8002100:	0a61      	lsrs	r1, r4, #9
 8002102:	9c00      	ldr	r4, [sp, #0]
 8002104:	005f      	lsls	r7, r3, #1
 8002106:	0f64      	lsrs	r4, r4, #29
 8002108:	430c      	orrs	r4, r1
 800210a:	9900      	ldr	r1, [sp, #0]
 800210c:	9200      	str	r2, [sp, #0]
 800210e:	9301      	str	r3, [sp, #4]
 8002110:	00c8      	lsls	r0, r1, #3
 8002112:	0319      	lsls	r1, r3, #12
 8002114:	0d7b      	lsrs	r3, r7, #21
 8002116:	4699      	mov	r9, r3
 8002118:	9b01      	ldr	r3, [sp, #4]
 800211a:	4fcc      	ldr	r7, [pc, #816]	@ (800244c <__aeabi_dsub+0x364>)
 800211c:	0fdb      	lsrs	r3, r3, #31
 800211e:	469c      	mov	ip, r3
 8002120:	0a4b      	lsrs	r3, r1, #9
 8002122:	9900      	ldr	r1, [sp, #0]
 8002124:	4680      	mov	r8, r0
 8002126:	0f49      	lsrs	r1, r1, #29
 8002128:	4319      	orrs	r1, r3
 800212a:	9b00      	ldr	r3, [sp, #0]
 800212c:	468b      	mov	fp, r1
 800212e:	00da      	lsls	r2, r3, #3
 8002130:	4692      	mov	sl, r2
 8002132:	0d6d      	lsrs	r5, r5, #21
 8002134:	45b9      	cmp	r9, r7
 8002136:	d100      	bne.n	800213a <__aeabi_dsub+0x52>
 8002138:	e0bf      	b.n	80022ba <__aeabi_dsub+0x1d2>
 800213a:	2301      	movs	r3, #1
 800213c:	4661      	mov	r1, ip
 800213e:	4059      	eors	r1, r3
 8002140:	464b      	mov	r3, r9
 8002142:	468c      	mov	ip, r1
 8002144:	1aeb      	subs	r3, r5, r3
 8002146:	428e      	cmp	r6, r1
 8002148:	d075      	beq.n	8002236 <__aeabi_dsub+0x14e>
 800214a:	2b00      	cmp	r3, #0
 800214c:	dc00      	bgt.n	8002150 <__aeabi_dsub+0x68>
 800214e:	e2a3      	b.n	8002698 <__aeabi_dsub+0x5b0>
 8002150:	4649      	mov	r1, r9
 8002152:	2900      	cmp	r1, #0
 8002154:	d100      	bne.n	8002158 <__aeabi_dsub+0x70>
 8002156:	e0ce      	b.n	80022f6 <__aeabi_dsub+0x20e>
 8002158:	42bd      	cmp	r5, r7
 800215a:	d100      	bne.n	800215e <__aeabi_dsub+0x76>
 800215c:	e200      	b.n	8002560 <__aeabi_dsub+0x478>
 800215e:	2701      	movs	r7, #1
 8002160:	2b38      	cmp	r3, #56	@ 0x38
 8002162:	dc19      	bgt.n	8002198 <__aeabi_dsub+0xb0>
 8002164:	2780      	movs	r7, #128	@ 0x80
 8002166:	4659      	mov	r1, fp
 8002168:	043f      	lsls	r7, r7, #16
 800216a:	4339      	orrs	r1, r7
 800216c:	468b      	mov	fp, r1
 800216e:	2b1f      	cmp	r3, #31
 8002170:	dd00      	ble.n	8002174 <__aeabi_dsub+0x8c>
 8002172:	e1fa      	b.n	800256a <__aeabi_dsub+0x482>
 8002174:	2720      	movs	r7, #32
 8002176:	1af9      	subs	r1, r7, r3
 8002178:	468c      	mov	ip, r1
 800217a:	4659      	mov	r1, fp
 800217c:	4667      	mov	r7, ip
 800217e:	40b9      	lsls	r1, r7
 8002180:	000f      	movs	r7, r1
 8002182:	0011      	movs	r1, r2
 8002184:	40d9      	lsrs	r1, r3
 8002186:	430f      	orrs	r7, r1
 8002188:	4661      	mov	r1, ip
 800218a:	408a      	lsls	r2, r1
 800218c:	1e51      	subs	r1, r2, #1
 800218e:	418a      	sbcs	r2, r1
 8002190:	4659      	mov	r1, fp
 8002192:	40d9      	lsrs	r1, r3
 8002194:	4317      	orrs	r7, r2
 8002196:	1a64      	subs	r4, r4, r1
 8002198:	1bc7      	subs	r7, r0, r7
 800219a:	42b8      	cmp	r0, r7
 800219c:	4180      	sbcs	r0, r0
 800219e:	4240      	negs	r0, r0
 80021a0:	1a24      	subs	r4, r4, r0
 80021a2:	0223      	lsls	r3, r4, #8
 80021a4:	d400      	bmi.n	80021a8 <__aeabi_dsub+0xc0>
 80021a6:	e140      	b.n	800242a <__aeabi_dsub+0x342>
 80021a8:	0264      	lsls	r4, r4, #9
 80021aa:	0a64      	lsrs	r4, r4, #9
 80021ac:	2c00      	cmp	r4, #0
 80021ae:	d100      	bne.n	80021b2 <__aeabi_dsub+0xca>
 80021b0:	e154      	b.n	800245c <__aeabi_dsub+0x374>
 80021b2:	0020      	movs	r0, r4
 80021b4:	f000 fc52 	bl	8002a5c <__clzsi2>
 80021b8:	0003      	movs	r3, r0
 80021ba:	3b08      	subs	r3, #8
 80021bc:	2120      	movs	r1, #32
 80021be:	0038      	movs	r0, r7
 80021c0:	1aca      	subs	r2, r1, r3
 80021c2:	40d0      	lsrs	r0, r2
 80021c4:	409c      	lsls	r4, r3
 80021c6:	0002      	movs	r2, r0
 80021c8:	409f      	lsls	r7, r3
 80021ca:	4322      	orrs	r2, r4
 80021cc:	429d      	cmp	r5, r3
 80021ce:	dd00      	ble.n	80021d2 <__aeabi_dsub+0xea>
 80021d0:	e1a6      	b.n	8002520 <__aeabi_dsub+0x438>
 80021d2:	1b58      	subs	r0, r3, r5
 80021d4:	3001      	adds	r0, #1
 80021d6:	1a09      	subs	r1, r1, r0
 80021d8:	003c      	movs	r4, r7
 80021da:	408f      	lsls	r7, r1
 80021dc:	40c4      	lsrs	r4, r0
 80021de:	1e7b      	subs	r3, r7, #1
 80021e0:	419f      	sbcs	r7, r3
 80021e2:	0013      	movs	r3, r2
 80021e4:	408b      	lsls	r3, r1
 80021e6:	4327      	orrs	r7, r4
 80021e8:	431f      	orrs	r7, r3
 80021ea:	40c2      	lsrs	r2, r0
 80021ec:	003b      	movs	r3, r7
 80021ee:	0014      	movs	r4, r2
 80021f0:	2500      	movs	r5, #0
 80021f2:	4313      	orrs	r3, r2
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x110>
 80021f6:	e1f7      	b.n	80025e8 <__aeabi_dsub+0x500>
 80021f8:	077b      	lsls	r3, r7, #29
 80021fa:	d100      	bne.n	80021fe <__aeabi_dsub+0x116>
 80021fc:	e377      	b.n	80028ee <__aeabi_dsub+0x806>
 80021fe:	230f      	movs	r3, #15
 8002200:	0038      	movs	r0, r7
 8002202:	403b      	ands	r3, r7
 8002204:	2b04      	cmp	r3, #4
 8002206:	d004      	beq.n	8002212 <__aeabi_dsub+0x12a>
 8002208:	1d38      	adds	r0, r7, #4
 800220a:	42b8      	cmp	r0, r7
 800220c:	41bf      	sbcs	r7, r7
 800220e:	427f      	negs	r7, r7
 8002210:	19e4      	adds	r4, r4, r7
 8002212:	0223      	lsls	r3, r4, #8
 8002214:	d400      	bmi.n	8002218 <__aeabi_dsub+0x130>
 8002216:	e368      	b.n	80028ea <__aeabi_dsub+0x802>
 8002218:	4b8c      	ldr	r3, [pc, #560]	@ (800244c <__aeabi_dsub+0x364>)
 800221a:	3501      	adds	r5, #1
 800221c:	429d      	cmp	r5, r3
 800221e:	d100      	bne.n	8002222 <__aeabi_dsub+0x13a>
 8002220:	e0f4      	b.n	800240c <__aeabi_dsub+0x324>
 8002222:	4b8b      	ldr	r3, [pc, #556]	@ (8002450 <__aeabi_dsub+0x368>)
 8002224:	056d      	lsls	r5, r5, #21
 8002226:	401c      	ands	r4, r3
 8002228:	0d6d      	lsrs	r5, r5, #21
 800222a:	0767      	lsls	r7, r4, #29
 800222c:	08c0      	lsrs	r0, r0, #3
 800222e:	0264      	lsls	r4, r4, #9
 8002230:	4307      	orrs	r7, r0
 8002232:	0b24      	lsrs	r4, r4, #12
 8002234:	e0ec      	b.n	8002410 <__aeabi_dsub+0x328>
 8002236:	2b00      	cmp	r3, #0
 8002238:	dc00      	bgt.n	800223c <__aeabi_dsub+0x154>
 800223a:	e329      	b.n	8002890 <__aeabi_dsub+0x7a8>
 800223c:	4649      	mov	r1, r9
 800223e:	2900      	cmp	r1, #0
 8002240:	d000      	beq.n	8002244 <__aeabi_dsub+0x15c>
 8002242:	e0d6      	b.n	80023f2 <__aeabi_dsub+0x30a>
 8002244:	4659      	mov	r1, fp
 8002246:	4311      	orrs	r1, r2
 8002248:	d100      	bne.n	800224c <__aeabi_dsub+0x164>
 800224a:	e12e      	b.n	80024aa <__aeabi_dsub+0x3c2>
 800224c:	1e59      	subs	r1, r3, #1
 800224e:	2b01      	cmp	r3, #1
 8002250:	d100      	bne.n	8002254 <__aeabi_dsub+0x16c>
 8002252:	e1e6      	b.n	8002622 <__aeabi_dsub+0x53a>
 8002254:	42bb      	cmp	r3, r7
 8002256:	d100      	bne.n	800225a <__aeabi_dsub+0x172>
 8002258:	e182      	b.n	8002560 <__aeabi_dsub+0x478>
 800225a:	2701      	movs	r7, #1
 800225c:	000b      	movs	r3, r1
 800225e:	2938      	cmp	r1, #56	@ 0x38
 8002260:	dc14      	bgt.n	800228c <__aeabi_dsub+0x1a4>
 8002262:	2b1f      	cmp	r3, #31
 8002264:	dd00      	ble.n	8002268 <__aeabi_dsub+0x180>
 8002266:	e23c      	b.n	80026e2 <__aeabi_dsub+0x5fa>
 8002268:	2720      	movs	r7, #32
 800226a:	1af9      	subs	r1, r7, r3
 800226c:	468c      	mov	ip, r1
 800226e:	4659      	mov	r1, fp
 8002270:	4667      	mov	r7, ip
 8002272:	40b9      	lsls	r1, r7
 8002274:	000f      	movs	r7, r1
 8002276:	0011      	movs	r1, r2
 8002278:	40d9      	lsrs	r1, r3
 800227a:	430f      	orrs	r7, r1
 800227c:	4661      	mov	r1, ip
 800227e:	408a      	lsls	r2, r1
 8002280:	1e51      	subs	r1, r2, #1
 8002282:	418a      	sbcs	r2, r1
 8002284:	4659      	mov	r1, fp
 8002286:	40d9      	lsrs	r1, r3
 8002288:	4317      	orrs	r7, r2
 800228a:	1864      	adds	r4, r4, r1
 800228c:	183f      	adds	r7, r7, r0
 800228e:	4287      	cmp	r7, r0
 8002290:	4180      	sbcs	r0, r0
 8002292:	4240      	negs	r0, r0
 8002294:	1824      	adds	r4, r4, r0
 8002296:	0223      	lsls	r3, r4, #8
 8002298:	d400      	bmi.n	800229c <__aeabi_dsub+0x1b4>
 800229a:	e0c6      	b.n	800242a <__aeabi_dsub+0x342>
 800229c:	4b6b      	ldr	r3, [pc, #428]	@ (800244c <__aeabi_dsub+0x364>)
 800229e:	3501      	adds	r5, #1
 80022a0:	429d      	cmp	r5, r3
 80022a2:	d100      	bne.n	80022a6 <__aeabi_dsub+0x1be>
 80022a4:	e0b2      	b.n	800240c <__aeabi_dsub+0x324>
 80022a6:	2101      	movs	r1, #1
 80022a8:	4b69      	ldr	r3, [pc, #420]	@ (8002450 <__aeabi_dsub+0x368>)
 80022aa:	087a      	lsrs	r2, r7, #1
 80022ac:	401c      	ands	r4, r3
 80022ae:	4039      	ands	r1, r7
 80022b0:	430a      	orrs	r2, r1
 80022b2:	07e7      	lsls	r7, r4, #31
 80022b4:	4317      	orrs	r7, r2
 80022b6:	0864      	lsrs	r4, r4, #1
 80022b8:	e79e      	b.n	80021f8 <__aeabi_dsub+0x110>
 80022ba:	4b66      	ldr	r3, [pc, #408]	@ (8002454 <__aeabi_dsub+0x36c>)
 80022bc:	4311      	orrs	r1, r2
 80022be:	468a      	mov	sl, r1
 80022c0:	18eb      	adds	r3, r5, r3
 80022c2:	2900      	cmp	r1, #0
 80022c4:	d028      	beq.n	8002318 <__aeabi_dsub+0x230>
 80022c6:	4566      	cmp	r6, ip
 80022c8:	d02c      	beq.n	8002324 <__aeabi_dsub+0x23c>
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d05b      	beq.n	8002386 <__aeabi_dsub+0x29e>
 80022ce:	2d00      	cmp	r5, #0
 80022d0:	d100      	bne.n	80022d4 <__aeabi_dsub+0x1ec>
 80022d2:	e12c      	b.n	800252e <__aeabi_dsub+0x446>
 80022d4:	465b      	mov	r3, fp
 80022d6:	4666      	mov	r6, ip
 80022d8:	075f      	lsls	r7, r3, #29
 80022da:	08d2      	lsrs	r2, r2, #3
 80022dc:	4317      	orrs	r7, r2
 80022de:	08dd      	lsrs	r5, r3, #3
 80022e0:	003b      	movs	r3, r7
 80022e2:	432b      	orrs	r3, r5
 80022e4:	d100      	bne.n	80022e8 <__aeabi_dsub+0x200>
 80022e6:	e0e2      	b.n	80024ae <__aeabi_dsub+0x3c6>
 80022e8:	2480      	movs	r4, #128	@ 0x80
 80022ea:	0324      	lsls	r4, r4, #12
 80022ec:	432c      	orrs	r4, r5
 80022ee:	0324      	lsls	r4, r4, #12
 80022f0:	4d56      	ldr	r5, [pc, #344]	@ (800244c <__aeabi_dsub+0x364>)
 80022f2:	0b24      	lsrs	r4, r4, #12
 80022f4:	e08c      	b.n	8002410 <__aeabi_dsub+0x328>
 80022f6:	4659      	mov	r1, fp
 80022f8:	4311      	orrs	r1, r2
 80022fa:	d100      	bne.n	80022fe <__aeabi_dsub+0x216>
 80022fc:	e0d5      	b.n	80024aa <__aeabi_dsub+0x3c2>
 80022fe:	1e59      	subs	r1, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d100      	bne.n	8002306 <__aeabi_dsub+0x21e>
 8002304:	e1b9      	b.n	800267a <__aeabi_dsub+0x592>
 8002306:	42bb      	cmp	r3, r7
 8002308:	d100      	bne.n	800230c <__aeabi_dsub+0x224>
 800230a:	e1b1      	b.n	8002670 <__aeabi_dsub+0x588>
 800230c:	2701      	movs	r7, #1
 800230e:	000b      	movs	r3, r1
 8002310:	2938      	cmp	r1, #56	@ 0x38
 8002312:	dd00      	ble.n	8002316 <__aeabi_dsub+0x22e>
 8002314:	e740      	b.n	8002198 <__aeabi_dsub+0xb0>
 8002316:	e72a      	b.n	800216e <__aeabi_dsub+0x86>
 8002318:	4661      	mov	r1, ip
 800231a:	2701      	movs	r7, #1
 800231c:	4079      	eors	r1, r7
 800231e:	468c      	mov	ip, r1
 8002320:	4566      	cmp	r6, ip
 8002322:	d1d2      	bne.n	80022ca <__aeabi_dsub+0x1e2>
 8002324:	2b00      	cmp	r3, #0
 8002326:	d100      	bne.n	800232a <__aeabi_dsub+0x242>
 8002328:	e0c5      	b.n	80024b6 <__aeabi_dsub+0x3ce>
 800232a:	2d00      	cmp	r5, #0
 800232c:	d000      	beq.n	8002330 <__aeabi_dsub+0x248>
 800232e:	e155      	b.n	80025dc <__aeabi_dsub+0x4f4>
 8002330:	464b      	mov	r3, r9
 8002332:	0025      	movs	r5, r4
 8002334:	4305      	orrs	r5, r0
 8002336:	d100      	bne.n	800233a <__aeabi_dsub+0x252>
 8002338:	e212      	b.n	8002760 <__aeabi_dsub+0x678>
 800233a:	1e59      	subs	r1, r3, #1
 800233c:	468c      	mov	ip, r1
 800233e:	2b01      	cmp	r3, #1
 8002340:	d100      	bne.n	8002344 <__aeabi_dsub+0x25c>
 8002342:	e249      	b.n	80027d8 <__aeabi_dsub+0x6f0>
 8002344:	4d41      	ldr	r5, [pc, #260]	@ (800244c <__aeabi_dsub+0x364>)
 8002346:	42ab      	cmp	r3, r5
 8002348:	d100      	bne.n	800234c <__aeabi_dsub+0x264>
 800234a:	e28f      	b.n	800286c <__aeabi_dsub+0x784>
 800234c:	2701      	movs	r7, #1
 800234e:	2938      	cmp	r1, #56	@ 0x38
 8002350:	dc11      	bgt.n	8002376 <__aeabi_dsub+0x28e>
 8002352:	4663      	mov	r3, ip
 8002354:	2b1f      	cmp	r3, #31
 8002356:	dd00      	ble.n	800235a <__aeabi_dsub+0x272>
 8002358:	e25b      	b.n	8002812 <__aeabi_dsub+0x72a>
 800235a:	4661      	mov	r1, ip
 800235c:	2320      	movs	r3, #32
 800235e:	0027      	movs	r7, r4
 8002360:	1a5b      	subs	r3, r3, r1
 8002362:	0005      	movs	r5, r0
 8002364:	4098      	lsls	r0, r3
 8002366:	409f      	lsls	r7, r3
 8002368:	40cd      	lsrs	r5, r1
 800236a:	1e43      	subs	r3, r0, #1
 800236c:	4198      	sbcs	r0, r3
 800236e:	40cc      	lsrs	r4, r1
 8002370:	432f      	orrs	r7, r5
 8002372:	4307      	orrs	r7, r0
 8002374:	44a3      	add	fp, r4
 8002376:	18bf      	adds	r7, r7, r2
 8002378:	4297      	cmp	r7, r2
 800237a:	4192      	sbcs	r2, r2
 800237c:	4252      	negs	r2, r2
 800237e:	445a      	add	r2, fp
 8002380:	0014      	movs	r4, r2
 8002382:	464d      	mov	r5, r9
 8002384:	e787      	b.n	8002296 <__aeabi_dsub+0x1ae>
 8002386:	4f34      	ldr	r7, [pc, #208]	@ (8002458 <__aeabi_dsub+0x370>)
 8002388:	1c6b      	adds	r3, r5, #1
 800238a:	423b      	tst	r3, r7
 800238c:	d000      	beq.n	8002390 <__aeabi_dsub+0x2a8>
 800238e:	e0b6      	b.n	80024fe <__aeabi_dsub+0x416>
 8002390:	4659      	mov	r1, fp
 8002392:	0023      	movs	r3, r4
 8002394:	4311      	orrs	r1, r2
 8002396:	000f      	movs	r7, r1
 8002398:	4303      	orrs	r3, r0
 800239a:	2d00      	cmp	r5, #0
 800239c:	d000      	beq.n	80023a0 <__aeabi_dsub+0x2b8>
 800239e:	e126      	b.n	80025ee <__aeabi_dsub+0x506>
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d100      	bne.n	80023a6 <__aeabi_dsub+0x2be>
 80023a4:	e1c0      	b.n	8002728 <__aeabi_dsub+0x640>
 80023a6:	2900      	cmp	r1, #0
 80023a8:	d100      	bne.n	80023ac <__aeabi_dsub+0x2c4>
 80023aa:	e0a1      	b.n	80024f0 <__aeabi_dsub+0x408>
 80023ac:	1a83      	subs	r3, r0, r2
 80023ae:	4698      	mov	r8, r3
 80023b0:	465b      	mov	r3, fp
 80023b2:	4540      	cmp	r0, r8
 80023b4:	41ad      	sbcs	r5, r5
 80023b6:	1ae3      	subs	r3, r4, r3
 80023b8:	426d      	negs	r5, r5
 80023ba:	1b5b      	subs	r3, r3, r5
 80023bc:	2580      	movs	r5, #128	@ 0x80
 80023be:	042d      	lsls	r5, r5, #16
 80023c0:	422b      	tst	r3, r5
 80023c2:	d100      	bne.n	80023c6 <__aeabi_dsub+0x2de>
 80023c4:	e14b      	b.n	800265e <__aeabi_dsub+0x576>
 80023c6:	465b      	mov	r3, fp
 80023c8:	1a10      	subs	r0, r2, r0
 80023ca:	4282      	cmp	r2, r0
 80023cc:	4192      	sbcs	r2, r2
 80023ce:	1b1c      	subs	r4, r3, r4
 80023d0:	0007      	movs	r7, r0
 80023d2:	2601      	movs	r6, #1
 80023d4:	4663      	mov	r3, ip
 80023d6:	4252      	negs	r2, r2
 80023d8:	1aa4      	subs	r4, r4, r2
 80023da:	4327      	orrs	r7, r4
 80023dc:	401e      	ands	r6, r3
 80023de:	2f00      	cmp	r7, #0
 80023e0:	d100      	bne.n	80023e4 <__aeabi_dsub+0x2fc>
 80023e2:	e142      	b.n	800266a <__aeabi_dsub+0x582>
 80023e4:	422c      	tst	r4, r5
 80023e6:	d100      	bne.n	80023ea <__aeabi_dsub+0x302>
 80023e8:	e26d      	b.n	80028c6 <__aeabi_dsub+0x7de>
 80023ea:	4b19      	ldr	r3, [pc, #100]	@ (8002450 <__aeabi_dsub+0x368>)
 80023ec:	2501      	movs	r5, #1
 80023ee:	401c      	ands	r4, r3
 80023f0:	e71b      	b.n	800222a <__aeabi_dsub+0x142>
 80023f2:	42bd      	cmp	r5, r7
 80023f4:	d100      	bne.n	80023f8 <__aeabi_dsub+0x310>
 80023f6:	e13b      	b.n	8002670 <__aeabi_dsub+0x588>
 80023f8:	2701      	movs	r7, #1
 80023fa:	2b38      	cmp	r3, #56	@ 0x38
 80023fc:	dd00      	ble.n	8002400 <__aeabi_dsub+0x318>
 80023fe:	e745      	b.n	800228c <__aeabi_dsub+0x1a4>
 8002400:	2780      	movs	r7, #128	@ 0x80
 8002402:	4659      	mov	r1, fp
 8002404:	043f      	lsls	r7, r7, #16
 8002406:	4339      	orrs	r1, r7
 8002408:	468b      	mov	fp, r1
 800240a:	e72a      	b.n	8002262 <__aeabi_dsub+0x17a>
 800240c:	2400      	movs	r4, #0
 800240e:	2700      	movs	r7, #0
 8002410:	052d      	lsls	r5, r5, #20
 8002412:	4325      	orrs	r5, r4
 8002414:	07f6      	lsls	r6, r6, #31
 8002416:	4335      	orrs	r5, r6
 8002418:	0038      	movs	r0, r7
 800241a:	0029      	movs	r1, r5
 800241c:	b003      	add	sp, #12
 800241e:	bcf0      	pop	{r4, r5, r6, r7}
 8002420:	46bb      	mov	fp, r7
 8002422:	46b2      	mov	sl, r6
 8002424:	46a9      	mov	r9, r5
 8002426:	46a0      	mov	r8, r4
 8002428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800242a:	077b      	lsls	r3, r7, #29
 800242c:	d004      	beq.n	8002438 <__aeabi_dsub+0x350>
 800242e:	230f      	movs	r3, #15
 8002430:	403b      	ands	r3, r7
 8002432:	2b04      	cmp	r3, #4
 8002434:	d000      	beq.n	8002438 <__aeabi_dsub+0x350>
 8002436:	e6e7      	b.n	8002208 <__aeabi_dsub+0x120>
 8002438:	002b      	movs	r3, r5
 800243a:	08f8      	lsrs	r0, r7, #3
 800243c:	4a03      	ldr	r2, [pc, #12]	@ (800244c <__aeabi_dsub+0x364>)
 800243e:	0767      	lsls	r7, r4, #29
 8002440:	4307      	orrs	r7, r0
 8002442:	08e5      	lsrs	r5, r4, #3
 8002444:	4293      	cmp	r3, r2
 8002446:	d100      	bne.n	800244a <__aeabi_dsub+0x362>
 8002448:	e74a      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 800244a:	e0a5      	b.n	8002598 <__aeabi_dsub+0x4b0>
 800244c:	000007ff 	.word	0x000007ff
 8002450:	ff7fffff 	.word	0xff7fffff
 8002454:	fffff801 	.word	0xfffff801
 8002458:	000007fe 	.word	0x000007fe
 800245c:	0038      	movs	r0, r7
 800245e:	f000 fafd 	bl	8002a5c <__clzsi2>
 8002462:	0003      	movs	r3, r0
 8002464:	3318      	adds	r3, #24
 8002466:	2b1f      	cmp	r3, #31
 8002468:	dc00      	bgt.n	800246c <__aeabi_dsub+0x384>
 800246a:	e6a7      	b.n	80021bc <__aeabi_dsub+0xd4>
 800246c:	003a      	movs	r2, r7
 800246e:	3808      	subs	r0, #8
 8002470:	4082      	lsls	r2, r0
 8002472:	429d      	cmp	r5, r3
 8002474:	dd00      	ble.n	8002478 <__aeabi_dsub+0x390>
 8002476:	e08a      	b.n	800258e <__aeabi_dsub+0x4a6>
 8002478:	1b5b      	subs	r3, r3, r5
 800247a:	1c58      	adds	r0, r3, #1
 800247c:	281f      	cmp	r0, #31
 800247e:	dc00      	bgt.n	8002482 <__aeabi_dsub+0x39a>
 8002480:	e1d8      	b.n	8002834 <__aeabi_dsub+0x74c>
 8002482:	0017      	movs	r7, r2
 8002484:	3b1f      	subs	r3, #31
 8002486:	40df      	lsrs	r7, r3
 8002488:	2820      	cmp	r0, #32
 800248a:	d005      	beq.n	8002498 <__aeabi_dsub+0x3b0>
 800248c:	2340      	movs	r3, #64	@ 0x40
 800248e:	1a1b      	subs	r3, r3, r0
 8002490:	409a      	lsls	r2, r3
 8002492:	1e53      	subs	r3, r2, #1
 8002494:	419a      	sbcs	r2, r3
 8002496:	4317      	orrs	r7, r2
 8002498:	2500      	movs	r5, #0
 800249a:	2f00      	cmp	r7, #0
 800249c:	d100      	bne.n	80024a0 <__aeabi_dsub+0x3b8>
 800249e:	e0e5      	b.n	800266c <__aeabi_dsub+0x584>
 80024a0:	077b      	lsls	r3, r7, #29
 80024a2:	d000      	beq.n	80024a6 <__aeabi_dsub+0x3be>
 80024a4:	e6ab      	b.n	80021fe <__aeabi_dsub+0x116>
 80024a6:	002c      	movs	r4, r5
 80024a8:	e7c6      	b.n	8002438 <__aeabi_dsub+0x350>
 80024aa:	08c0      	lsrs	r0, r0, #3
 80024ac:	e7c6      	b.n	800243c <__aeabi_dsub+0x354>
 80024ae:	2700      	movs	r7, #0
 80024b0:	2400      	movs	r4, #0
 80024b2:	4dd1      	ldr	r5, [pc, #836]	@ (80027f8 <__aeabi_dsub+0x710>)
 80024b4:	e7ac      	b.n	8002410 <__aeabi_dsub+0x328>
 80024b6:	4fd1      	ldr	r7, [pc, #836]	@ (80027fc <__aeabi_dsub+0x714>)
 80024b8:	1c6b      	adds	r3, r5, #1
 80024ba:	423b      	tst	r3, r7
 80024bc:	d171      	bne.n	80025a2 <__aeabi_dsub+0x4ba>
 80024be:	0023      	movs	r3, r4
 80024c0:	4303      	orrs	r3, r0
 80024c2:	2d00      	cmp	r5, #0
 80024c4:	d000      	beq.n	80024c8 <__aeabi_dsub+0x3e0>
 80024c6:	e14e      	b.n	8002766 <__aeabi_dsub+0x67e>
 80024c8:	4657      	mov	r7, sl
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d100      	bne.n	80024d0 <__aeabi_dsub+0x3e8>
 80024ce:	e1b5      	b.n	800283c <__aeabi_dsub+0x754>
 80024d0:	2f00      	cmp	r7, #0
 80024d2:	d00d      	beq.n	80024f0 <__aeabi_dsub+0x408>
 80024d4:	1883      	adds	r3, r0, r2
 80024d6:	4283      	cmp	r3, r0
 80024d8:	4180      	sbcs	r0, r0
 80024da:	445c      	add	r4, fp
 80024dc:	4240      	negs	r0, r0
 80024de:	1824      	adds	r4, r4, r0
 80024e0:	0222      	lsls	r2, r4, #8
 80024e2:	d500      	bpl.n	80024e6 <__aeabi_dsub+0x3fe>
 80024e4:	e1c8      	b.n	8002878 <__aeabi_dsub+0x790>
 80024e6:	001f      	movs	r7, r3
 80024e8:	4698      	mov	r8, r3
 80024ea:	4327      	orrs	r7, r4
 80024ec:	d100      	bne.n	80024f0 <__aeabi_dsub+0x408>
 80024ee:	e0bc      	b.n	800266a <__aeabi_dsub+0x582>
 80024f0:	4643      	mov	r3, r8
 80024f2:	0767      	lsls	r7, r4, #29
 80024f4:	08db      	lsrs	r3, r3, #3
 80024f6:	431f      	orrs	r7, r3
 80024f8:	08e5      	lsrs	r5, r4, #3
 80024fa:	2300      	movs	r3, #0
 80024fc:	e04c      	b.n	8002598 <__aeabi_dsub+0x4b0>
 80024fe:	1a83      	subs	r3, r0, r2
 8002500:	4698      	mov	r8, r3
 8002502:	465b      	mov	r3, fp
 8002504:	4540      	cmp	r0, r8
 8002506:	41bf      	sbcs	r7, r7
 8002508:	1ae3      	subs	r3, r4, r3
 800250a:	427f      	negs	r7, r7
 800250c:	1bdb      	subs	r3, r3, r7
 800250e:	021f      	lsls	r7, r3, #8
 8002510:	d47c      	bmi.n	800260c <__aeabi_dsub+0x524>
 8002512:	4647      	mov	r7, r8
 8002514:	431f      	orrs	r7, r3
 8002516:	d100      	bne.n	800251a <__aeabi_dsub+0x432>
 8002518:	e0a6      	b.n	8002668 <__aeabi_dsub+0x580>
 800251a:	001c      	movs	r4, r3
 800251c:	4647      	mov	r7, r8
 800251e:	e645      	b.n	80021ac <__aeabi_dsub+0xc4>
 8002520:	4cb7      	ldr	r4, [pc, #732]	@ (8002800 <__aeabi_dsub+0x718>)
 8002522:	1aed      	subs	r5, r5, r3
 8002524:	4014      	ands	r4, r2
 8002526:	077b      	lsls	r3, r7, #29
 8002528:	d000      	beq.n	800252c <__aeabi_dsub+0x444>
 800252a:	e780      	b.n	800242e <__aeabi_dsub+0x346>
 800252c:	e784      	b.n	8002438 <__aeabi_dsub+0x350>
 800252e:	464b      	mov	r3, r9
 8002530:	0025      	movs	r5, r4
 8002532:	4305      	orrs	r5, r0
 8002534:	d066      	beq.n	8002604 <__aeabi_dsub+0x51c>
 8002536:	1e5f      	subs	r7, r3, #1
 8002538:	2b01      	cmp	r3, #1
 800253a:	d100      	bne.n	800253e <__aeabi_dsub+0x456>
 800253c:	e0fc      	b.n	8002738 <__aeabi_dsub+0x650>
 800253e:	4dae      	ldr	r5, [pc, #696]	@ (80027f8 <__aeabi_dsub+0x710>)
 8002540:	42ab      	cmp	r3, r5
 8002542:	d100      	bne.n	8002546 <__aeabi_dsub+0x45e>
 8002544:	e15e      	b.n	8002804 <__aeabi_dsub+0x71c>
 8002546:	4666      	mov	r6, ip
 8002548:	2f38      	cmp	r7, #56	@ 0x38
 800254a:	dc00      	bgt.n	800254e <__aeabi_dsub+0x466>
 800254c:	e0b4      	b.n	80026b8 <__aeabi_dsub+0x5d0>
 800254e:	2001      	movs	r0, #1
 8002550:	1a17      	subs	r7, r2, r0
 8002552:	42ba      	cmp	r2, r7
 8002554:	4192      	sbcs	r2, r2
 8002556:	465b      	mov	r3, fp
 8002558:	4252      	negs	r2, r2
 800255a:	464d      	mov	r5, r9
 800255c:	1a9c      	subs	r4, r3, r2
 800255e:	e620      	b.n	80021a2 <__aeabi_dsub+0xba>
 8002560:	0767      	lsls	r7, r4, #29
 8002562:	08c0      	lsrs	r0, r0, #3
 8002564:	4307      	orrs	r7, r0
 8002566:	08e5      	lsrs	r5, r4, #3
 8002568:	e6ba      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 800256a:	001f      	movs	r7, r3
 800256c:	4659      	mov	r1, fp
 800256e:	3f20      	subs	r7, #32
 8002570:	40f9      	lsrs	r1, r7
 8002572:	000f      	movs	r7, r1
 8002574:	2b20      	cmp	r3, #32
 8002576:	d005      	beq.n	8002584 <__aeabi_dsub+0x49c>
 8002578:	2140      	movs	r1, #64	@ 0x40
 800257a:	1acb      	subs	r3, r1, r3
 800257c:	4659      	mov	r1, fp
 800257e:	4099      	lsls	r1, r3
 8002580:	430a      	orrs	r2, r1
 8002582:	4692      	mov	sl, r2
 8002584:	4653      	mov	r3, sl
 8002586:	1e5a      	subs	r2, r3, #1
 8002588:	4193      	sbcs	r3, r2
 800258a:	431f      	orrs	r7, r3
 800258c:	e604      	b.n	8002198 <__aeabi_dsub+0xb0>
 800258e:	1aeb      	subs	r3, r5, r3
 8002590:	4d9b      	ldr	r5, [pc, #620]	@ (8002800 <__aeabi_dsub+0x718>)
 8002592:	4015      	ands	r5, r2
 8002594:	076f      	lsls	r7, r5, #29
 8002596:	08ed      	lsrs	r5, r5, #3
 8002598:	032c      	lsls	r4, r5, #12
 800259a:	055d      	lsls	r5, r3, #21
 800259c:	0b24      	lsrs	r4, r4, #12
 800259e:	0d6d      	lsrs	r5, r5, #21
 80025a0:	e736      	b.n	8002410 <__aeabi_dsub+0x328>
 80025a2:	4d95      	ldr	r5, [pc, #596]	@ (80027f8 <__aeabi_dsub+0x710>)
 80025a4:	42ab      	cmp	r3, r5
 80025a6:	d100      	bne.n	80025aa <__aeabi_dsub+0x4c2>
 80025a8:	e0d6      	b.n	8002758 <__aeabi_dsub+0x670>
 80025aa:	1882      	adds	r2, r0, r2
 80025ac:	0021      	movs	r1, r4
 80025ae:	4282      	cmp	r2, r0
 80025b0:	4180      	sbcs	r0, r0
 80025b2:	4459      	add	r1, fp
 80025b4:	4240      	negs	r0, r0
 80025b6:	1808      	adds	r0, r1, r0
 80025b8:	07c7      	lsls	r7, r0, #31
 80025ba:	0852      	lsrs	r2, r2, #1
 80025bc:	4317      	orrs	r7, r2
 80025be:	0844      	lsrs	r4, r0, #1
 80025c0:	0752      	lsls	r2, r2, #29
 80025c2:	d400      	bmi.n	80025c6 <__aeabi_dsub+0x4de>
 80025c4:	e185      	b.n	80028d2 <__aeabi_dsub+0x7ea>
 80025c6:	220f      	movs	r2, #15
 80025c8:	001d      	movs	r5, r3
 80025ca:	403a      	ands	r2, r7
 80025cc:	2a04      	cmp	r2, #4
 80025ce:	d000      	beq.n	80025d2 <__aeabi_dsub+0x4ea>
 80025d0:	e61a      	b.n	8002208 <__aeabi_dsub+0x120>
 80025d2:	08ff      	lsrs	r7, r7, #3
 80025d4:	0764      	lsls	r4, r4, #29
 80025d6:	4327      	orrs	r7, r4
 80025d8:	0905      	lsrs	r5, r0, #4
 80025da:	e7dd      	b.n	8002598 <__aeabi_dsub+0x4b0>
 80025dc:	465b      	mov	r3, fp
 80025de:	08d2      	lsrs	r2, r2, #3
 80025e0:	075f      	lsls	r7, r3, #29
 80025e2:	4317      	orrs	r7, r2
 80025e4:	08dd      	lsrs	r5, r3, #3
 80025e6:	e67b      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 80025e8:	2700      	movs	r7, #0
 80025ea:	2400      	movs	r4, #0
 80025ec:	e710      	b.n	8002410 <__aeabi_dsub+0x328>
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d000      	beq.n	80025f4 <__aeabi_dsub+0x50c>
 80025f2:	e0d6      	b.n	80027a2 <__aeabi_dsub+0x6ba>
 80025f4:	2900      	cmp	r1, #0
 80025f6:	d000      	beq.n	80025fa <__aeabi_dsub+0x512>
 80025f8:	e12f      	b.n	800285a <__aeabi_dsub+0x772>
 80025fa:	2480      	movs	r4, #128	@ 0x80
 80025fc:	2600      	movs	r6, #0
 80025fe:	4d7e      	ldr	r5, [pc, #504]	@ (80027f8 <__aeabi_dsub+0x710>)
 8002600:	0324      	lsls	r4, r4, #12
 8002602:	e705      	b.n	8002410 <__aeabi_dsub+0x328>
 8002604:	4666      	mov	r6, ip
 8002606:	465c      	mov	r4, fp
 8002608:	08d0      	lsrs	r0, r2, #3
 800260a:	e717      	b.n	800243c <__aeabi_dsub+0x354>
 800260c:	465b      	mov	r3, fp
 800260e:	1a17      	subs	r7, r2, r0
 8002610:	42ba      	cmp	r2, r7
 8002612:	4192      	sbcs	r2, r2
 8002614:	1b1c      	subs	r4, r3, r4
 8002616:	2601      	movs	r6, #1
 8002618:	4663      	mov	r3, ip
 800261a:	4252      	negs	r2, r2
 800261c:	1aa4      	subs	r4, r4, r2
 800261e:	401e      	ands	r6, r3
 8002620:	e5c4      	b.n	80021ac <__aeabi_dsub+0xc4>
 8002622:	1883      	adds	r3, r0, r2
 8002624:	4283      	cmp	r3, r0
 8002626:	4180      	sbcs	r0, r0
 8002628:	445c      	add	r4, fp
 800262a:	4240      	negs	r0, r0
 800262c:	1825      	adds	r5, r4, r0
 800262e:	022a      	lsls	r2, r5, #8
 8002630:	d400      	bmi.n	8002634 <__aeabi_dsub+0x54c>
 8002632:	e0da      	b.n	80027ea <__aeabi_dsub+0x702>
 8002634:	4a72      	ldr	r2, [pc, #456]	@ (8002800 <__aeabi_dsub+0x718>)
 8002636:	085b      	lsrs	r3, r3, #1
 8002638:	4015      	ands	r5, r2
 800263a:	07ea      	lsls	r2, r5, #31
 800263c:	431a      	orrs	r2, r3
 800263e:	0869      	lsrs	r1, r5, #1
 8002640:	075b      	lsls	r3, r3, #29
 8002642:	d400      	bmi.n	8002646 <__aeabi_dsub+0x55e>
 8002644:	e14a      	b.n	80028dc <__aeabi_dsub+0x7f4>
 8002646:	230f      	movs	r3, #15
 8002648:	4013      	ands	r3, r2
 800264a:	2b04      	cmp	r3, #4
 800264c:	d100      	bne.n	8002650 <__aeabi_dsub+0x568>
 800264e:	e0fc      	b.n	800284a <__aeabi_dsub+0x762>
 8002650:	1d17      	adds	r7, r2, #4
 8002652:	4297      	cmp	r7, r2
 8002654:	41a4      	sbcs	r4, r4
 8002656:	4264      	negs	r4, r4
 8002658:	2502      	movs	r5, #2
 800265a:	1864      	adds	r4, r4, r1
 800265c:	e6ec      	b.n	8002438 <__aeabi_dsub+0x350>
 800265e:	4647      	mov	r7, r8
 8002660:	001c      	movs	r4, r3
 8002662:	431f      	orrs	r7, r3
 8002664:	d000      	beq.n	8002668 <__aeabi_dsub+0x580>
 8002666:	e743      	b.n	80024f0 <__aeabi_dsub+0x408>
 8002668:	2600      	movs	r6, #0
 800266a:	2500      	movs	r5, #0
 800266c:	2400      	movs	r4, #0
 800266e:	e6cf      	b.n	8002410 <__aeabi_dsub+0x328>
 8002670:	08c0      	lsrs	r0, r0, #3
 8002672:	0767      	lsls	r7, r4, #29
 8002674:	4307      	orrs	r7, r0
 8002676:	08e5      	lsrs	r5, r4, #3
 8002678:	e632      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 800267a:	1a87      	subs	r7, r0, r2
 800267c:	465b      	mov	r3, fp
 800267e:	42b8      	cmp	r0, r7
 8002680:	4180      	sbcs	r0, r0
 8002682:	1ae4      	subs	r4, r4, r3
 8002684:	4240      	negs	r0, r0
 8002686:	1a24      	subs	r4, r4, r0
 8002688:	0223      	lsls	r3, r4, #8
 800268a:	d428      	bmi.n	80026de <__aeabi_dsub+0x5f6>
 800268c:	0763      	lsls	r3, r4, #29
 800268e:	08ff      	lsrs	r7, r7, #3
 8002690:	431f      	orrs	r7, r3
 8002692:	08e5      	lsrs	r5, r4, #3
 8002694:	2301      	movs	r3, #1
 8002696:	e77f      	b.n	8002598 <__aeabi_dsub+0x4b0>
 8002698:	2b00      	cmp	r3, #0
 800269a:	d100      	bne.n	800269e <__aeabi_dsub+0x5b6>
 800269c:	e673      	b.n	8002386 <__aeabi_dsub+0x29e>
 800269e:	464b      	mov	r3, r9
 80026a0:	1b5f      	subs	r7, r3, r5
 80026a2:	003b      	movs	r3, r7
 80026a4:	2d00      	cmp	r5, #0
 80026a6:	d100      	bne.n	80026aa <__aeabi_dsub+0x5c2>
 80026a8:	e742      	b.n	8002530 <__aeabi_dsub+0x448>
 80026aa:	2f38      	cmp	r7, #56	@ 0x38
 80026ac:	dd00      	ble.n	80026b0 <__aeabi_dsub+0x5c8>
 80026ae:	e0ec      	b.n	800288a <__aeabi_dsub+0x7a2>
 80026b0:	2380      	movs	r3, #128	@ 0x80
 80026b2:	000e      	movs	r6, r1
 80026b4:	041b      	lsls	r3, r3, #16
 80026b6:	431c      	orrs	r4, r3
 80026b8:	2f1f      	cmp	r7, #31
 80026ba:	dc25      	bgt.n	8002708 <__aeabi_dsub+0x620>
 80026bc:	2520      	movs	r5, #32
 80026be:	0023      	movs	r3, r4
 80026c0:	1bed      	subs	r5, r5, r7
 80026c2:	0001      	movs	r1, r0
 80026c4:	40a8      	lsls	r0, r5
 80026c6:	40ab      	lsls	r3, r5
 80026c8:	40f9      	lsrs	r1, r7
 80026ca:	1e45      	subs	r5, r0, #1
 80026cc:	41a8      	sbcs	r0, r5
 80026ce:	430b      	orrs	r3, r1
 80026d0:	40fc      	lsrs	r4, r7
 80026d2:	4318      	orrs	r0, r3
 80026d4:	465b      	mov	r3, fp
 80026d6:	1b1b      	subs	r3, r3, r4
 80026d8:	469b      	mov	fp, r3
 80026da:	e739      	b.n	8002550 <__aeabi_dsub+0x468>
 80026dc:	4666      	mov	r6, ip
 80026de:	2501      	movs	r5, #1
 80026e0:	e562      	b.n	80021a8 <__aeabi_dsub+0xc0>
 80026e2:	001f      	movs	r7, r3
 80026e4:	4659      	mov	r1, fp
 80026e6:	3f20      	subs	r7, #32
 80026e8:	40f9      	lsrs	r1, r7
 80026ea:	468c      	mov	ip, r1
 80026ec:	2b20      	cmp	r3, #32
 80026ee:	d005      	beq.n	80026fc <__aeabi_dsub+0x614>
 80026f0:	2740      	movs	r7, #64	@ 0x40
 80026f2:	4659      	mov	r1, fp
 80026f4:	1afb      	subs	r3, r7, r3
 80026f6:	4099      	lsls	r1, r3
 80026f8:	430a      	orrs	r2, r1
 80026fa:	4692      	mov	sl, r2
 80026fc:	4657      	mov	r7, sl
 80026fe:	1e7b      	subs	r3, r7, #1
 8002700:	419f      	sbcs	r7, r3
 8002702:	4663      	mov	r3, ip
 8002704:	431f      	orrs	r7, r3
 8002706:	e5c1      	b.n	800228c <__aeabi_dsub+0x1a4>
 8002708:	003b      	movs	r3, r7
 800270a:	0025      	movs	r5, r4
 800270c:	3b20      	subs	r3, #32
 800270e:	40dd      	lsrs	r5, r3
 8002710:	2f20      	cmp	r7, #32
 8002712:	d004      	beq.n	800271e <__aeabi_dsub+0x636>
 8002714:	2340      	movs	r3, #64	@ 0x40
 8002716:	1bdb      	subs	r3, r3, r7
 8002718:	409c      	lsls	r4, r3
 800271a:	4320      	orrs	r0, r4
 800271c:	4680      	mov	r8, r0
 800271e:	4640      	mov	r0, r8
 8002720:	1e43      	subs	r3, r0, #1
 8002722:	4198      	sbcs	r0, r3
 8002724:	4328      	orrs	r0, r5
 8002726:	e713      	b.n	8002550 <__aeabi_dsub+0x468>
 8002728:	2900      	cmp	r1, #0
 800272a:	d09d      	beq.n	8002668 <__aeabi_dsub+0x580>
 800272c:	2601      	movs	r6, #1
 800272e:	4663      	mov	r3, ip
 8002730:	465c      	mov	r4, fp
 8002732:	4690      	mov	r8, r2
 8002734:	401e      	ands	r6, r3
 8002736:	e6db      	b.n	80024f0 <__aeabi_dsub+0x408>
 8002738:	1a17      	subs	r7, r2, r0
 800273a:	465b      	mov	r3, fp
 800273c:	42ba      	cmp	r2, r7
 800273e:	4192      	sbcs	r2, r2
 8002740:	1b1c      	subs	r4, r3, r4
 8002742:	4252      	negs	r2, r2
 8002744:	1aa4      	subs	r4, r4, r2
 8002746:	0223      	lsls	r3, r4, #8
 8002748:	d4c8      	bmi.n	80026dc <__aeabi_dsub+0x5f4>
 800274a:	0763      	lsls	r3, r4, #29
 800274c:	08ff      	lsrs	r7, r7, #3
 800274e:	431f      	orrs	r7, r3
 8002750:	4666      	mov	r6, ip
 8002752:	2301      	movs	r3, #1
 8002754:	08e5      	lsrs	r5, r4, #3
 8002756:	e71f      	b.n	8002598 <__aeabi_dsub+0x4b0>
 8002758:	001d      	movs	r5, r3
 800275a:	2400      	movs	r4, #0
 800275c:	2700      	movs	r7, #0
 800275e:	e657      	b.n	8002410 <__aeabi_dsub+0x328>
 8002760:	465c      	mov	r4, fp
 8002762:	08d0      	lsrs	r0, r2, #3
 8002764:	e66a      	b.n	800243c <__aeabi_dsub+0x354>
 8002766:	2b00      	cmp	r3, #0
 8002768:	d100      	bne.n	800276c <__aeabi_dsub+0x684>
 800276a:	e737      	b.n	80025dc <__aeabi_dsub+0x4f4>
 800276c:	4653      	mov	r3, sl
 800276e:	08c0      	lsrs	r0, r0, #3
 8002770:	0767      	lsls	r7, r4, #29
 8002772:	4307      	orrs	r7, r0
 8002774:	08e5      	lsrs	r5, r4, #3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d100      	bne.n	800277c <__aeabi_dsub+0x694>
 800277a:	e5b1      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 800277c:	2380      	movs	r3, #128	@ 0x80
 800277e:	031b      	lsls	r3, r3, #12
 8002780:	421d      	tst	r5, r3
 8002782:	d008      	beq.n	8002796 <__aeabi_dsub+0x6ae>
 8002784:	4659      	mov	r1, fp
 8002786:	08c8      	lsrs	r0, r1, #3
 8002788:	4218      	tst	r0, r3
 800278a:	d104      	bne.n	8002796 <__aeabi_dsub+0x6ae>
 800278c:	08d2      	lsrs	r2, r2, #3
 800278e:	0749      	lsls	r1, r1, #29
 8002790:	430a      	orrs	r2, r1
 8002792:	0017      	movs	r7, r2
 8002794:	0005      	movs	r5, r0
 8002796:	0f7b      	lsrs	r3, r7, #29
 8002798:	00ff      	lsls	r7, r7, #3
 800279a:	08ff      	lsrs	r7, r7, #3
 800279c:	075b      	lsls	r3, r3, #29
 800279e:	431f      	orrs	r7, r3
 80027a0:	e59e      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 80027a2:	08c0      	lsrs	r0, r0, #3
 80027a4:	0763      	lsls	r3, r4, #29
 80027a6:	4318      	orrs	r0, r3
 80027a8:	08e5      	lsrs	r5, r4, #3
 80027aa:	2900      	cmp	r1, #0
 80027ac:	d053      	beq.n	8002856 <__aeabi_dsub+0x76e>
 80027ae:	2380      	movs	r3, #128	@ 0x80
 80027b0:	031b      	lsls	r3, r3, #12
 80027b2:	421d      	tst	r5, r3
 80027b4:	d00a      	beq.n	80027cc <__aeabi_dsub+0x6e4>
 80027b6:	4659      	mov	r1, fp
 80027b8:	08cc      	lsrs	r4, r1, #3
 80027ba:	421c      	tst	r4, r3
 80027bc:	d106      	bne.n	80027cc <__aeabi_dsub+0x6e4>
 80027be:	2601      	movs	r6, #1
 80027c0:	4663      	mov	r3, ip
 80027c2:	0025      	movs	r5, r4
 80027c4:	08d0      	lsrs	r0, r2, #3
 80027c6:	0749      	lsls	r1, r1, #29
 80027c8:	4308      	orrs	r0, r1
 80027ca:	401e      	ands	r6, r3
 80027cc:	0f47      	lsrs	r7, r0, #29
 80027ce:	00c0      	lsls	r0, r0, #3
 80027d0:	08c0      	lsrs	r0, r0, #3
 80027d2:	077f      	lsls	r7, r7, #29
 80027d4:	4307      	orrs	r7, r0
 80027d6:	e583      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 80027d8:	1883      	adds	r3, r0, r2
 80027da:	4293      	cmp	r3, r2
 80027dc:	4192      	sbcs	r2, r2
 80027de:	445c      	add	r4, fp
 80027e0:	4252      	negs	r2, r2
 80027e2:	18a5      	adds	r5, r4, r2
 80027e4:	022a      	lsls	r2, r5, #8
 80027e6:	d500      	bpl.n	80027ea <__aeabi_dsub+0x702>
 80027e8:	e724      	b.n	8002634 <__aeabi_dsub+0x54c>
 80027ea:	076f      	lsls	r7, r5, #29
 80027ec:	08db      	lsrs	r3, r3, #3
 80027ee:	431f      	orrs	r7, r3
 80027f0:	08ed      	lsrs	r5, r5, #3
 80027f2:	2301      	movs	r3, #1
 80027f4:	e6d0      	b.n	8002598 <__aeabi_dsub+0x4b0>
 80027f6:	46c0      	nop			@ (mov r8, r8)
 80027f8:	000007ff 	.word	0x000007ff
 80027fc:	000007fe 	.word	0x000007fe
 8002800:	ff7fffff 	.word	0xff7fffff
 8002804:	465b      	mov	r3, fp
 8002806:	08d2      	lsrs	r2, r2, #3
 8002808:	075f      	lsls	r7, r3, #29
 800280a:	4666      	mov	r6, ip
 800280c:	4317      	orrs	r7, r2
 800280e:	08dd      	lsrs	r5, r3, #3
 8002810:	e566      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 8002812:	0025      	movs	r5, r4
 8002814:	3b20      	subs	r3, #32
 8002816:	40dd      	lsrs	r5, r3
 8002818:	4663      	mov	r3, ip
 800281a:	2b20      	cmp	r3, #32
 800281c:	d005      	beq.n	800282a <__aeabi_dsub+0x742>
 800281e:	2340      	movs	r3, #64	@ 0x40
 8002820:	4661      	mov	r1, ip
 8002822:	1a5b      	subs	r3, r3, r1
 8002824:	409c      	lsls	r4, r3
 8002826:	4320      	orrs	r0, r4
 8002828:	4680      	mov	r8, r0
 800282a:	4647      	mov	r7, r8
 800282c:	1e7b      	subs	r3, r7, #1
 800282e:	419f      	sbcs	r7, r3
 8002830:	432f      	orrs	r7, r5
 8002832:	e5a0      	b.n	8002376 <__aeabi_dsub+0x28e>
 8002834:	2120      	movs	r1, #32
 8002836:	2700      	movs	r7, #0
 8002838:	1a09      	subs	r1, r1, r0
 800283a:	e4d2      	b.n	80021e2 <__aeabi_dsub+0xfa>
 800283c:	2f00      	cmp	r7, #0
 800283e:	d100      	bne.n	8002842 <__aeabi_dsub+0x75a>
 8002840:	e713      	b.n	800266a <__aeabi_dsub+0x582>
 8002842:	465c      	mov	r4, fp
 8002844:	0017      	movs	r7, r2
 8002846:	2500      	movs	r5, #0
 8002848:	e5f6      	b.n	8002438 <__aeabi_dsub+0x350>
 800284a:	08d7      	lsrs	r7, r2, #3
 800284c:	0749      	lsls	r1, r1, #29
 800284e:	2302      	movs	r3, #2
 8002850:	430f      	orrs	r7, r1
 8002852:	092d      	lsrs	r5, r5, #4
 8002854:	e6a0      	b.n	8002598 <__aeabi_dsub+0x4b0>
 8002856:	0007      	movs	r7, r0
 8002858:	e542      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 800285a:	465b      	mov	r3, fp
 800285c:	2601      	movs	r6, #1
 800285e:	075f      	lsls	r7, r3, #29
 8002860:	08dd      	lsrs	r5, r3, #3
 8002862:	4663      	mov	r3, ip
 8002864:	08d2      	lsrs	r2, r2, #3
 8002866:	4317      	orrs	r7, r2
 8002868:	401e      	ands	r6, r3
 800286a:	e539      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 800286c:	465b      	mov	r3, fp
 800286e:	08d2      	lsrs	r2, r2, #3
 8002870:	075f      	lsls	r7, r3, #29
 8002872:	4317      	orrs	r7, r2
 8002874:	08dd      	lsrs	r5, r3, #3
 8002876:	e533      	b.n	80022e0 <__aeabi_dsub+0x1f8>
 8002878:	4a1e      	ldr	r2, [pc, #120]	@ (80028f4 <__aeabi_dsub+0x80c>)
 800287a:	08db      	lsrs	r3, r3, #3
 800287c:	4022      	ands	r2, r4
 800287e:	0757      	lsls	r7, r2, #29
 8002880:	0252      	lsls	r2, r2, #9
 8002882:	2501      	movs	r5, #1
 8002884:	431f      	orrs	r7, r3
 8002886:	0b14      	lsrs	r4, r2, #12
 8002888:	e5c2      	b.n	8002410 <__aeabi_dsub+0x328>
 800288a:	000e      	movs	r6, r1
 800288c:	2001      	movs	r0, #1
 800288e:	e65f      	b.n	8002550 <__aeabi_dsub+0x468>
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00d      	beq.n	80028b0 <__aeabi_dsub+0x7c8>
 8002894:	464b      	mov	r3, r9
 8002896:	1b5b      	subs	r3, r3, r5
 8002898:	469c      	mov	ip, r3
 800289a:	2d00      	cmp	r5, #0
 800289c:	d100      	bne.n	80028a0 <__aeabi_dsub+0x7b8>
 800289e:	e548      	b.n	8002332 <__aeabi_dsub+0x24a>
 80028a0:	2701      	movs	r7, #1
 80028a2:	2b38      	cmp	r3, #56	@ 0x38
 80028a4:	dd00      	ble.n	80028a8 <__aeabi_dsub+0x7c0>
 80028a6:	e566      	b.n	8002376 <__aeabi_dsub+0x28e>
 80028a8:	2380      	movs	r3, #128	@ 0x80
 80028aa:	041b      	lsls	r3, r3, #16
 80028ac:	431c      	orrs	r4, r3
 80028ae:	e550      	b.n	8002352 <__aeabi_dsub+0x26a>
 80028b0:	1c6b      	adds	r3, r5, #1
 80028b2:	4d11      	ldr	r5, [pc, #68]	@ (80028f8 <__aeabi_dsub+0x810>)
 80028b4:	422b      	tst	r3, r5
 80028b6:	d000      	beq.n	80028ba <__aeabi_dsub+0x7d2>
 80028b8:	e673      	b.n	80025a2 <__aeabi_dsub+0x4ba>
 80028ba:	4659      	mov	r1, fp
 80028bc:	0023      	movs	r3, r4
 80028be:	4311      	orrs	r1, r2
 80028c0:	468a      	mov	sl, r1
 80028c2:	4303      	orrs	r3, r0
 80028c4:	e600      	b.n	80024c8 <__aeabi_dsub+0x3e0>
 80028c6:	0767      	lsls	r7, r4, #29
 80028c8:	08c0      	lsrs	r0, r0, #3
 80028ca:	2300      	movs	r3, #0
 80028cc:	4307      	orrs	r7, r0
 80028ce:	08e5      	lsrs	r5, r4, #3
 80028d0:	e662      	b.n	8002598 <__aeabi_dsub+0x4b0>
 80028d2:	0764      	lsls	r4, r4, #29
 80028d4:	08ff      	lsrs	r7, r7, #3
 80028d6:	4327      	orrs	r7, r4
 80028d8:	0905      	lsrs	r5, r0, #4
 80028da:	e65d      	b.n	8002598 <__aeabi_dsub+0x4b0>
 80028dc:	08d2      	lsrs	r2, r2, #3
 80028de:	0749      	lsls	r1, r1, #29
 80028e0:	4311      	orrs	r1, r2
 80028e2:	000f      	movs	r7, r1
 80028e4:	2302      	movs	r3, #2
 80028e6:	092d      	lsrs	r5, r5, #4
 80028e8:	e656      	b.n	8002598 <__aeabi_dsub+0x4b0>
 80028ea:	0007      	movs	r7, r0
 80028ec:	e5a4      	b.n	8002438 <__aeabi_dsub+0x350>
 80028ee:	0038      	movs	r0, r7
 80028f0:	e48f      	b.n	8002212 <__aeabi_dsub+0x12a>
 80028f2:	46c0      	nop			@ (mov r8, r8)
 80028f4:	ff7fffff 	.word	0xff7fffff
 80028f8:	000007fe 	.word	0x000007fe

080028fc <__aeabi_dcmpun>:
 80028fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028fe:	46c6      	mov	lr, r8
 8002900:	031e      	lsls	r6, r3, #12
 8002902:	0b36      	lsrs	r6, r6, #12
 8002904:	46b0      	mov	r8, r6
 8002906:	4e0d      	ldr	r6, [pc, #52]	@ (800293c <__aeabi_dcmpun+0x40>)
 8002908:	030c      	lsls	r4, r1, #12
 800290a:	004d      	lsls	r5, r1, #1
 800290c:	005f      	lsls	r7, r3, #1
 800290e:	b500      	push	{lr}
 8002910:	0b24      	lsrs	r4, r4, #12
 8002912:	0d6d      	lsrs	r5, r5, #21
 8002914:	0d7f      	lsrs	r7, r7, #21
 8002916:	42b5      	cmp	r5, r6
 8002918:	d00b      	beq.n	8002932 <__aeabi_dcmpun+0x36>
 800291a:	4908      	ldr	r1, [pc, #32]	@ (800293c <__aeabi_dcmpun+0x40>)
 800291c:	2000      	movs	r0, #0
 800291e:	428f      	cmp	r7, r1
 8002920:	d104      	bne.n	800292c <__aeabi_dcmpun+0x30>
 8002922:	4646      	mov	r6, r8
 8002924:	4316      	orrs	r6, r2
 8002926:	0030      	movs	r0, r6
 8002928:	1e43      	subs	r3, r0, #1
 800292a:	4198      	sbcs	r0, r3
 800292c:	bc80      	pop	{r7}
 800292e:	46b8      	mov	r8, r7
 8002930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002932:	4304      	orrs	r4, r0
 8002934:	2001      	movs	r0, #1
 8002936:	2c00      	cmp	r4, #0
 8002938:	d1f8      	bne.n	800292c <__aeabi_dcmpun+0x30>
 800293a:	e7ee      	b.n	800291a <__aeabi_dcmpun+0x1e>
 800293c:	000007ff 	.word	0x000007ff

08002940 <__aeabi_d2iz>:
 8002940:	000b      	movs	r3, r1
 8002942:	0002      	movs	r2, r0
 8002944:	b570      	push	{r4, r5, r6, lr}
 8002946:	4d16      	ldr	r5, [pc, #88]	@ (80029a0 <__aeabi_d2iz+0x60>)
 8002948:	030c      	lsls	r4, r1, #12
 800294a:	b082      	sub	sp, #8
 800294c:	0049      	lsls	r1, r1, #1
 800294e:	2000      	movs	r0, #0
 8002950:	9200      	str	r2, [sp, #0]
 8002952:	9301      	str	r3, [sp, #4]
 8002954:	0b24      	lsrs	r4, r4, #12
 8002956:	0d49      	lsrs	r1, r1, #21
 8002958:	0fde      	lsrs	r6, r3, #31
 800295a:	42a9      	cmp	r1, r5
 800295c:	dd04      	ble.n	8002968 <__aeabi_d2iz+0x28>
 800295e:	4811      	ldr	r0, [pc, #68]	@ (80029a4 <__aeabi_d2iz+0x64>)
 8002960:	4281      	cmp	r1, r0
 8002962:	dd03      	ble.n	800296c <__aeabi_d2iz+0x2c>
 8002964:	4b10      	ldr	r3, [pc, #64]	@ (80029a8 <__aeabi_d2iz+0x68>)
 8002966:	18f0      	adds	r0, r6, r3
 8002968:	b002      	add	sp, #8
 800296a:	bd70      	pop	{r4, r5, r6, pc}
 800296c:	2080      	movs	r0, #128	@ 0x80
 800296e:	0340      	lsls	r0, r0, #13
 8002970:	4320      	orrs	r0, r4
 8002972:	4c0e      	ldr	r4, [pc, #56]	@ (80029ac <__aeabi_d2iz+0x6c>)
 8002974:	1a64      	subs	r4, r4, r1
 8002976:	2c1f      	cmp	r4, #31
 8002978:	dd08      	ble.n	800298c <__aeabi_d2iz+0x4c>
 800297a:	4b0d      	ldr	r3, [pc, #52]	@ (80029b0 <__aeabi_d2iz+0x70>)
 800297c:	1a5b      	subs	r3, r3, r1
 800297e:	40d8      	lsrs	r0, r3
 8002980:	0003      	movs	r3, r0
 8002982:	4258      	negs	r0, r3
 8002984:	2e00      	cmp	r6, #0
 8002986:	d1ef      	bne.n	8002968 <__aeabi_d2iz+0x28>
 8002988:	0018      	movs	r0, r3
 800298a:	e7ed      	b.n	8002968 <__aeabi_d2iz+0x28>
 800298c:	4b09      	ldr	r3, [pc, #36]	@ (80029b4 <__aeabi_d2iz+0x74>)
 800298e:	9a00      	ldr	r2, [sp, #0]
 8002990:	469c      	mov	ip, r3
 8002992:	0003      	movs	r3, r0
 8002994:	4461      	add	r1, ip
 8002996:	408b      	lsls	r3, r1
 8002998:	40e2      	lsrs	r2, r4
 800299a:	4313      	orrs	r3, r2
 800299c:	e7f1      	b.n	8002982 <__aeabi_d2iz+0x42>
 800299e:	46c0      	nop			@ (mov r8, r8)
 80029a0:	000003fe 	.word	0x000003fe
 80029a4:	0000041d 	.word	0x0000041d
 80029a8:	7fffffff 	.word	0x7fffffff
 80029ac:	00000433 	.word	0x00000433
 80029b0:	00000413 	.word	0x00000413
 80029b4:	fffffbed 	.word	0xfffffbed

080029b8 <__aeabi_i2d>:
 80029b8:	b570      	push	{r4, r5, r6, lr}
 80029ba:	2800      	cmp	r0, #0
 80029bc:	d016      	beq.n	80029ec <__aeabi_i2d+0x34>
 80029be:	17c3      	asrs	r3, r0, #31
 80029c0:	18c5      	adds	r5, r0, r3
 80029c2:	405d      	eors	r5, r3
 80029c4:	0fc4      	lsrs	r4, r0, #31
 80029c6:	0028      	movs	r0, r5
 80029c8:	f000 f848 	bl	8002a5c <__clzsi2>
 80029cc:	4b10      	ldr	r3, [pc, #64]	@ (8002a10 <__aeabi_i2d+0x58>)
 80029ce:	1a1b      	subs	r3, r3, r0
 80029d0:	055b      	lsls	r3, r3, #21
 80029d2:	0d5b      	lsrs	r3, r3, #21
 80029d4:	280a      	cmp	r0, #10
 80029d6:	dc14      	bgt.n	8002a02 <__aeabi_i2d+0x4a>
 80029d8:	0002      	movs	r2, r0
 80029da:	002e      	movs	r6, r5
 80029dc:	3215      	adds	r2, #21
 80029de:	4096      	lsls	r6, r2
 80029e0:	220b      	movs	r2, #11
 80029e2:	1a12      	subs	r2, r2, r0
 80029e4:	40d5      	lsrs	r5, r2
 80029e6:	032d      	lsls	r5, r5, #12
 80029e8:	0b2d      	lsrs	r5, r5, #12
 80029ea:	e003      	b.n	80029f4 <__aeabi_i2d+0x3c>
 80029ec:	2400      	movs	r4, #0
 80029ee:	2300      	movs	r3, #0
 80029f0:	2500      	movs	r5, #0
 80029f2:	2600      	movs	r6, #0
 80029f4:	051b      	lsls	r3, r3, #20
 80029f6:	432b      	orrs	r3, r5
 80029f8:	07e4      	lsls	r4, r4, #31
 80029fa:	4323      	orrs	r3, r4
 80029fc:	0030      	movs	r0, r6
 80029fe:	0019      	movs	r1, r3
 8002a00:	bd70      	pop	{r4, r5, r6, pc}
 8002a02:	380b      	subs	r0, #11
 8002a04:	4085      	lsls	r5, r0
 8002a06:	032d      	lsls	r5, r5, #12
 8002a08:	2600      	movs	r6, #0
 8002a0a:	0b2d      	lsrs	r5, r5, #12
 8002a0c:	e7f2      	b.n	80029f4 <__aeabi_i2d+0x3c>
 8002a0e:	46c0      	nop			@ (mov r8, r8)
 8002a10:	0000041e 	.word	0x0000041e

08002a14 <__aeabi_ui2d>:
 8002a14:	b510      	push	{r4, lr}
 8002a16:	1e04      	subs	r4, r0, #0
 8002a18:	d010      	beq.n	8002a3c <__aeabi_ui2d+0x28>
 8002a1a:	f000 f81f 	bl	8002a5c <__clzsi2>
 8002a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a58 <__aeabi_ui2d+0x44>)
 8002a20:	1a1b      	subs	r3, r3, r0
 8002a22:	055b      	lsls	r3, r3, #21
 8002a24:	0d5b      	lsrs	r3, r3, #21
 8002a26:	280a      	cmp	r0, #10
 8002a28:	dc0f      	bgt.n	8002a4a <__aeabi_ui2d+0x36>
 8002a2a:	220b      	movs	r2, #11
 8002a2c:	0021      	movs	r1, r4
 8002a2e:	1a12      	subs	r2, r2, r0
 8002a30:	40d1      	lsrs	r1, r2
 8002a32:	3015      	adds	r0, #21
 8002a34:	030a      	lsls	r2, r1, #12
 8002a36:	4084      	lsls	r4, r0
 8002a38:	0b12      	lsrs	r2, r2, #12
 8002a3a:	e001      	b.n	8002a40 <__aeabi_ui2d+0x2c>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2200      	movs	r2, #0
 8002a40:	051b      	lsls	r3, r3, #20
 8002a42:	4313      	orrs	r3, r2
 8002a44:	0020      	movs	r0, r4
 8002a46:	0019      	movs	r1, r3
 8002a48:	bd10      	pop	{r4, pc}
 8002a4a:	0022      	movs	r2, r4
 8002a4c:	380b      	subs	r0, #11
 8002a4e:	4082      	lsls	r2, r0
 8002a50:	0312      	lsls	r2, r2, #12
 8002a52:	2400      	movs	r4, #0
 8002a54:	0b12      	lsrs	r2, r2, #12
 8002a56:	e7f3      	b.n	8002a40 <__aeabi_ui2d+0x2c>
 8002a58:	0000041e 	.word	0x0000041e

08002a5c <__clzsi2>:
 8002a5c:	211c      	movs	r1, #28
 8002a5e:	2301      	movs	r3, #1
 8002a60:	041b      	lsls	r3, r3, #16
 8002a62:	4298      	cmp	r0, r3
 8002a64:	d301      	bcc.n	8002a6a <__clzsi2+0xe>
 8002a66:	0c00      	lsrs	r0, r0, #16
 8002a68:	3910      	subs	r1, #16
 8002a6a:	0a1b      	lsrs	r3, r3, #8
 8002a6c:	4298      	cmp	r0, r3
 8002a6e:	d301      	bcc.n	8002a74 <__clzsi2+0x18>
 8002a70:	0a00      	lsrs	r0, r0, #8
 8002a72:	3908      	subs	r1, #8
 8002a74:	091b      	lsrs	r3, r3, #4
 8002a76:	4298      	cmp	r0, r3
 8002a78:	d301      	bcc.n	8002a7e <__clzsi2+0x22>
 8002a7a:	0900      	lsrs	r0, r0, #4
 8002a7c:	3904      	subs	r1, #4
 8002a7e:	a202      	add	r2, pc, #8	@ (adr r2, 8002a88 <__clzsi2+0x2c>)
 8002a80:	5c10      	ldrb	r0, [r2, r0]
 8002a82:	1840      	adds	r0, r0, r1
 8002a84:	4770      	bx	lr
 8002a86:	46c0      	nop			@ (mov r8, r8)
 8002a88:	02020304 	.word	0x02020304
 8002a8c:	01010101 	.word	0x01010101
	...

08002a98 <__clzdi2>:
 8002a98:	b510      	push	{r4, lr}
 8002a9a:	2900      	cmp	r1, #0
 8002a9c:	d103      	bne.n	8002aa6 <__clzdi2+0xe>
 8002a9e:	f7ff ffdd 	bl	8002a5c <__clzsi2>
 8002aa2:	3020      	adds	r0, #32
 8002aa4:	e002      	b.n	8002aac <__clzdi2+0x14>
 8002aa6:	0008      	movs	r0, r1
 8002aa8:	f7ff ffd8 	bl	8002a5c <__clzsi2>
 8002aac:	bd10      	pop	{r4, pc}
 8002aae:	46c0      	nop			@ (mov r8, r8)

08002ab0 <ColorSensor_Init>:
#include "colorsensor.h"

extern speaker Speaker;

void ColorSensor_Init(colorsensor* sensor, I2C_HandleTypeDef* i2c_handle) {
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b088      	sub	sp, #32
 8002ab4:	af02      	add	r7, sp, #8
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
    sensor->i2c = i2c_handle;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	601a      	str	r2, [r3, #0]
    sensor->slave_address = TCS3472_SLAVE_ADDRESS;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2252      	movs	r2, #82	@ 0x52
 8002ac4:	711a      	strb	r2, [r3, #4]

    memset(sensor->rgb_data, 0, sizeof(sensor->rgb_data));  // Clear RGB data
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	3306      	adds	r3, #6
 8002aca:	2208      	movs	r2, #8
 8002acc:	2100      	movs	r1, #0
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f007 fed6 	bl	800a880 <memset>
    sensor->enabled = true;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	739a      	strb	r2, [r3, #14]

    // Define initialization sequence
    uint8_t init_data[][2] = {
 8002ada:	230c      	movs	r3, #12
 8002adc:	18fb      	adds	r3, r7, r3
 8002ade:	4a13      	ldr	r2, [pc, #76]	@ (8002b2c <ColorSensor_Init+0x7c>)
 8002ae0:	6811      	ldr	r1, [r2, #0]
 8002ae2:	6019      	str	r1, [r3, #0]
 8002ae4:	8892      	ldrh	r2, [r2, #4]
 8002ae6:	809a      	strh	r2, [r3, #4]
        { TCS3472_ATIME_REG  | 0x80, 0xFF },  // Integration time
        { TCS3472_ENABLE_REG | 0x80, 0x0B },   // Power ON & enable RGBC
    };

    // Loop through initialization commands and send them
    for (size_t i = 0; i < sizeof(init_data) / sizeof(init_data[0]); i++) {
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]
 8002aec:	e016      	b.n	8002b1c <ColorSensor_Init+0x6c>
        if (HAL_I2C_Master_Transmit(sensor->i2c, sensor->slave_address, init_data[i], 2, HAL_MAX_DELAY) != HAL_OK)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6818      	ldr	r0, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	791b      	ldrb	r3, [r3, #4]
 8002af6:	0019      	movs	r1, r3
 8002af8:	230c      	movs	r3, #12
 8002afa:	18fa      	adds	r2, r7, r3
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	18d2      	adds	r2, r2, r3
 8002b02:	2301      	movs	r3, #1
 8002b04:	425b      	negs	r3, r3
 8002b06:	9300      	str	r3, [sp, #0]
 8002b08:	2302      	movs	r3, #2
 8002b0a:	f002 fc15 	bl	8005338 <HAL_I2C_Master_Transmit>
 8002b0e:	1e03      	subs	r3, r0, #0
 8002b10:	d001      	beq.n	8002b16 <ColorSensor_Init+0x66>
        	while(1);
 8002b12:	46c0      	nop			@ (mov r8, r8)
 8002b14:	e7fd      	b.n	8002b12 <ColorSensor_Init+0x62>
    for (size_t i = 0; i < sizeof(init_data) / sizeof(init_data[0]); i++) {
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	617b      	str	r3, [r7, #20]
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d9e5      	bls.n	8002aee <ColorSensor_Init+0x3e>
    }
}
 8002b22:	46c0      	nop			@ (mov r8, r8)
 8002b24:	46c0      	nop			@ (mov r8, r8)
 8002b26:	46bd      	mov	sp, r7
 8002b28:	b006      	add	sp, #24
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	0800c808 	.word	0x0800c808

08002b30 <ColorSensor_Read16>:
{
	sensor->enabled = enable;
}


uint16_t ColorSensor_Read16(colorsensor* sensor, uint8_t reg) {
 8002b30:	b590      	push	{r4, r7, lr}
 8002b32:	b087      	sub	sp, #28
 8002b34:	af02      	add	r7, sp, #8
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	000a      	movs	r2, r1
 8002b3a:	1cfb      	adds	r3, r7, #3
 8002b3c:	701a      	strb	r2, [r3, #0]
    uint8_t buffer[2];
    uint8_t command = reg | 0xA0;  // Add auto-increment bit
 8002b3e:	1cfb      	adds	r3, r7, #3
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2260      	movs	r2, #96	@ 0x60
 8002b44:	4252      	negs	r2, r2
 8002b46:	4313      	orrs	r3, r2
 8002b48:	b2da      	uxtb	r2, r3
 8002b4a:	240b      	movs	r4, #11
 8002b4c:	193b      	adds	r3, r7, r4
 8002b4e:	701a      	strb	r2, [r3, #0]

    // Send register address
    if (HAL_I2C_Master_Transmit(sensor->i2c, sensor->slave_address, &command, 1, HAL_MAX_DELAY) != HAL_OK) {
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6818      	ldr	r0, [r3, #0]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	791b      	ldrb	r3, [r3, #4]
 8002b58:	0019      	movs	r1, r3
 8002b5a:	193a      	adds	r2, r7, r4
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	425b      	negs	r3, r3
 8002b60:	9300      	str	r3, [sp, #0]
 8002b62:	2301      	movs	r3, #1
 8002b64:	f002 fbe8 	bl	8005338 <HAL_I2C_Master_Transmit>
 8002b68:	1e03      	subs	r3, r0, #0
 8002b6a:	d001      	beq.n	8002b70 <ColorSensor_Read16+0x40>
        return 0; // Handle error
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	e01c      	b.n	8002baa <ColorSensor_Read16+0x7a>
    }

    // Read 2 bytes from the sensor
    if (HAL_I2C_Master_Receive(sensor->i2c, sensor->slave_address, buffer, 2, HAL_MAX_DELAY) != HAL_OK) {
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6818      	ldr	r0, [r3, #0]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	791b      	ldrb	r3, [r3, #4]
 8002b78:	0019      	movs	r1, r3
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	18fa      	adds	r2, r7, r3
 8002b7e:	2301      	movs	r3, #1
 8002b80:	425b      	negs	r3, r3
 8002b82:	9300      	str	r3, [sp, #0]
 8002b84:	2302      	movs	r3, #2
 8002b86:	f002 fd01 	bl	800558c <HAL_I2C_Master_Receive>
 8002b8a:	1e03      	subs	r3, r0, #0
 8002b8c:	d001      	beq.n	8002b92 <ColorSensor_Read16+0x62>
        return 0; // Handle error
 8002b8e:	2300      	movs	r3, #0
 8002b90:	e00b      	b.n	8002baa <ColorSensor_Read16+0x7a>
    }

    // Combine two bytes into a 16-bit value (LSB first)
    return (uint16_t)(buffer[0] | (buffer[1] << 8));
 8002b92:	210c      	movs	r1, #12
 8002b94:	187b      	adds	r3, r7, r1
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	b21a      	sxth	r2, r3
 8002b9a:	187b      	adds	r3, r7, r1
 8002b9c:	785b      	ldrb	r3, [r3, #1]
 8002b9e:	b21b      	sxth	r3, r3
 8002ba0:	021b      	lsls	r3, r3, #8
 8002ba2:	b21b      	sxth	r3, r3
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	b21b      	sxth	r3, r3
 8002ba8:	b29b      	uxth	r3, r3
}
 8002baa:	0018      	movs	r0, r3
 8002bac:	46bd      	mov	sp, r7
 8002bae:	b005      	add	sp, #20
 8002bb0:	bd90      	pop	{r4, r7, pc}

08002bb2 <ColorSensor_ReadAll>:

void ColorSensor_ReadAll(colorsensor* sensor) {
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	b082      	sub	sp, #8
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]
    //sensor->rgb_data[0] = ColorSensor_Read16(sensor, TCS3472_CDATAL_REG); // TCS3472_CDATAL
    sensor->rgb_data[1]   = ColorSensor_Read16(sensor, TCS3472_RDATAL_REG); // TCS3472_RDATAL
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2116      	movs	r1, #22
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f7ff ffb6 	bl	8002b30 <ColorSensor_Read16>
 8002bc4:	0003      	movs	r3, r0
 8002bc6:	001a      	movs	r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	811a      	strh	r2, [r3, #8]
    sensor->rgb_data[2] = ColorSensor_Read16(sensor, TCS3472_GDATAL_REG); // TCS3472_GDATAL
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2118      	movs	r1, #24
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	f7ff ffad 	bl	8002b30 <ColorSensor_Read16>
 8002bd6:	0003      	movs	r3, r0
 8002bd8:	001a      	movs	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	815a      	strh	r2, [r3, #10]
    sensor->rgb_data[3]  = ColorSensor_Read16(sensor, TCS3472_BDATAL_REG); // TCS3472_BDATAL
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	211a      	movs	r1, #26
 8002be2:	0018      	movs	r0, r3
 8002be4:	f7ff ffa4 	bl	8002b30 <ColorSensor_Read16>
 8002be8:	0003      	movs	r3, r0
 8002bea:	001a      	movs	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	819a      	strh	r2, [r3, #12]
}
 8002bf0:	46c0      	nop			@ (mov r8, r8)
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	b002      	add	sp, #8
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <ColorSensor_CalculateColor>:


color ColorSensor_CalculateColor(colorsensor* sensor)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
	uint16_t max_val = sensor->rgb_data[1];
 8002c00:	210c      	movs	r1, #12
 8002c02:	187b      	adds	r3, r7, r1
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	8912      	ldrh	r2, [r2, #8]
 8002c08:	801a      	strh	r2, [r3, #0]
	color detected_color = RED;
 8002c0a:	200f      	movs	r0, #15
 8002c0c:	183b      	adds	r3, r7, r0
 8002c0e:	2201      	movs	r2, #1
 8002c10:	701a      	strb	r2, [r3, #0]

	if (sensor->rgb_data[2] > max_val) detected_color = GREEN;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	895b      	ldrh	r3, [r3, #10]
 8002c16:	187a      	adds	r2, r7, r1
 8002c18:	8812      	ldrh	r2, [r2, #0]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d202      	bcs.n	8002c24 <ColorSensor_CalculateColor+0x2c>
 8002c1e:	183b      	adds	r3, r7, r0
 8002c20:	2202      	movs	r2, #2
 8002c22:	701a      	strb	r2, [r3, #0]
	if (sensor->rgb_data[3] > max_val) detected_color = BLUE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	899b      	ldrh	r3, [r3, #12]
 8002c28:	220c      	movs	r2, #12
 8002c2a:	18ba      	adds	r2, r7, r2
 8002c2c:	8812      	ldrh	r2, [r2, #0]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d203      	bcs.n	8002c3a <ColorSensor_CalculateColor+0x42>
 8002c32:	230f      	movs	r3, #15
 8002c34:	18fb      	adds	r3, r7, r3
 8002c36:	2203      	movs	r2, #3
 8002c38:	701a      	strb	r2, [r3, #0]

	return detected_color;
 8002c3a:	230f      	movs	r3, #15
 8002c3c:	18fb      	adds	r3, r7, r3
 8002c3e:	781b      	ldrb	r3, [r3, #0]
}
 8002c40:	0018      	movs	r0, r3
 8002c42:	46bd      	mov	sp, r7
 8002c44:	b004      	add	sp, #16
 8002c46:	bd80      	pop	{r7, pc}

08002c48 <ColorSensor_Handle>:

void ColorSensor_Handle(colorsensor* sensor)
{
 8002c48:	b590      	push	{r4, r7, lr}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	ColorSensor_ReadAll(sensor);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	0018      	movs	r0, r3
 8002c54:	f7ff ffad 	bl	8002bb2 <ColorSensor_ReadAll>
	color detected_color = ColorSensor_CalculateColor(sensor);
 8002c58:	230f      	movs	r3, #15
 8002c5a:	18fc      	adds	r4, r7, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	0018      	movs	r0, r3
 8002c60:	f7ff ffca 	bl	8002bf8 <ColorSensor_CalculateColor>
 8002c64:	0003      	movs	r3, r0
 8002c66:	7023      	strb	r3, [r4, #0]
	*/
	//sprintf(Data, "%u %u %u %u\r\n", (uint8_t) detected_color, sensor->rgb_data[1], sensor->rgb_data[2], sensor->rgb_data[3]);
	//HAL_UART_Transmit(&huart1, (uint8_t*) Data, strlen(Data), HAL_MAX_DELAY);
	//HAL_Delay(100);

}
 8002c68:	46c0      	nop			@ (mov r8, r8)
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	b005      	add	sp, #20
 8002c6e:	bd90      	pop	{r4, r7, pc}

08002c70 <DistanceSensor_Init>:
#define MIN_DISTANCE 20

extern speaker Speaker;

void DistanceSensor_Init(distancesensor* sensor, TIM_HandleTypeDef* timer, feature_id ID, GPIO_TypeDef* icGPIOPort, uint16_t icGPIOPin, GPIO_TypeDef* statusGPIOPort, uint16_t statusGPIOPin)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	1dfb      	adds	r3, r7, #7
 8002c7e:	701a      	strb	r2, [r3, #0]
	sensor->timer = timer;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	601a      	str	r2, [r3, #0]

	sensor->timeDifference = 0;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
	sensor->countAtMinDistance = 0;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	731a      	strb	r2, [r3, #12]

	sensor->ID = ID;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	1dfa      	adds	r2, r7, #7
 8002c96:	7812      	ldrb	r2, [r2, #0]
 8002c98:	735a      	strb	r2, [r3, #13]

	sensor->icGPIOPort = icGPIOPort;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	683a      	ldr	r2, [r7, #0]
 8002c9e:	611a      	str	r2, [r3, #16]
	sensor->icGPIOPin = icGPIOPin;
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	2318      	movs	r3, #24
 8002ca4:	18fb      	adds	r3, r7, r3
 8002ca6:	881b      	ldrh	r3, [r3, #0]
 8002ca8:	8293      	strh	r3, [r2, #20]

	sensor->statusGPIOPort = statusGPIOPort;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	69fa      	ldr	r2, [r7, #28]
 8002cae:	619a      	str	r2, [r3, #24]
	sensor->statusGPIOPin = statusGPIOPin;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2220      	movs	r2, #32
 8002cb4:	18ba      	adds	r2, r7, r2
 8002cb6:	8812      	ldrh	r2, [r2, #0]
 8002cb8:	839a      	strh	r2, [r3, #28]

	HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_SET);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	6998      	ldr	r0, [r3, #24]
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	8b9b      	ldrh	r3, [r3, #28]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	0019      	movs	r1, r3
 8002cc6:	f002 fa74 	bl	80051b2 <HAL_GPIO_WritePin>


}
 8002cca:	46c0      	nop			@ (mov r8, r8)
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	b004      	add	sp, #16
 8002cd0:	bd80      	pop	{r7, pc}

08002cd2 <DistanceSensor_Start>:

void DistanceSensor_Start(distancesensor* sensor)
{
 8002cd2:	b580      	push	{r7, lr}
 8002cd4:	b082      	sub	sp, #8
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(sensor->timer, TIM_CHANNEL_2);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2104      	movs	r1, #4
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f005 fa93 	bl	800820c <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(sensor->timer, TIM_CHANNEL_1);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	2100      	movs	r1, #0
 8002cec:	0018      	movs	r0, r3
 8002cee:	f005 fb9f 	bl	8008430 <HAL_TIM_IC_Start_IT>
}
 8002cf2:	46c0      	nop			@ (mov r8, r8)
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	b002      	add	sp, #8
 8002cf8:	bd80      	pop	{r7, pc}
	...

08002cfc <DistanceSensor_InputCaptureInterrupt>:
	HAL_TIM_PWM_Stop(sensor->timer, TIM_CHANNEL_2);
	HAL_TIM_IC_Stop_IT(sensor->timer, TIM_CHANNEL_1);
}

void DistanceSensor_InputCaptureInterrupt(distancesensor* sensor)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]

		if (HAL_GPIO_ReadPin(sensor->icGPIOPort, sensor->icGPIOPin)) {
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	691a      	ldr	r2, [r3, #16]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	8a9b      	ldrh	r3, [r3, #20]
 8002d0c:	0019      	movs	r1, r3
 8002d0e:	0010      	movs	r0, r2
 8002d10:	f002 fa32 	bl	8005178 <HAL_GPIO_ReadPin>
 8002d14:	1e03      	subs	r3, r0, #0
 8002d16:	d010      	beq.n	8002d3a <DistanceSensor_InputCaptureInterrupt+0x3e>
			sensor->IC_Value1 = HAL_TIM_ReadCapturedValue(sensor->timer, TIM_CHANNEL_1); // First rising edge
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	0018      	movs	r0, r3
 8002d20:	f005 ff58 	bl	8008bd4 <HAL_TIM_ReadCapturedValue>
 8002d24:	0003      	movs	r3, r0
 8002d26:	b29a      	uxth	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	809a      	strh	r2, [r3, #4]
			HAL_TIM_PWM_Stop(sensor->timer, TIM_CHANNEL_2);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2104      	movs	r1, #4
 8002d32:	0018      	movs	r0, r3
 8002d34:	f005 faf6 	bl	8008324 <HAL_TIM_PWM_Stop>
			DistanceSensor_Handle(sensor);

		}


}
 8002d38:	e034      	b.n	8002da4 <DistanceSensor_InputCaptureInterrupt+0xa8>
			sensor->IC_Value2 = HAL_TIM_ReadCapturedValue(sensor->timer, TIM_CHANNEL_1); // Second rising edge
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2100      	movs	r1, #0
 8002d40:	0018      	movs	r0, r3
 8002d42:	f005 ff47 	bl	8008bd4 <HAL_TIM_ReadCapturedValue>
 8002d46:	0003      	movs	r3, r0
 8002d48:	b29a      	uxth	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	80da      	strh	r2, [r3, #6]
			if (sensor->IC_Value2 > sensor->IC_Value1) {
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	88da      	ldrh	r2, [r3, #6]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	889b      	ldrh	r3, [r3, #4]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d909      	bls.n	8002d6e <DistanceSensor_InputCaptureInterrupt+0x72>
				sensor->timeDifference = sensor->IC_Value2 - sensor->IC_Value1;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	88db      	ldrh	r3, [r3, #6]
 8002d5e:	001a      	movs	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	889b      	ldrh	r3, [r3, #4]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	001a      	movs	r2, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	e00b      	b.n	8002d86 <DistanceSensor_InputCaptureInterrupt+0x8a>
				sensor->timeDifference = (TIM_PERIOD + 1 - sensor->IC_Value1) + sensor->IC_Value2; // Handle overflow
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	889b      	ldrh	r3, [r3, #4]
 8002d72:	001a      	movs	r2, r3
 8002d74:	2380      	movs	r3, #128	@ 0x80
 8002d76:	025b      	lsls	r3, r3, #9
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	88d2      	ldrh	r2, [r2, #6]
 8002d7e:	189b      	adds	r3, r3, r2
 8002d80:	001a      	movs	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	609a      	str	r2, [r3, #8]
			HAL_TIM_PWM_Start(sensor->timer, TIM_CHANNEL_2);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2104      	movs	r1, #4
 8002d8c:	0018      	movs	r0, r3
 8002d8e:	f005 fa3d 	bl	800820c <HAL_TIM_PWM_Start>
			__HAL_TIM_SetCounter(sensor->timer, 65535);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a04      	ldr	r2, [pc, #16]	@ (8002dac <DistanceSensor_InputCaptureInterrupt+0xb0>)
 8002d9a:	625a      	str	r2, [r3, #36]	@ 0x24
			DistanceSensor_Handle(sensor);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f000 f81c 	bl	8002ddc <DistanceSensor_Handle>
}
 8002da4:	46c0      	nop			@ (mov r8, r8)
 8002da6:	46bd      	mov	sp, r7
 8002da8:	b002      	add	sp, #8
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	0000ffff 	.word	0x0000ffff

08002db0 <DistanceSensor_GetDistance>:

float DistanceSensor_GetDistance(distancesensor* sensor)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
	// Number of microseconds / 58 = distance in cm
	return (float) sensor->timeDifference / 58;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	0018      	movs	r0, r3
 8002dbe:	f7fd fe67 	bl	8000a90 <__aeabi_ui2f>
 8002dc2:	1c03      	adds	r3, r0, #0
 8002dc4:	4904      	ldr	r1, [pc, #16]	@ (8002dd8 <DistanceSensor_GetDistance+0x28>)
 8002dc6:	1c18      	adds	r0, r3, #0
 8002dc8:	f7fd fc94 	bl	80006f4 <__aeabi_fdiv>
 8002dcc:	1c03      	adds	r3, r0, #0
}
 8002dce:	1c18      	adds	r0, r3, #0
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	b002      	add	sp, #8
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	46c0      	nop			@ (mov r8, r8)
 8002dd8:	42680000 	.word	0x42680000

08002ddc <DistanceSensor_Handle>:

void DistanceSensor_Handle(distancesensor* sensor)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
	float distance = DistanceSensor_GetDistance(sensor);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	0018      	movs	r0, r3
 8002de8:	f7ff ffe2 	bl	8002db0 <DistanceSensor_GetDistance>
 8002dec:	1c03      	adds	r3, r0, #0
 8002dee:	60fb      	str	r3, [r7, #12]

	if (distance > MIN_DISTANCE)
 8002df0:	4921      	ldr	r1, [pc, #132]	@ (8002e78 <DistanceSensor_Handle+0x9c>)
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f7fd fb7e 	bl	80004f4 <__aeabi_fcmpgt>
 8002df8:	1e03      	subs	r3, r0, #0
 8002dfa:	d017      	beq.n	8002e2c <DistanceSensor_Handle+0x50>
	{
		sensor->countAtMinDistance = 0;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	731a      	strb	r2, [r3, #12]
		HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_SET);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6998      	ldr	r0, [r3, #24]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	8b9b      	ldrh	r3, [r3, #28]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	0019      	movs	r1, r3
 8002e0e:	f002 f9d0 	bl	80051b2 <HAL_GPIO_WritePin>
		//HAL_GPIO_WritePin(DISTANCE_SENSOR_FRONT_STATUS_GPIO_Port, DISTANCE_SENSOR_FRONT_STATUS_Pin, GPIO_PIN_SET);

		if (Speaker.hasFault)
 8002e12:	4b1a      	ldr	r3, [pc, #104]	@ (8002e7c <DistanceSensor_Handle+0xa0>)
 8002e14:	7d1b      	ldrb	r3, [r3, #20]
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d029      	beq.n	8002e70 <DistanceSensor_Handle+0x94>
			Speaker_Stop(&Speaker, sensor->ID);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	7b5a      	ldrb	r2, [r3, #13]
 8002e20:	4b16      	ldr	r3, [pc, #88]	@ (8002e7c <DistanceSensor_Handle+0xa0>)
 8002e22:	0011      	movs	r1, r2
 8002e24:	0018      	movs	r0, r3
 8002e26:	f001 f8a1 	bl	8003f6c <Speaker_Stop>
	else
	{
		sensor->countAtMinDistance++;
	}

}
 8002e2a:	e021      	b.n	8002e70 <DistanceSensor_Handle+0x94>
	else if (sensor->countAtMinDistance > 2)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	7b1b      	ldrb	r3, [r3, #12]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d917      	bls.n	8002e64 <DistanceSensor_Handle+0x88>
		HAL_GPIO_WritePin(sensor->statusGPIOPort, sensor->statusGPIOPin, GPIO_PIN_RESET);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6998      	ldr	r0, [r3, #24]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	8b9b      	ldrh	r3, [r3, #28]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	0019      	movs	r1, r3
 8002e40:	f002 f9b7 	bl	80051b2 <HAL_GPIO_WritePin>
		if (!Speaker.hasFault)
 8002e44:	4b0d      	ldr	r3, [pc, #52]	@ (8002e7c <DistanceSensor_Handle+0xa0>)
 8002e46:	7d1b      	ldrb	r3, [r3, #20]
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4053      	eors	r3, r2
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00d      	beq.n	8002e70 <DistanceSensor_Handle+0x94>
			Speaker_Start(&Speaker, sensor->ID);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	7b5a      	ldrb	r2, [r3, #13]
 8002e58:	4b08      	ldr	r3, [pc, #32]	@ (8002e7c <DistanceSensor_Handle+0xa0>)
 8002e5a:	0011      	movs	r1, r2
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	f001 f850 	bl	8003f02 <Speaker_Start>
}
 8002e62:	e005      	b.n	8002e70 <DistanceSensor_Handle+0x94>
		sensor->countAtMinDistance++;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	7b1b      	ldrb	r3, [r3, #12]
 8002e68:	3301      	adds	r3, #1
 8002e6a:	b2da      	uxtb	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	731a      	strb	r2, [r3, #12]
}
 8002e70:	46c0      	nop			@ (mov r8, r8)
 8002e72:	46bd      	mov	sp, r7
 8002e74:	b004      	add	sp, #16
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	41a00000 	.word	0x41a00000
 8002e7c:	20000478 	.word	0x20000478

08002e80 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b082      	sub	sp, #8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM21) {
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002eb8 <HAL_TIM_IC_CaptureCallback+0x38>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d104      	bne.n	8002e9c <HAL_TIM_IC_CaptureCallback+0x1c>
		DistanceSensor_InputCaptureInterrupt(&Front);
 8002e92:	4b0a      	ldr	r3, [pc, #40]	@ (8002ebc <HAL_TIM_IC_CaptureCallback+0x3c>)
 8002e94:	0018      	movs	r0, r3
 8002e96:	f7ff ff31 	bl	8002cfc <DistanceSensor_InputCaptureInterrupt>
	}
	else if (htim->Instance == TIM22) {
		DistanceSensor_InputCaptureInterrupt(&Back);
	}

}
 8002e9a:	e008      	b.n	8002eae <HAL_TIM_IC_CaptureCallback+0x2e>
	else if (htim->Instance == TIM22) {
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a07      	ldr	r2, [pc, #28]	@ (8002ec0 <HAL_TIM_IC_CaptureCallback+0x40>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d103      	bne.n	8002eae <HAL_TIM_IC_CaptureCallback+0x2e>
		DistanceSensor_InputCaptureInterrupt(&Back);
 8002ea6:	4b07      	ldr	r3, [pc, #28]	@ (8002ec4 <HAL_TIM_IC_CaptureCallback+0x44>)
 8002ea8:	0018      	movs	r0, r3
 8002eaa:	f7ff ff27 	bl	8002cfc <DistanceSensor_InputCaptureInterrupt>
}
 8002eae:	46c0      	nop			@ (mov r8, r8)
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	b002      	add	sp, #8
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	46c0      	nop			@ (mov r8, r8)
 8002eb8:	40010800 	.word	0x40010800
 8002ebc:	20000438 	.word	0x20000438
 8002ec0:	40011400 	.word	0x40011400
 8002ec4:	20000458 	.word	0x20000458

08002ec8 <HAL_TIM_PeriodElapsedCallback>:
    }
}
*/

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM2 && Speaker.beepLengthOn != 0)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	2380      	movs	r3, #128	@ 0x80
 8002ed6:	05db      	lsls	r3, r3, #23
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d108      	bne.n	8002eee <HAL_TIM_PeriodElapsedCallback+0x26>
 8002edc:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002ede:	891b      	ldrh	r3, [r3, #8]
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_TIM_PeriodElapsedCallback+0x26>
	{
		Speaker_BeepInterrupt(&Speaker);
 8002ee6:	4b04      	ldr	r3, [pc, #16]	@ (8002ef8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f001 f8d5 	bl	8004098 <Speaker_BeepInterrupt>
	}

}
 8002eee:	46c0      	nop			@ (mov r8, r8)
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	b002      	add	sp, #8
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	46c0      	nop			@ (mov r8, r8)
 8002ef8:	20000478 	.word	0x20000478

08002efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f02:	f001 fcd7 	bl	80048b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f06:	f000 f85f 	bl	8002fc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f0a:	f000 fb6d 	bl	80035e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002f0e:	f000 fb4d 	bl	80035ac <MX_DMA_Init>
  MX_I2C1_Init();
 8002f12:	f000 f8d5 	bl	80030c0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002f16:	f000 f913 	bl	8003140 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002f1a:	f000 fb17 	bl	800354c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002f1e:	f000 f947 	bl	80031b0 <MX_TIM2_Init>
  MX_TIM22_Init();
 8002f22:	f000 fa6b 	bl	80033fc <MX_TIM22_Init>
  MX_TIM21_Init();
 8002f26:	f000 f9c1 	bl	80032ac <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */

  DistanceSensor_Init(&Front, &htim21, DISTANCE_SENSOR_FRONT_ID, DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_GPIO_Port, DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_Pin, DISTANCE_SENSOR_FRONT_STATUS_GPIO_Port, DISTANCE_SENSOR_FRONT_STATUS_Pin);
 8002f2a:	23a0      	movs	r3, #160	@ 0xa0
 8002f2c:	05da      	lsls	r2, r3, #23
 8002f2e:	491c      	ldr	r1, [pc, #112]	@ (8002fa0 <main+0xa4>)
 8002f30:	481c      	ldr	r0, [pc, #112]	@ (8002fa4 <main+0xa8>)
 8002f32:	2380      	movs	r3, #128	@ 0x80
 8002f34:	021b      	lsls	r3, r3, #8
 8002f36:	9302      	str	r3, [sp, #8]
 8002f38:	23a0      	movs	r3, #160	@ 0xa0
 8002f3a:	05db      	lsls	r3, r3, #23
 8002f3c:	9301      	str	r3, [sp, #4]
 8002f3e:	2304      	movs	r3, #4
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	0013      	movs	r3, r2
 8002f44:	2200      	movs	r2, #0
 8002f46:	f7ff fe93 	bl	8002c70 <DistanceSensor_Init>
  DistanceSensor_Init(&Back, &htim22, DISTANCE_SENSOR_BACK_ID, DISTANCE_SENSOR_BACK_INPUT_CAPTURE_GPIO_Port, DISTANCE_SENSOR_BACK_INPUT_CAPTURE_Pin, DISTANCE_SENSOR_BACK_STATUS_GPIO_Port, DISTANCE_SENSOR_BACK_STATUS_Pin);
 8002f4a:	4a17      	ldr	r2, [pc, #92]	@ (8002fa8 <main+0xac>)
 8002f4c:	4917      	ldr	r1, [pc, #92]	@ (8002fac <main+0xb0>)
 8002f4e:	4818      	ldr	r0, [pc, #96]	@ (8002fb0 <main+0xb4>)
 8002f50:	2308      	movs	r3, #8
 8002f52:	9302      	str	r3, [sp, #8]
 8002f54:	4b14      	ldr	r3, [pc, #80]	@ (8002fa8 <main+0xac>)
 8002f56:	9301      	str	r3, [sp, #4]
 8002f58:	2310      	movs	r3, #16
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	0013      	movs	r3, r2
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f7ff fe86 	bl	8002c70 <DistanceSensor_Init>
  RFID_Init(&RFID_Module);
 8002f64:	4b13      	ldr	r3, [pc, #76]	@ (8002fb4 <main+0xb8>)
 8002f66:	0018      	movs	r0, r3
 8002f68:	f000 fe56 	bl	8003c18 <RFID_Init>
  Speaker_Init(&Speaker, &RFID_Module, &htim2);
 8002f6c:	4a12      	ldr	r2, [pc, #72]	@ (8002fb8 <main+0xbc>)
 8002f6e:	4911      	ldr	r1, [pc, #68]	@ (8002fb4 <main+0xb8>)
 8002f70:	4b12      	ldr	r3, [pc, #72]	@ (8002fbc <main+0xc0>)
 8002f72:	0018      	movs	r0, r3
 8002f74:	f000 ff8c 	bl	8003e90 <Speaker_Init>
  ColorSensor_Init(&Color, &hi2c1);
 8002f78:	4a11      	ldr	r2, [pc, #68]	@ (8002fc0 <main+0xc4>)
 8002f7a:	4b12      	ldr	r3, [pc, #72]	@ (8002fc4 <main+0xc8>)
 8002f7c:	0011      	movs	r1, r2
 8002f7e:	0018      	movs	r0, r3
 8002f80:	f7ff fd96 	bl	8002ab0 <ColorSensor_Init>
  //ColorSensor_Init(&Color, &hi2c1, COLORSENSOR_SLAVE_ADDRESS);
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  DistanceSensor_Start(&Front);
 8002f84:	4b07      	ldr	r3, [pc, #28]	@ (8002fa4 <main+0xa8>)
 8002f86:	0018      	movs	r0, r3
 8002f88:	f7ff fea3 	bl	8002cd2 <DistanceSensor_Start>
  //DistanceSensor_Start(&Back);
  while (1)
  {
	  //ColorSensor_ReceiveTransmit(&Color, sendData, receiveData);
	  RFID_SecurityLogic(&RFID_Module);
 8002f8c:	4b09      	ldr	r3, [pc, #36]	@ (8002fb4 <main+0xb8>)
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f000 fefe 	bl	8003d90 <RFID_SecurityLogic>
	  ColorSensor_Handle(&Color);
 8002f94:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc4 <main+0xc8>)
 8002f96:	0018      	movs	r0, r3
 8002f98:	f7ff fe56 	bl	8002c48 <ColorSensor_Handle>
	  RFID_SecurityLogic(&RFID_Module);
 8002f9c:	46c0      	nop			@ (mov r8, r8)
 8002f9e:	e7f5      	b.n	8002f8c <main+0x90>
 8002fa0:	20000324 	.word	0x20000324
 8002fa4:	20000438 	.word	0x20000438
 8002fa8:	50000400 	.word	0x50000400
 8002fac:	20000364 	.word	0x20000364
 8002fb0:	20000458 	.word	0x20000458
 8002fb4:	2000042c 	.word	0x2000042c
 8002fb8:	200002e4 	.word	0x200002e4
 8002fbc:	20000478 	.word	0x20000478
 8002fc0:	200001f0 	.word	0x200001f0
 8002fc4:	20000490 	.word	0x20000490

08002fc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002fc8:	b590      	push	{r4, r7, lr}
 8002fca:	b09b      	sub	sp, #108	@ 0x6c
 8002fcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fce:	2434      	movs	r4, #52	@ 0x34
 8002fd0:	193b      	adds	r3, r7, r4
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	2334      	movs	r3, #52	@ 0x34
 8002fd6:	001a      	movs	r2, r3
 8002fd8:	2100      	movs	r1, #0
 8002fda:	f007 fc51 	bl	800a880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fde:	2320      	movs	r3, #32
 8002fe0:	18fb      	adds	r3, r7, r3
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	2314      	movs	r3, #20
 8002fe6:	001a      	movs	r2, r3
 8002fe8:	2100      	movs	r1, #0
 8002fea:	f007 fc49 	bl	800a880 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fee:	1d3b      	adds	r3, r7, #4
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	231c      	movs	r3, #28
 8002ff4:	001a      	movs	r2, r3
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	f007 fc42 	bl	800a880 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80030b8 <SystemClock_Config+0xf0>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a2e      	ldr	r2, [pc, #184]	@ (80030bc <SystemClock_Config+0xf4>)
 8003002:	401a      	ands	r2, r3
 8003004:	4b2c      	ldr	r3, [pc, #176]	@ (80030b8 <SystemClock_Config+0xf0>)
 8003006:	2180      	movs	r1, #128	@ 0x80
 8003008:	0109      	lsls	r1, r1, #4
 800300a:	430a      	orrs	r2, r1
 800300c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800300e:	0021      	movs	r1, r4
 8003010:	187b      	adds	r3, r7, r1
 8003012:	2202      	movs	r2, #2
 8003014:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003016:	187b      	adds	r3, r7, r1
 8003018:	2201      	movs	r2, #1
 800301a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800301c:	187b      	adds	r3, r7, r1
 800301e:	2210      	movs	r2, #16
 8003020:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003022:	187b      	adds	r3, r7, r1
 8003024:	2202      	movs	r2, #2
 8003026:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003028:	187b      	adds	r3, r7, r1
 800302a:	2200      	movs	r2, #0
 800302c:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 800302e:	187b      	adds	r3, r7, r1
 8003030:	2280      	movs	r2, #128	@ 0x80
 8003032:	02d2      	lsls	r2, r2, #11
 8003034:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8003036:	187b      	adds	r3, r7, r1
 8003038:	2280      	movs	r2, #128	@ 0x80
 800303a:	03d2      	lsls	r2, r2, #15
 800303c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800303e:	187b      	adds	r3, r7, r1
 8003040:	0018      	movs	r0, r3
 8003042:	f003 fd81 	bl	8006b48 <HAL_RCC_OscConfig>
 8003046:	1e03      	subs	r3, r0, #0
 8003048:	d001      	beq.n	800304e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800304a:	f000 fb49 	bl	80036e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800304e:	2120      	movs	r1, #32
 8003050:	187b      	adds	r3, r7, r1
 8003052:	220f      	movs	r2, #15
 8003054:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003056:	187b      	adds	r3, r7, r1
 8003058:	2203      	movs	r2, #3
 800305a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800305c:	187b      	adds	r3, r7, r1
 800305e:	2200      	movs	r2, #0
 8003060:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003062:	187b      	adds	r3, r7, r1
 8003064:	2200      	movs	r2, #0
 8003066:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003068:	187b      	adds	r3, r7, r1
 800306a:	2200      	movs	r2, #0
 800306c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800306e:	187b      	adds	r3, r7, r1
 8003070:	2101      	movs	r1, #1
 8003072:	0018      	movs	r0, r3
 8003074:	f004 f8d2 	bl	800721c <HAL_RCC_ClockConfig>
 8003078:	1e03      	subs	r3, r0, #0
 800307a:	d001      	beq.n	8003080 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800307c:	f000 fb30 	bl	80036e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8003080:	1d3b      	adds	r3, r7, #4
 8003082:	2209      	movs	r2, #9
 8003084:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003086:	1d3b      	adds	r3, r7, #4
 8003088:	2200      	movs	r2, #0
 800308a:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800308c:	1d3b      	adds	r3, r7, #4
 800308e:	2200      	movs	r2, #0
 8003090:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003092:	1d3b      	adds	r3, r7, #4
 8003094:	0018      	movs	r0, r3
 8003096:	f004 fb49 	bl	800772c <HAL_RCCEx_PeriphCLKConfig>
 800309a:	1e03      	subs	r3, r0, #0
 800309c:	d001      	beq.n	80030a2 <SystemClock_Config+0xda>
  {
    Error_Handler();
 800309e:	f000 fb1f 	bl	80036e0 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 80030a2:	2380      	movs	r3, #128	@ 0x80
 80030a4:	045b      	lsls	r3, r3, #17
 80030a6:	2200      	movs	r2, #0
 80030a8:	0019      	movs	r1, r3
 80030aa:	2000      	movs	r0, #0
 80030ac:	f004 f9fe 	bl	80074ac <HAL_RCC_MCOConfig>
}
 80030b0:	46c0      	nop			@ (mov r8, r8)
 80030b2:	46bd      	mov	sp, r7
 80030b4:	b01b      	add	sp, #108	@ 0x6c
 80030b6:	bd90      	pop	{r4, r7, pc}
 80030b8:	40007000 	.word	0x40007000
 80030bc:	ffffe7ff 	.word	0xffffe7ff

080030c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80030c4:	4b1b      	ldr	r3, [pc, #108]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030c6:	4a1c      	ldr	r2, [pc, #112]	@ (8003138 <MX_I2C1_Init+0x78>)
 80030c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F38;
 80030ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030cc:	4a1b      	ldr	r2, [pc, #108]	@ (800313c <MX_I2C1_Init+0x7c>)
 80030ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 32;
 80030d0:	4b18      	ldr	r3, [pc, #96]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030d2:	2220      	movs	r2, #32
 80030d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80030d6:	4b17      	ldr	r3, [pc, #92]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030d8:	2201      	movs	r2, #1
 80030da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80030dc:	4b15      	ldr	r3, [pc, #84]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030de:	2200      	movs	r2, #0
 80030e0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80030e2:	4b14      	ldr	r3, [pc, #80]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80030e8:	4b12      	ldr	r3, [pc, #72]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80030ee:	4b11      	ldr	r3, [pc, #68]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80030f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80030fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003134 <MX_I2C1_Init+0x74>)
 80030fc:	0018      	movs	r0, r3
 80030fe:	f002 f875 	bl	80051ec <HAL_I2C_Init>
 8003102:	1e03      	subs	r3, r0, #0
 8003104:	d001      	beq.n	800310a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003106:	f000 faeb 	bl	80036e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800310a:	4b0a      	ldr	r3, [pc, #40]	@ (8003134 <MX_I2C1_Init+0x74>)
 800310c:	2100      	movs	r1, #0
 800310e:	0018      	movs	r0, r3
 8003110:	f003 fc82 	bl	8006a18 <HAL_I2CEx_ConfigAnalogFilter>
 8003114:	1e03      	subs	r3, r0, #0
 8003116:	d001      	beq.n	800311c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003118:	f000 fae2 	bl	80036e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800311c:	4b05      	ldr	r3, [pc, #20]	@ (8003134 <MX_I2C1_Init+0x74>)
 800311e:	2100      	movs	r1, #0
 8003120:	0018      	movs	r0, r3
 8003122:	f003 fcc5 	bl	8006ab0 <HAL_I2CEx_ConfigDigitalFilter>
 8003126:	1e03      	subs	r3, r0, #0
 8003128:	d001      	beq.n	800312e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800312a:	f000 fad9 	bl	80036e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800312e:	46c0      	nop			@ (mov r8, r8)
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	200001f0 	.word	0x200001f0
 8003138:	40005400 	.word	0x40005400
 800313c:	00300f38 	.word	0x00300f38

08003140 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003144:	4b18      	ldr	r3, [pc, #96]	@ (80031a8 <MX_SPI1_Init+0x68>)
 8003146:	4a19      	ldr	r2, [pc, #100]	@ (80031ac <MX_SPI1_Init+0x6c>)
 8003148:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800314a:	4b17      	ldr	r3, [pc, #92]	@ (80031a8 <MX_SPI1_Init+0x68>)
 800314c:	2282      	movs	r2, #130	@ 0x82
 800314e:	0052      	lsls	r2, r2, #1
 8003150:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003152:	4b15      	ldr	r3, [pc, #84]	@ (80031a8 <MX_SPI1_Init+0x68>)
 8003154:	2200      	movs	r2, #0
 8003156:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003158:	4b13      	ldr	r3, [pc, #76]	@ (80031a8 <MX_SPI1_Init+0x68>)
 800315a:	2200      	movs	r2, #0
 800315c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800315e:	4b12      	ldr	r3, [pc, #72]	@ (80031a8 <MX_SPI1_Init+0x68>)
 8003160:	2200      	movs	r2, #0
 8003162:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003164:	4b10      	ldr	r3, [pc, #64]	@ (80031a8 <MX_SPI1_Init+0x68>)
 8003166:	2200      	movs	r2, #0
 8003168:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800316a:	4b0f      	ldr	r3, [pc, #60]	@ (80031a8 <MX_SPI1_Init+0x68>)
 800316c:	2280      	movs	r2, #128	@ 0x80
 800316e:	0092      	lsls	r2, r2, #2
 8003170:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003172:	4b0d      	ldr	r3, [pc, #52]	@ (80031a8 <MX_SPI1_Init+0x68>)
 8003174:	2228      	movs	r2, #40	@ 0x28
 8003176:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003178:	4b0b      	ldr	r3, [pc, #44]	@ (80031a8 <MX_SPI1_Init+0x68>)
 800317a:	2200      	movs	r2, #0
 800317c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800317e:	4b0a      	ldr	r3, [pc, #40]	@ (80031a8 <MX_SPI1_Init+0x68>)
 8003180:	2200      	movs	r2, #0
 8003182:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003184:	4b08      	ldr	r3, [pc, #32]	@ (80031a8 <MX_SPI1_Init+0x68>)
 8003186:	2200      	movs	r2, #0
 8003188:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800318a:	4b07      	ldr	r3, [pc, #28]	@ (80031a8 <MX_SPI1_Init+0x68>)
 800318c:	2207      	movs	r2, #7
 800318e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003190:	4b05      	ldr	r3, [pc, #20]	@ (80031a8 <MX_SPI1_Init+0x68>)
 8003192:	0018      	movs	r0, r3
 8003194:	f004 fc04 	bl	80079a0 <HAL_SPI_Init>
 8003198:	1e03      	subs	r3, r0, #0
 800319a:	d001      	beq.n	80031a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800319c:	f000 faa0 	bl	80036e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80031a0:	46c0      	nop			@ (mov r8, r8)
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	46c0      	nop			@ (mov r8, r8)
 80031a8:	2000028c 	.word	0x2000028c
 80031ac:	40013000 	.word	0x40013000

080031b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08a      	sub	sp, #40	@ 0x28
 80031b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031b6:	2318      	movs	r3, #24
 80031b8:	18fb      	adds	r3, r7, r3
 80031ba:	0018      	movs	r0, r3
 80031bc:	2310      	movs	r3, #16
 80031be:	001a      	movs	r2, r3
 80031c0:	2100      	movs	r1, #0
 80031c2:	f007 fb5d 	bl	800a880 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031c6:	2310      	movs	r3, #16
 80031c8:	18fb      	adds	r3, r7, r3
 80031ca:	0018      	movs	r0, r3
 80031cc:	2308      	movs	r3, #8
 80031ce:	001a      	movs	r2, r3
 80031d0:	2100      	movs	r1, #0
 80031d2:	f007 fb55 	bl	800a880 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80031d6:	003b      	movs	r3, r7
 80031d8:	0018      	movs	r0, r3
 80031da:	2310      	movs	r3, #16
 80031dc:	001a      	movs	r2, r3
 80031de:	2100      	movs	r1, #0
 80031e0:	f007 fb4e 	bl	800a880 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80031e4:	4b30      	ldr	r3, [pc, #192]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 80031e6:	2280      	movs	r2, #128	@ 0x80
 80031e8:	05d2      	lsls	r2, r2, #23
 80031ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 80031ec:	4b2e      	ldr	r3, [pc, #184]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 80031ee:	221f      	movs	r2, #31
 80031f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031f2:	4b2d      	ldr	r3, [pc, #180]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 488;
 80031f8:	4b2b      	ldr	r3, [pc, #172]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 80031fa:	22f4      	movs	r2, #244	@ 0xf4
 80031fc:	0052      	lsls	r2, r2, #1
 80031fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003200:	4b29      	ldr	r3, [pc, #164]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 8003202:	2200      	movs	r2, #0
 8003204:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003206:	4b28      	ldr	r3, [pc, #160]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 8003208:	2280      	movs	r2, #128	@ 0x80
 800320a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800320c:	4b26      	ldr	r3, [pc, #152]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 800320e:	0018      	movs	r0, r3
 8003210:	f004 ff02 	bl	8008018 <HAL_TIM_Base_Init>
 8003214:	1e03      	subs	r3, r0, #0
 8003216:	d001      	beq.n	800321c <MX_TIM2_Init+0x6c>
  {
    Error_Handler();
 8003218:	f000 fa62 	bl	80036e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800321c:	2118      	movs	r1, #24
 800321e:	187b      	adds	r3, r7, r1
 8003220:	2280      	movs	r2, #128	@ 0x80
 8003222:	0152      	lsls	r2, r2, #5
 8003224:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003226:	187a      	adds	r2, r7, r1
 8003228:	4b1f      	ldr	r3, [pc, #124]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 800322a:	0011      	movs	r1, r2
 800322c:	0018      	movs	r0, r3
 800322e:	f005 fbfd 	bl	8008a2c <HAL_TIM_ConfigClockSource>
 8003232:	1e03      	subs	r3, r0, #0
 8003234:	d001      	beq.n	800323a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8003236:	f000 fa53 	bl	80036e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800323a:	4b1b      	ldr	r3, [pc, #108]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 800323c:	0018      	movs	r0, r3
 800323e:	f004 ff9d 	bl	800817c <HAL_TIM_PWM_Init>
 8003242:	1e03      	subs	r3, r0, #0
 8003244:	d001      	beq.n	800324a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003246:	f000 fa4b 	bl	80036e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800324a:	2110      	movs	r1, #16
 800324c:	187b      	adds	r3, r7, r1
 800324e:	2200      	movs	r2, #0
 8003250:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003252:	187b      	adds	r3, r7, r1
 8003254:	2200      	movs	r2, #0
 8003256:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003258:	187a      	adds	r2, r7, r1
 800325a:	4b13      	ldr	r3, [pc, #76]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 800325c:	0011      	movs	r1, r2
 800325e:	0018      	movs	r0, r3
 8003260:	f006 f83e 	bl	80092e0 <HAL_TIMEx_MasterConfigSynchronization>
 8003264:	1e03      	subs	r3, r0, #0
 8003266:	d001      	beq.n	800326c <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8003268:	f000 fa3a 	bl	80036e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800326c:	003b      	movs	r3, r7
 800326e:	2260      	movs	r2, #96	@ 0x60
 8003270:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 244;
 8003272:	003b      	movs	r3, r7
 8003274:	22f4      	movs	r2, #244	@ 0xf4
 8003276:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003278:	003b      	movs	r3, r7
 800327a:	2200      	movs	r2, #0
 800327c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800327e:	003b      	movs	r3, r7
 8003280:	2200      	movs	r2, #0
 8003282:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003284:	0039      	movs	r1, r7
 8003286:	4b08      	ldr	r3, [pc, #32]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 8003288:	2200      	movs	r2, #0
 800328a:	0018      	movs	r0, r3
 800328c:	f005 fb08 	bl	80088a0 <HAL_TIM_PWM_ConfigChannel>
 8003290:	1e03      	subs	r3, r0, #0
 8003292:	d001      	beq.n	8003298 <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8003294:	f000 fa24 	bl	80036e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003298:	4b03      	ldr	r3, [pc, #12]	@ (80032a8 <MX_TIM2_Init+0xf8>)
 800329a:	0018      	movs	r0, r3
 800329c:	f001 f8e4 	bl	8004468 <HAL_TIM_MspPostInit>

}
 80032a0:	46c0      	nop			@ (mov r8, r8)
 80032a2:	46bd      	mov	sp, r7
 80032a4:	b00a      	add	sp, #40	@ 0x28
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	200002e4 	.word	0x200002e4

080032ac <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b08e      	sub	sp, #56	@ 0x38
 80032b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032b2:	2328      	movs	r3, #40	@ 0x28
 80032b4:	18fb      	adds	r3, r7, r3
 80032b6:	0018      	movs	r0, r3
 80032b8:	2310      	movs	r3, #16
 80032ba:	001a      	movs	r2, r3
 80032bc:	2100      	movs	r1, #0
 80032be:	f007 fadf 	bl	800a880 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032c2:	2320      	movs	r3, #32
 80032c4:	18fb      	adds	r3, r7, r3
 80032c6:	0018      	movs	r0, r3
 80032c8:	2308      	movs	r3, #8
 80032ca:	001a      	movs	r2, r3
 80032cc:	2100      	movs	r1, #0
 80032ce:	f007 fad7 	bl	800a880 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 80032d2:	2310      	movs	r3, #16
 80032d4:	18fb      	adds	r3, r7, r3
 80032d6:	0018      	movs	r0, r3
 80032d8:	2310      	movs	r3, #16
 80032da:	001a      	movs	r2, r3
 80032dc:	2100      	movs	r1, #0
 80032de:	f007 facf 	bl	800a880 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80032e2:	003b      	movs	r3, r7
 80032e4:	0018      	movs	r0, r3
 80032e6:	2310      	movs	r3, #16
 80032e8:	001a      	movs	r2, r3
 80032ea:	2100      	movs	r1, #0
 80032ec:	f007 fac8 	bl	800a880 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 80032f0:	4b3f      	ldr	r3, [pc, #252]	@ (80033f0 <MX_TIM21_Init+0x144>)
 80032f2:	4a40      	ldr	r2, [pc, #256]	@ (80033f4 <MX_TIM21_Init+0x148>)
 80032f4:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 32-1;
 80032f6:	4b3e      	ldr	r3, [pc, #248]	@ (80033f0 <MX_TIM21_Init+0x144>)
 80032f8:	221f      	movs	r2, #31
 80032fa:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032fc:	4b3c      	ldr	r3, [pc, #240]	@ (80033f0 <MX_TIM21_Init+0x144>)
 80032fe:	2200      	movs	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 65535;
 8003302:	4b3b      	ldr	r3, [pc, #236]	@ (80033f0 <MX_TIM21_Init+0x144>)
 8003304:	4a3c      	ldr	r2, [pc, #240]	@ (80033f8 <MX_TIM21_Init+0x14c>)
 8003306:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003308:	4b39      	ldr	r3, [pc, #228]	@ (80033f0 <MX_TIM21_Init+0x144>)
 800330a:	2200      	movs	r2, #0
 800330c:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800330e:	4b38      	ldr	r3, [pc, #224]	@ (80033f0 <MX_TIM21_Init+0x144>)
 8003310:	2280      	movs	r2, #128	@ 0x80
 8003312:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 8003314:	4b36      	ldr	r3, [pc, #216]	@ (80033f0 <MX_TIM21_Init+0x144>)
 8003316:	0018      	movs	r0, r3
 8003318:	f004 fe7e 	bl	8008018 <HAL_TIM_Base_Init>
 800331c:	1e03      	subs	r3, r0, #0
 800331e:	d001      	beq.n	8003324 <MX_TIM21_Init+0x78>
  {
    Error_Handler();
 8003320:	f000 f9de 	bl	80036e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003324:	2128      	movs	r1, #40	@ 0x28
 8003326:	187b      	adds	r3, r7, r1
 8003328:	2280      	movs	r2, #128	@ 0x80
 800332a:	0152      	lsls	r2, r2, #5
 800332c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 800332e:	187a      	adds	r2, r7, r1
 8003330:	4b2f      	ldr	r3, [pc, #188]	@ (80033f0 <MX_TIM21_Init+0x144>)
 8003332:	0011      	movs	r1, r2
 8003334:	0018      	movs	r0, r3
 8003336:	f005 fb79 	bl	8008a2c <HAL_TIM_ConfigClockSource>
 800333a:	1e03      	subs	r3, r0, #0
 800333c:	d001      	beq.n	8003342 <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 800333e:	f000 f9cf 	bl	80036e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim21) != HAL_OK)
 8003342:	4b2b      	ldr	r3, [pc, #172]	@ (80033f0 <MX_TIM21_Init+0x144>)
 8003344:	0018      	movs	r0, r3
 8003346:	f005 f82b 	bl	80083a0 <HAL_TIM_IC_Init>
 800334a:	1e03      	subs	r3, r0, #0
 800334c:	d001      	beq.n	8003352 <MX_TIM21_Init+0xa6>
  {
    Error_Handler();
 800334e:	f000 f9c7 	bl	80036e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim21) != HAL_OK)
 8003352:	4b27      	ldr	r3, [pc, #156]	@ (80033f0 <MX_TIM21_Init+0x144>)
 8003354:	0018      	movs	r0, r3
 8003356:	f004 ff11 	bl	800817c <HAL_TIM_PWM_Init>
 800335a:	1e03      	subs	r3, r0, #0
 800335c:	d001      	beq.n	8003362 <MX_TIM21_Init+0xb6>
  {
    Error_Handler();
 800335e:	f000 f9bf 	bl	80036e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003362:	2120      	movs	r1, #32
 8003364:	187b      	adds	r3, r7, r1
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800336a:	187b      	adds	r3, r7, r1
 800336c:	2200      	movs	r2, #0
 800336e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8003370:	187a      	adds	r2, r7, r1
 8003372:	4b1f      	ldr	r3, [pc, #124]	@ (80033f0 <MX_TIM21_Init+0x144>)
 8003374:	0011      	movs	r1, r2
 8003376:	0018      	movs	r0, r3
 8003378:	f005 ffb2 	bl	80092e0 <HAL_TIMEx_MasterConfigSynchronization>
 800337c:	1e03      	subs	r3, r0, #0
 800337e:	d001      	beq.n	8003384 <MX_TIM21_Init+0xd8>
  {
    Error_Handler();
 8003380:	f000 f9ae 	bl	80036e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8003384:	2110      	movs	r1, #16
 8003386:	187b      	adds	r3, r7, r1
 8003388:	220a      	movs	r2, #10
 800338a:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800338c:	187b      	adds	r3, r7, r1
 800338e:	2201      	movs	r2, #1
 8003390:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003392:	187b      	adds	r3, r7, r1
 8003394:	2200      	movs	r2, #0
 8003396:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8003398:	187b      	adds	r3, r7, r1
 800339a:	2200      	movs	r2, #0
 800339c:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim21, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800339e:	1879      	adds	r1, r7, r1
 80033a0:	4b13      	ldr	r3, [pc, #76]	@ (80033f0 <MX_TIM21_Init+0x144>)
 80033a2:	2200      	movs	r2, #0
 80033a4:	0018      	movs	r0, r3
 80033a6:	f005 f9d7 	bl	8008758 <HAL_TIM_IC_ConfigChannel>
 80033aa:	1e03      	subs	r3, r0, #0
 80033ac:	d001      	beq.n	80033b2 <MX_TIM21_Init+0x106>
  {
    Error_Handler();
 80033ae:	f000 f997 	bl	80036e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033b2:	003b      	movs	r3, r7
 80033b4:	2260      	movs	r2, #96	@ 0x60
 80033b6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 80033b8:	003b      	movs	r3, r7
 80033ba:	220a      	movs	r2, #10
 80033bc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033be:	003b      	movs	r3, r7
 80033c0:	2200      	movs	r2, #0
 80033c2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c4:	003b      	movs	r3, r7
 80033c6:	2200      	movs	r2, #0
 80033c8:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033ca:	0039      	movs	r1, r7
 80033cc:	4b08      	ldr	r3, [pc, #32]	@ (80033f0 <MX_TIM21_Init+0x144>)
 80033ce:	2204      	movs	r2, #4
 80033d0:	0018      	movs	r0, r3
 80033d2:	f005 fa65 	bl	80088a0 <HAL_TIM_PWM_ConfigChannel>
 80033d6:	1e03      	subs	r3, r0, #0
 80033d8:	d001      	beq.n	80033de <MX_TIM21_Init+0x132>
  {
    Error_Handler();
 80033da:	f000 f981 	bl	80036e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */
  HAL_TIM_MspPostInit(&htim21);
 80033de:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <MX_TIM21_Init+0x144>)
 80033e0:	0018      	movs	r0, r3
 80033e2:	f001 f841 	bl	8004468 <HAL_TIM_MspPostInit>

}
 80033e6:	46c0      	nop			@ (mov r8, r8)
 80033e8:	46bd      	mov	sp, r7
 80033ea:	b00e      	add	sp, #56	@ 0x38
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	46c0      	nop			@ (mov r8, r8)
 80033f0:	20000324 	.word	0x20000324
 80033f4:	40010800 	.word	0x40010800
 80033f8:	0000ffff 	.word	0x0000ffff

080033fc <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b08e      	sub	sp, #56	@ 0x38
 8003400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003402:	2328      	movs	r3, #40	@ 0x28
 8003404:	18fb      	adds	r3, r7, r3
 8003406:	0018      	movs	r0, r3
 8003408:	2310      	movs	r3, #16
 800340a:	001a      	movs	r2, r3
 800340c:	2100      	movs	r1, #0
 800340e:	f007 fa37 	bl	800a880 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003412:	2320      	movs	r3, #32
 8003414:	18fb      	adds	r3, r7, r3
 8003416:	0018      	movs	r0, r3
 8003418:	2308      	movs	r3, #8
 800341a:	001a      	movs	r2, r3
 800341c:	2100      	movs	r1, #0
 800341e:	f007 fa2f 	bl	800a880 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003422:	2310      	movs	r3, #16
 8003424:	18fb      	adds	r3, r7, r3
 8003426:	0018      	movs	r0, r3
 8003428:	2310      	movs	r3, #16
 800342a:	001a      	movs	r2, r3
 800342c:	2100      	movs	r1, #0
 800342e:	f007 fa27 	bl	800a880 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003432:	003b      	movs	r3, r7
 8003434:	0018      	movs	r0, r3
 8003436:	2310      	movs	r3, #16
 8003438:	001a      	movs	r2, r3
 800343a:	2100      	movs	r1, #0
 800343c:	f007 fa20 	bl	800a880 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8003440:	4b3f      	ldr	r3, [pc, #252]	@ (8003540 <MX_TIM22_Init+0x144>)
 8003442:	4a40      	ldr	r2, [pc, #256]	@ (8003544 <MX_TIM22_Init+0x148>)
 8003444:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 32-1;
 8003446:	4b3e      	ldr	r3, [pc, #248]	@ (8003540 <MX_TIM22_Init+0x144>)
 8003448:	221f      	movs	r2, #31
 800344a:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 800344c:	4b3c      	ldr	r3, [pc, #240]	@ (8003540 <MX_TIM22_Init+0x144>)
 800344e:	2200      	movs	r2, #0
 8003450:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 65535;
 8003452:	4b3b      	ldr	r3, [pc, #236]	@ (8003540 <MX_TIM22_Init+0x144>)
 8003454:	4a3c      	ldr	r2, [pc, #240]	@ (8003548 <MX_TIM22_Init+0x14c>)
 8003456:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003458:	4b39      	ldr	r3, [pc, #228]	@ (8003540 <MX_TIM22_Init+0x144>)
 800345a:	2200      	movs	r2, #0
 800345c:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800345e:	4b38      	ldr	r3, [pc, #224]	@ (8003540 <MX_TIM22_Init+0x144>)
 8003460:	2280      	movs	r2, #128	@ 0x80
 8003462:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8003464:	4b36      	ldr	r3, [pc, #216]	@ (8003540 <MX_TIM22_Init+0x144>)
 8003466:	0018      	movs	r0, r3
 8003468:	f004 fdd6 	bl	8008018 <HAL_TIM_Base_Init>
 800346c:	1e03      	subs	r3, r0, #0
 800346e:	d001      	beq.n	8003474 <MX_TIM22_Init+0x78>
  {
    Error_Handler();
 8003470:	f000 f936 	bl	80036e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003474:	2128      	movs	r1, #40	@ 0x28
 8003476:	187b      	adds	r3, r7, r1
 8003478:	2280      	movs	r2, #128	@ 0x80
 800347a:	0152      	lsls	r2, r2, #5
 800347c:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 800347e:	187a      	adds	r2, r7, r1
 8003480:	4b2f      	ldr	r3, [pc, #188]	@ (8003540 <MX_TIM22_Init+0x144>)
 8003482:	0011      	movs	r1, r2
 8003484:	0018      	movs	r0, r3
 8003486:	f005 fad1 	bl	8008a2c <HAL_TIM_ConfigClockSource>
 800348a:	1e03      	subs	r3, r0, #0
 800348c:	d001      	beq.n	8003492 <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 800348e:	f000 f927 	bl	80036e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim22) != HAL_OK)
 8003492:	4b2b      	ldr	r3, [pc, #172]	@ (8003540 <MX_TIM22_Init+0x144>)
 8003494:	0018      	movs	r0, r3
 8003496:	f004 ff83 	bl	80083a0 <HAL_TIM_IC_Init>
 800349a:	1e03      	subs	r3, r0, #0
 800349c:	d001      	beq.n	80034a2 <MX_TIM22_Init+0xa6>
  {
    Error_Handler();
 800349e:	f000 f91f 	bl	80036e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 80034a2:	4b27      	ldr	r3, [pc, #156]	@ (8003540 <MX_TIM22_Init+0x144>)
 80034a4:	0018      	movs	r0, r3
 80034a6:	f004 fe69 	bl	800817c <HAL_TIM_PWM_Init>
 80034aa:	1e03      	subs	r3, r0, #0
 80034ac:	d001      	beq.n	80034b2 <MX_TIM22_Init+0xb6>
  {
    Error_Handler();
 80034ae:	f000 f917 	bl	80036e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034b2:	2120      	movs	r1, #32
 80034b4:	187b      	adds	r3, r7, r1
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034ba:	187b      	adds	r3, r7, r1
 80034bc:	2200      	movs	r2, #0
 80034be:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 80034c0:	187a      	adds	r2, r7, r1
 80034c2:	4b1f      	ldr	r3, [pc, #124]	@ (8003540 <MX_TIM22_Init+0x144>)
 80034c4:	0011      	movs	r1, r2
 80034c6:	0018      	movs	r0, r3
 80034c8:	f005 ff0a 	bl	80092e0 <HAL_TIMEx_MasterConfigSynchronization>
 80034cc:	1e03      	subs	r3, r0, #0
 80034ce:	d001      	beq.n	80034d4 <MX_TIM22_Init+0xd8>
  {
    Error_Handler();
 80034d0:	f000 f906 	bl	80036e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80034d4:	2110      	movs	r1, #16
 80034d6:	187b      	adds	r3, r7, r1
 80034d8:	220a      	movs	r2, #10
 80034da:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80034dc:	187b      	adds	r3, r7, r1
 80034de:	2201      	movs	r2, #1
 80034e0:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80034e2:	187b      	adds	r3, r7, r1
 80034e4:	2200      	movs	r2, #0
 80034e6:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 80034e8:	187b      	adds	r3, r7, r1
 80034ea:	2200      	movs	r2, #0
 80034ec:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim22, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80034ee:	1879      	adds	r1, r7, r1
 80034f0:	4b13      	ldr	r3, [pc, #76]	@ (8003540 <MX_TIM22_Init+0x144>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	0018      	movs	r0, r3
 80034f6:	f005 f92f 	bl	8008758 <HAL_TIM_IC_ConfigChannel>
 80034fa:	1e03      	subs	r3, r0, #0
 80034fc:	d001      	beq.n	8003502 <MX_TIM22_Init+0x106>
  {
    Error_Handler();
 80034fe:	f000 f8ef 	bl	80036e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003502:	003b      	movs	r3, r7
 8003504:	2260      	movs	r2, #96	@ 0x60
 8003506:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 10;
 8003508:	003b      	movs	r3, r7
 800350a:	220a      	movs	r2, #10
 800350c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800350e:	003b      	movs	r3, r7
 8003510:	2200      	movs	r2, #0
 8003512:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003514:	003b      	movs	r3, r7
 8003516:	2200      	movs	r2, #0
 8003518:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800351a:	0039      	movs	r1, r7
 800351c:	4b08      	ldr	r3, [pc, #32]	@ (8003540 <MX_TIM22_Init+0x144>)
 800351e:	2204      	movs	r2, #4
 8003520:	0018      	movs	r0, r3
 8003522:	f005 f9bd 	bl	80088a0 <HAL_TIM_PWM_ConfigChannel>
 8003526:	1e03      	subs	r3, r0, #0
 8003528:	d001      	beq.n	800352e <MX_TIM22_Init+0x132>
  {
    Error_Handler();
 800352a:	f000 f8d9 	bl	80036e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 800352e:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <MX_TIM22_Init+0x144>)
 8003530:	0018      	movs	r0, r3
 8003532:	f000 ff99 	bl	8004468 <HAL_TIM_MspPostInit>

}
 8003536:	46c0      	nop			@ (mov r8, r8)
 8003538:	46bd      	mov	sp, r7
 800353a:	b00e      	add	sp, #56	@ 0x38
 800353c:	bd80      	pop	{r7, pc}
 800353e:	46c0      	nop			@ (mov r8, r8)
 8003540:	20000364 	.word	0x20000364
 8003544:	40011400 	.word	0x40011400
 8003548:	0000ffff 	.word	0x0000ffff

0800354c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003550:	4b14      	ldr	r3, [pc, #80]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 8003552:	4a15      	ldr	r2, [pc, #84]	@ (80035a8 <MX_USART1_UART_Init+0x5c>)
 8003554:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003556:	4b13      	ldr	r3, [pc, #76]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 8003558:	22e1      	movs	r2, #225	@ 0xe1
 800355a:	0252      	lsls	r2, r2, #9
 800355c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800355e:	4b11      	ldr	r3, [pc, #68]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 8003560:	2200      	movs	r2, #0
 8003562:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003564:	4b0f      	ldr	r3, [pc, #60]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 8003566:	2200      	movs	r2, #0
 8003568:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800356a:	4b0e      	ldr	r3, [pc, #56]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 800356c:	2200      	movs	r2, #0
 800356e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003570:	4b0c      	ldr	r3, [pc, #48]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 8003572:	220c      	movs	r2, #12
 8003574:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003576:	4b0b      	ldr	r3, [pc, #44]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 8003578:	2200      	movs	r2, #0
 800357a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800357c:	4b09      	ldr	r3, [pc, #36]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 800357e:	2200      	movs	r2, #0
 8003580:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003582:	4b08      	ldr	r3, [pc, #32]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 8003584:	2200      	movs	r2, #0
 8003586:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003588:	4b06      	ldr	r3, [pc, #24]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 800358a:	2200      	movs	r2, #0
 800358c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800358e:	4b05      	ldr	r3, [pc, #20]	@ (80035a4 <MX_USART1_UART_Init+0x58>)
 8003590:	0018      	movs	r0, r3
 8003592:	f005 fefd 	bl	8009390 <HAL_UART_Init>
 8003596:	1e03      	subs	r3, r0, #0
 8003598:	d001      	beq.n	800359e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800359a:	f000 f8a1 	bl	80036e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800359e:	46c0      	nop			@ (mov r8, r8)
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	200003a4 	.word	0x200003a4
 80035a8:	40013800 	.word	0x40013800

080035ac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035b2:	4b0c      	ldr	r3, [pc, #48]	@ (80035e4 <MX_DMA_Init+0x38>)
 80035b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80035b6:	4b0b      	ldr	r3, [pc, #44]	@ (80035e4 <MX_DMA_Init+0x38>)
 80035b8:	2101      	movs	r1, #1
 80035ba:	430a      	orrs	r2, r1
 80035bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80035be:	4b09      	ldr	r3, [pc, #36]	@ (80035e4 <MX_DMA_Init+0x38>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035c2:	2201      	movs	r2, #1
 80035c4:	4013      	ands	r3, r2
 80035c6:	607b      	str	r3, [r7, #4]
 80035c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80035ca:	2200      	movs	r2, #0
 80035cc:	2100      	movs	r1, #0
 80035ce:	200a      	movs	r0, #10
 80035d0:	f001 fab0 	bl	8004b34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80035d4:	200a      	movs	r0, #10
 80035d6:	f001 fac2 	bl	8004b5e <HAL_NVIC_EnableIRQ>

}
 80035da:	46c0      	nop			@ (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b002      	add	sp, #8
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	46c0      	nop			@ (mov r8, r8)
 80035e4:	40021000 	.word	0x40021000

080035e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035e8:	b590      	push	{r4, r7, lr}
 80035ea:	b089      	sub	sp, #36	@ 0x24
 80035ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ee:	240c      	movs	r4, #12
 80035f0:	193b      	adds	r3, r7, r4
 80035f2:	0018      	movs	r0, r3
 80035f4:	2314      	movs	r3, #20
 80035f6:	001a      	movs	r2, r3
 80035f8:	2100      	movs	r1, #0
 80035fa:	f007 f941 	bl	800a880 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035fe:	4b35      	ldr	r3, [pc, #212]	@ (80036d4 <MX_GPIO_Init+0xec>)
 8003600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003602:	4b34      	ldr	r3, [pc, #208]	@ (80036d4 <MX_GPIO_Init+0xec>)
 8003604:	2101      	movs	r1, #1
 8003606:	430a      	orrs	r2, r1
 8003608:	62da      	str	r2, [r3, #44]	@ 0x2c
 800360a:	4b32      	ldr	r3, [pc, #200]	@ (80036d4 <MX_GPIO_Init+0xec>)
 800360c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800360e:	2201      	movs	r2, #1
 8003610:	4013      	ands	r3, r2
 8003612:	60bb      	str	r3, [r7, #8]
 8003614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003616:	4b2f      	ldr	r3, [pc, #188]	@ (80036d4 <MX_GPIO_Init+0xec>)
 8003618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800361a:	4b2e      	ldr	r3, [pc, #184]	@ (80036d4 <MX_GPIO_Init+0xec>)
 800361c:	2102      	movs	r1, #2
 800361e:	430a      	orrs	r2, r1
 8003620:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003622:	4b2c      	ldr	r3, [pc, #176]	@ (80036d4 <MX_GPIO_Init+0xec>)
 8003624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003626:	2202      	movs	r2, #2
 8003628:	4013      	ands	r3, r2
 800362a:	607b      	str	r3, [r7, #4]
 800362c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|DISTANCE_SENSOR_FRONT_STATUS_Pin, GPIO_PIN_RESET);
 800362e:	492a      	ldr	r1, [pc, #168]	@ (80036d8 <MX_GPIO_Init+0xf0>)
 8003630:	23a0      	movs	r3, #160	@ 0xa0
 8003632:	05db      	lsls	r3, r3, #23
 8003634:	2200      	movs	r2, #0
 8003636:	0018      	movs	r0, r3
 8003638:	f001 fdbb 	bl	80051b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI1_RST_Pin|DISTANCE_SENSOR_BACK_STATUS_Pin, GPIO_PIN_RESET);
 800363c:	4b27      	ldr	r3, [pc, #156]	@ (80036dc <MX_GPIO_Init+0xf4>)
 800363e:	2200      	movs	r2, #0
 8003640:	2109      	movs	r1, #9
 8003642:	0018      	movs	r0, r3
 8003644:	f001 fdb5 	bl	80051b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFID_STATUS_GPIO_Port, RFID_STATUS_Pin, GPIO_PIN_SET);
 8003648:	2380      	movs	r3, #128	@ 0x80
 800364a:	0159      	lsls	r1, r3, #5
 800364c:	23a0      	movs	r3, #160	@ 0xa0
 800364e:	05db      	lsls	r3, r3, #23
 8003650:	2201      	movs	r2, #1
 8003652:	0018      	movs	r0, r3
 8003654:	f001 fdad 	bl	80051b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8003658:	193b      	adds	r3, r7, r4
 800365a:	2210      	movs	r2, #16
 800365c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800365e:	193b      	adds	r3, r7, r4
 8003660:	2201      	movs	r2, #1
 8003662:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003664:	193b      	adds	r3, r7, r4
 8003666:	2200      	movs	r2, #0
 8003668:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800366a:	193b      	adds	r3, r7, r4
 800366c:	2200      	movs	r2, #0
 800366e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003670:	193a      	adds	r2, r7, r4
 8003672:	23a0      	movs	r3, #160	@ 0xa0
 8003674:	05db      	lsls	r3, r3, #23
 8003676:	0011      	movs	r1, r2
 8003678:	0018      	movs	r0, r3
 800367a:	f001 fc07 	bl	8004e8c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_RST_Pin DISTANCE_SENSOR_BACK_STATUS_Pin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin|DISTANCE_SENSOR_BACK_STATUS_Pin;
 800367e:	193b      	adds	r3, r7, r4
 8003680:	2209      	movs	r2, #9
 8003682:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003684:	193b      	adds	r3, r7, r4
 8003686:	2201      	movs	r2, #1
 8003688:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800368a:	193b      	adds	r3, r7, r4
 800368c:	2201      	movs	r2, #1
 800368e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003690:	193b      	adds	r3, r7, r4
 8003692:	2200      	movs	r2, #0
 8003694:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003696:	193b      	adds	r3, r7, r4
 8003698:	4a10      	ldr	r2, [pc, #64]	@ (80036dc <MX_GPIO_Init+0xf4>)
 800369a:	0019      	movs	r1, r3
 800369c:	0010      	movs	r0, r2
 800369e:	f001 fbf5 	bl	8004e8c <HAL_GPIO_Init>

  /*Configure GPIO pins : RFID_STATUS_Pin DISTANCE_SENSOR_FRONT_STATUS_Pin */
  GPIO_InitStruct.Pin = RFID_STATUS_Pin|DISTANCE_SENSOR_FRONT_STATUS_Pin;
 80036a2:	0021      	movs	r1, r4
 80036a4:	187b      	adds	r3, r7, r1
 80036a6:	2290      	movs	r2, #144	@ 0x90
 80036a8:	0212      	lsls	r2, r2, #8
 80036aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ac:	187b      	adds	r3, r7, r1
 80036ae:	2201      	movs	r2, #1
 80036b0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036b2:	187b      	adds	r3, r7, r1
 80036b4:	2201      	movs	r2, #1
 80036b6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b8:	187b      	adds	r3, r7, r1
 80036ba:	2200      	movs	r2, #0
 80036bc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036be:	187a      	adds	r2, r7, r1
 80036c0:	23a0      	movs	r3, #160	@ 0xa0
 80036c2:	05db      	lsls	r3, r3, #23
 80036c4:	0011      	movs	r1, r2
 80036c6:	0018      	movs	r0, r3
 80036c8:	f001 fbe0 	bl	8004e8c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80036cc:	46c0      	nop			@ (mov r8, r8)
 80036ce:	46bd      	mov	sp, r7
 80036d0:	b009      	add	sp, #36	@ 0x24
 80036d2:	bd90      	pop	{r4, r7, pc}
 80036d4:	40021000 	.word	0x40021000
 80036d8:	00008010 	.word	0x00008010
 80036dc:	50000400 	.word	0x50000400

080036e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036e4:	b672      	cpsid	i
}
 80036e6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80036e8:	46c0      	nop			@ (mov r8, r8)
 80036ea:	e7fd      	b.n	80036e8 <Error_Handler+0x8>

080036ec <RC522_SPI_Transfer>:
 * Description: A common function used by Write_MFRC522 and Read_MFRC522
 * Input Parameters: data - the value to be written
 * Returns: a byte of data read from the module
 */
uint8_t RC522_SPI_Transfer(uchar data)
{
 80036ec:	b590      	push	{r4, r7, lr}
 80036ee:	b087      	sub	sp, #28
 80036f0:	af02      	add	r7, sp, #8
 80036f2:	0002      	movs	r2, r0
 80036f4:	1dfb      	adds	r3, r7, #7
 80036f6:	701a      	strb	r2, [r3, #0]
	uchar rx_data;
	HAL_SPI_TransmitReceive(HSPI_INSTANCE,&data,&rx_data,1,100);
 80036f8:	240f      	movs	r4, #15
 80036fa:	193a      	adds	r2, r7, r4
 80036fc:	1df9      	adds	r1, r7, #7
 80036fe:	4806      	ldr	r0, [pc, #24]	@ (8003718 <RC522_SPI_Transfer+0x2c>)
 8003700:	2364      	movs	r3, #100	@ 0x64
 8003702:	9300      	str	r3, [sp, #0]
 8003704:	2301      	movs	r3, #1
 8003706:	f004 f9df 	bl	8007ac8 <HAL_SPI_TransmitReceive>

	return rx_data;
 800370a:	193b      	adds	r3, r7, r4
 800370c:	781b      	ldrb	r3, [r3, #0]
}
 800370e:	0018      	movs	r0, r3
 8003710:	46bd      	mov	sp, r7
 8003712:	b005      	add	sp, #20
 8003714:	bd90      	pop	{r4, r7, pc}
 8003716:	46c0      	nop			@ (mov r8, r8)
 8003718:	2000028c 	.word	0x2000028c

0800371c <Write_MFRC522>:
 * Function Description: To a certain MFRC522 register to write a byte of data
 * Input Parameters: addr - register address; val - the value to be written
 * Return value: None
 */
void Write_MFRC522(uchar addr, uchar val)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	0002      	movs	r2, r0
 8003724:	1dfb      	adds	r3, r7, #7
 8003726:	701a      	strb	r2, [r3, #0]
 8003728:	1dbb      	adds	r3, r7, #6
 800372a:	1c0a      	adds	r2, r1, #0
 800372c:	701a      	strb	r2, [r3, #0]
	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 800372e:	23a0      	movs	r3, #160	@ 0xa0
 8003730:	05db      	lsls	r3, r3, #23
 8003732:	2200      	movs	r2, #0
 8003734:	2110      	movs	r1, #16
 8003736:	0018      	movs	r0, r3
 8003738:	f001 fd3b 	bl	80051b2 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and clear the MSb to indicate a write
	  // - bottom 8 bits are the data bits being sent for that address, we send them
	RC522_SPI_Transfer((addr<<1)&0x7E);
 800373c:	1dfb      	adds	r3, r7, #7
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	18db      	adds	r3, r3, r3
 8003742:	b2db      	uxtb	r3, r3
 8003744:	227e      	movs	r2, #126	@ 0x7e
 8003746:	4013      	ands	r3, r2
 8003748:	b2db      	uxtb	r3, r3
 800374a:	0018      	movs	r0, r3
 800374c:	f7ff ffce 	bl	80036ec <RC522_SPI_Transfer>
	RC522_SPI_Transfer(val);
 8003750:	1dbb      	adds	r3, r7, #6
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	0018      	movs	r0, r3
 8003756:	f7ff ffc9 	bl	80036ec <RC522_SPI_Transfer>

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 800375a:	23a0      	movs	r3, #160	@ 0xa0
 800375c:	05db      	lsls	r3, r3, #23
 800375e:	2201      	movs	r2, #1
 8003760:	2110      	movs	r1, #16
 8003762:	0018      	movs	r0, r3
 8003764:	f001 fd25 	bl	80051b2 <HAL_GPIO_WritePin>
}
 8003768:	46c0      	nop			@ (mov r8, r8)
 800376a:	46bd      	mov	sp, r7
 800376c:	b002      	add	sp, #8
 800376e:	bd80      	pop	{r7, pc}

08003770 <Read_MFRC522>:
 * Description: From a certain MFRC522 read a byte of data register
 * Input Parameters: addr - register address
 * Returns: a byte of data read from the module
 */
uchar Read_MFRC522(uchar addr)
{
 8003770:	b5b0      	push	{r4, r5, r7, lr}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	0002      	movs	r2, r0
 8003778:	1dfb      	adds	r3, r7, #7
 800377a:	701a      	strb	r2, [r3, #0]
	uchar val;

	/* CS LOW */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_RESET);
 800377c:	23a0      	movs	r3, #160	@ 0xa0
 800377e:	05db      	lsls	r3, r3, #23
 8003780:	2200      	movs	r2, #0
 8003782:	2110      	movs	r1, #16
 8003784:	0018      	movs	r0, r3
 8003786:	f001 fd14 	bl	80051b2 <HAL_GPIO_WritePin>
	  // two 8-bit frames smooshed together-- sending two 8 bit frames back to back
	  // results in a spike in the select line which will jack with transactions
	  // - top 8 bits are the address. Per the spec, we shift the address left
	  //   1 bit, clear the LSb, and set the MSb to indicate a read
	  // - bottom 8 bits are all 0s on a read per 8.1.2.1 Table 6
	RC522_SPI_Transfer(((addr<<1)&0x7E) | 0x80);
 800378a:	1dfb      	adds	r3, r7, #7
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	b25b      	sxtb	r3, r3
 8003790:	18db      	adds	r3, r3, r3
 8003792:	b25b      	sxtb	r3, r3
 8003794:	227e      	movs	r2, #126	@ 0x7e
 8003796:	4013      	ands	r3, r2
 8003798:	b25b      	sxtb	r3, r3
 800379a:	2280      	movs	r2, #128	@ 0x80
 800379c:	4252      	negs	r2, r2
 800379e:	4313      	orrs	r3, r2
 80037a0:	b25b      	sxtb	r3, r3
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	0018      	movs	r0, r3
 80037a6:	f7ff ffa1 	bl	80036ec <RC522_SPI_Transfer>
	val = RC522_SPI_Transfer(0x00);
 80037aa:	250f      	movs	r5, #15
 80037ac:	197c      	adds	r4, r7, r5
 80037ae:	2000      	movs	r0, #0
 80037b0:	f7ff ff9c 	bl	80036ec <RC522_SPI_Transfer>
 80037b4:	0003      	movs	r3, r0
 80037b6:	7023      	strb	r3, [r4, #0]

	/* CS HIGH */
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 80037b8:	23a0      	movs	r3, #160	@ 0xa0
 80037ba:	05db      	lsls	r3, r3, #23
 80037bc:	2201      	movs	r2, #1
 80037be:	2110      	movs	r1, #16
 80037c0:	0018      	movs	r0, r3
 80037c2:	f001 fcf6 	bl	80051b2 <HAL_GPIO_WritePin>

	return val;
 80037c6:	197b      	adds	r3, r7, r5
 80037c8:	781b      	ldrb	r3, [r3, #0]

}
 80037ca:	0018      	movs	r0, r3
 80037cc:	46bd      	mov	sp, r7
 80037ce:	b004      	add	sp, #16
 80037d0:	bdb0      	pop	{r4, r5, r7, pc}

080037d2 <SetBitMask>:
 * Description: Set RC522 register bit
 * Input parameters: reg - register address; mask - set value
 * Return value: None
 */
void SetBitMask(uchar reg, uchar mask)
{
 80037d2:	b5b0      	push	{r4, r5, r7, lr}
 80037d4:	b084      	sub	sp, #16
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	0002      	movs	r2, r0
 80037da:	1dfb      	adds	r3, r7, #7
 80037dc:	701a      	strb	r2, [r3, #0]
 80037de:	1dbb      	adds	r3, r7, #6
 80037e0:	1c0a      	adds	r2, r1, #0
 80037e2:	701a      	strb	r2, [r3, #0]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 80037e4:	250f      	movs	r5, #15
 80037e6:	197c      	adds	r4, r7, r5
 80037e8:	1dfb      	adds	r3, r7, #7
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	0018      	movs	r0, r3
 80037ee:	f7ff ffbf 	bl	8003770 <Read_MFRC522>
 80037f2:	0003      	movs	r3, r0
 80037f4:	7023      	strb	r3, [r4, #0]
    Write_MFRC522(reg, tmp | mask);  // set bit mask
 80037f6:	197a      	adds	r2, r7, r5
 80037f8:	1dbb      	adds	r3, r7, #6
 80037fa:	7812      	ldrb	r2, [r2, #0]
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	4313      	orrs	r3, r2
 8003800:	b2da      	uxtb	r2, r3
 8003802:	1dfb      	adds	r3, r7, #7
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	0011      	movs	r1, r2
 8003808:	0018      	movs	r0, r3
 800380a:	f7ff ff87 	bl	800371c <Write_MFRC522>
}
 800380e:	46c0      	nop			@ (mov r8, r8)
 8003810:	46bd      	mov	sp, r7
 8003812:	b004      	add	sp, #16
 8003814:	bdb0      	pop	{r4, r5, r7, pc}

08003816 <ClearBitMask>:
 * Description: clear RC522 register bit
 * Input parameters: reg - register address; mask - clear bit value
 * Return value: None
*/
void ClearBitMask(uchar reg, uchar mask)
{
 8003816:	b5b0      	push	{r4, r5, r7, lr}
 8003818:	b084      	sub	sp, #16
 800381a:	af00      	add	r7, sp, #0
 800381c:	0002      	movs	r2, r0
 800381e:	1dfb      	adds	r3, r7, #7
 8003820:	701a      	strb	r2, [r3, #0]
 8003822:	1dbb      	adds	r3, r7, #6
 8003824:	1c0a      	adds	r2, r1, #0
 8003826:	701a      	strb	r2, [r3, #0]
    uchar tmp;
    tmp = Read_MFRC522(reg);
 8003828:	250f      	movs	r5, #15
 800382a:	197c      	adds	r4, r7, r5
 800382c:	1dfb      	adds	r3, r7, #7
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	0018      	movs	r0, r3
 8003832:	f7ff ff9d 	bl	8003770 <Read_MFRC522>
 8003836:	0003      	movs	r3, r0
 8003838:	7023      	strb	r3, [r4, #0]
    Write_MFRC522(reg, tmp & (~mask));  // clear bit mask
 800383a:	1dbb      	adds	r3, r7, #6
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	b25b      	sxtb	r3, r3
 8003840:	43db      	mvns	r3, r3
 8003842:	b25b      	sxtb	r3, r3
 8003844:	197a      	adds	r2, r7, r5
 8003846:	7812      	ldrb	r2, [r2, #0]
 8003848:	b252      	sxtb	r2, r2
 800384a:	4013      	ands	r3, r2
 800384c:	b25b      	sxtb	r3, r3
 800384e:	b2da      	uxtb	r2, r3
 8003850:	1dfb      	adds	r3, r7, #7
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	0011      	movs	r1, r2
 8003856:	0018      	movs	r0, r3
 8003858:	f7ff ff60 	bl	800371c <Write_MFRC522>
}
 800385c:	46c0      	nop			@ (mov r8, r8)
 800385e:	46bd      	mov	sp, r7
 8003860:	b004      	add	sp, #16
 8003862:	bdb0      	pop	{r4, r5, r7, pc}

08003864 <AntennaOn>:
 * Description: Open antennas, each time you start or shut down the natural barrier between the transmitter should be at least 1ms interval
 * Input: None
 * Return value: None
 */
void AntennaOn(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0

	Read_MFRC522(TxControlReg);
 8003868:	2014      	movs	r0, #20
 800386a:	f7ff ff81 	bl	8003770 <Read_MFRC522>
	SetBitMask(TxControlReg, 0x03);
 800386e:	2103      	movs	r1, #3
 8003870:	2014      	movs	r0, #20
 8003872:	f7ff ffae 	bl	80037d2 <SetBitMask>
}
 8003876:	46c0      	nop			@ (mov r8, r8)
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <MFRC522_Reset>:
 * Description: Reset RC522
 * Input: None
 * Return value: None
 */
void MFRC522_Reset(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
    Write_MFRC522(CommandReg, PCD_RESETPHASE);
 8003880:	210f      	movs	r1, #15
 8003882:	2001      	movs	r0, #1
 8003884:	f7ff ff4a 	bl	800371c <Write_MFRC522>
}
 8003888:	46c0      	nop			@ (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
	...

08003890 <MFRC522_Init>:
 * Description: Initialize RC522
 * Input: None
 * Return value: None
*/
void MFRC522_Init(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MFRC522_CS_PORT,MFRC522_CS_PIN,GPIO_PIN_SET);
 8003894:	23a0      	movs	r3, #160	@ 0xa0
 8003896:	05db      	lsls	r3, r3, #23
 8003898:	2201      	movs	r2, #1
 800389a:	2110      	movs	r1, #16
 800389c:	0018      	movs	r0, r3
 800389e:	f001 fc88 	bl	80051b2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MFRC522_RST_PORT,MFRC522_RST_PIN,GPIO_PIN_SET);
 80038a2:	4b12      	ldr	r3, [pc, #72]	@ (80038ec <MFRC522_Init+0x5c>)
 80038a4:	2201      	movs	r2, #1
 80038a6:	2101      	movs	r1, #1
 80038a8:	0018      	movs	r0, r3
 80038aa:	f001 fc82 	bl	80051b2 <HAL_GPIO_WritePin>
	MFRC522_Reset();
 80038ae:	f7ff ffe5 	bl	800387c <MFRC522_Reset>

	//Timer: TPrescaler*TreloadVal/6.78MHz = 24ms
	Write_MFRC522(TModeReg, 0x8D);		//Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 80038b2:	218d      	movs	r1, #141	@ 0x8d
 80038b4:	202a      	movs	r0, #42	@ 0x2a
 80038b6:	f7ff ff31 	bl	800371c <Write_MFRC522>
	Write_MFRC522(TPrescalerReg, 0x3E);	//TModeReg[3..0] + TPrescalerReg
 80038ba:	213e      	movs	r1, #62	@ 0x3e
 80038bc:	202b      	movs	r0, #43	@ 0x2b
 80038be:	f7ff ff2d 	bl	800371c <Write_MFRC522>
	Write_MFRC522(TReloadRegL, 30);
 80038c2:	211e      	movs	r1, #30
 80038c4:	202d      	movs	r0, #45	@ 0x2d
 80038c6:	f7ff ff29 	bl	800371c <Write_MFRC522>
	Write_MFRC522(TReloadRegH, 0);
 80038ca:	2100      	movs	r1, #0
 80038cc:	202c      	movs	r0, #44	@ 0x2c
 80038ce:	f7ff ff25 	bl	800371c <Write_MFRC522>

	Write_MFRC522(TxAutoReg, 0x40);		// force 100% ASK modulation
 80038d2:	2140      	movs	r1, #64	@ 0x40
 80038d4:	2015      	movs	r0, #21
 80038d6:	f7ff ff21 	bl	800371c <Write_MFRC522>
	Write_MFRC522(ModeReg, 0x3D);		// CRC Initial value 0x6363
 80038da:	213d      	movs	r1, #61	@ 0x3d
 80038dc:	2011      	movs	r0, #17
 80038de:	f7ff ff1d 	bl	800371c <Write_MFRC522>

	AntennaOn();
 80038e2:	f7ff ffbf 	bl	8003864 <AntennaOn>
}
 80038e6:	46c0      	nop			@ (mov r8, r8)
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	50000400 	.word	0x50000400

080038f0 <MFRC522_ToCard>:
 *			 backData--Received the card returns data,
 *			 backLen--Return data bit length
 * Return value: the successful return MI_OK
 */
uchar MFRC522_ToCard(uchar command, uchar *sendData, uchar sendLen, uchar *backData, uint *backLen)
{
 80038f0:	b5b0      	push	{r4, r5, r7, lr}
 80038f2:	b088      	sub	sp, #32
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	60b9      	str	r1, [r7, #8]
 80038f8:	0011      	movs	r1, r2
 80038fa:	607b      	str	r3, [r7, #4]
 80038fc:	240f      	movs	r4, #15
 80038fe:	193b      	adds	r3, r7, r4
 8003900:	1c02      	adds	r2, r0, #0
 8003902:	701a      	strb	r2, [r3, #0]
 8003904:	230e      	movs	r3, #14
 8003906:	18fb      	adds	r3, r7, r3
 8003908:	1c0a      	adds	r2, r1, #0
 800390a:	701a      	strb	r2, [r3, #0]
    uchar status = MI_ERR;
 800390c:	231f      	movs	r3, #31
 800390e:	18fb      	adds	r3, r7, r3
 8003910:	2202      	movs	r2, #2
 8003912:	701a      	strb	r2, [r3, #0]
    uchar irqEn = 0x00;
 8003914:	211e      	movs	r1, #30
 8003916:	187b      	adds	r3, r7, r1
 8003918:	2200      	movs	r2, #0
 800391a:	701a      	strb	r2, [r3, #0]
    uchar waitIRq = 0x00;
 800391c:	201d      	movs	r0, #29
 800391e:	183b      	adds	r3, r7, r0
 8003920:	2200      	movs	r2, #0
 8003922:	701a      	strb	r2, [r3, #0]
    uchar lastBits;
    uchar n;
    uint i;

    switch (command)
 8003924:	193b      	adds	r3, r7, r4
 8003926:	781b      	ldrb	r3, [r3, #0]
 8003928:	2b0c      	cmp	r3, #12
 800392a:	d008      	beq.n	800393e <MFRC522_ToCard+0x4e>
 800392c:	2b0e      	cmp	r3, #14
 800392e:	d10f      	bne.n	8003950 <MFRC522_ToCard+0x60>
    {
        case PCD_AUTHENT:		// Certification cards close
		{
			irqEn = 0x12;
 8003930:	187b      	adds	r3, r7, r1
 8003932:	2212      	movs	r2, #18
 8003934:	701a      	strb	r2, [r3, #0]
			waitIRq = 0x10;
 8003936:	183b      	adds	r3, r7, r0
 8003938:	2210      	movs	r2, #16
 800393a:	701a      	strb	r2, [r3, #0]
			break;
 800393c:	e009      	b.n	8003952 <MFRC522_ToCard+0x62>
		}
		case PCD_TRANSCEIVE:	// Transmit FIFO data
		{
			irqEn = 0x77;
 800393e:	231e      	movs	r3, #30
 8003940:	18fb      	adds	r3, r7, r3
 8003942:	2277      	movs	r2, #119	@ 0x77
 8003944:	701a      	strb	r2, [r3, #0]
			waitIRq = 0x30;
 8003946:	231d      	movs	r3, #29
 8003948:	18fb      	adds	r3, r7, r3
 800394a:	2230      	movs	r2, #48	@ 0x30
 800394c:	701a      	strb	r2, [r3, #0]
			break;
 800394e:	e000      	b.n	8003952 <MFRC522_ToCard+0x62>
		}
		default:
			break;
 8003950:	46c0      	nop			@ (mov r8, r8)
    }

    Write_MFRC522(CommIEnReg, irqEn|0x80);	// Interrupt request
 8003952:	231e      	movs	r3, #30
 8003954:	18fb      	adds	r3, r7, r3
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	2280      	movs	r2, #128	@ 0x80
 800395a:	4252      	negs	r2, r2
 800395c:	4313      	orrs	r3, r2
 800395e:	b2db      	uxtb	r3, r3
 8003960:	0019      	movs	r1, r3
 8003962:	2002      	movs	r0, #2
 8003964:	f7ff feda 	bl	800371c <Write_MFRC522>
    ClearBitMask(CommIrqReg, 0x80);			// Clear all interrupt request bit
 8003968:	2180      	movs	r1, #128	@ 0x80
 800396a:	2004      	movs	r0, #4
 800396c:	f7ff ff53 	bl	8003816 <ClearBitMask>
    SetBitMask(FIFOLevelReg, 0x80);			// FlushBuffer=1, FIFO Initialization
 8003970:	2180      	movs	r1, #128	@ 0x80
 8003972:	200a      	movs	r0, #10
 8003974:	f7ff ff2d 	bl	80037d2 <SetBitMask>

	Write_MFRC522(CommandReg, PCD_IDLE);	// NO action; Cancel the current command
 8003978:	2100      	movs	r1, #0
 800397a:	2001      	movs	r0, #1
 800397c:	f7ff fece 	bl	800371c <Write_MFRC522>

	// Writing data to the FIFO
    for (i=0; i<sendLen; i++)
 8003980:	2300      	movs	r3, #0
 8003982:	61bb      	str	r3, [r7, #24]
 8003984:	e00a      	b.n	800399c <MFRC522_ToCard+0xac>
    {
		Write_MFRC522(FIFODataReg, sendData[i]);
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	18d3      	adds	r3, r2, r3
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	0019      	movs	r1, r3
 8003990:	2009      	movs	r0, #9
 8003992:	f7ff fec3 	bl	800371c <Write_MFRC522>
    for (i=0; i<sendLen; i++)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	3301      	adds	r3, #1
 800399a:	61bb      	str	r3, [r7, #24]
 800399c:	230e      	movs	r3, #14
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	69ba      	ldr	r2, [r7, #24]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d3ee      	bcc.n	8003986 <MFRC522_ToCard+0x96>
	}

    // Execute the command
	Write_MFRC522(CommandReg, command);
 80039a8:	240f      	movs	r4, #15
 80039aa:	193b      	adds	r3, r7, r4
 80039ac:	781b      	ldrb	r3, [r3, #0]
 80039ae:	0019      	movs	r1, r3
 80039b0:	2001      	movs	r0, #1
 80039b2:	f7ff feb3 	bl	800371c <Write_MFRC522>
    if (command == PCD_TRANSCEIVE)
 80039b6:	193b      	adds	r3, r7, r4
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	2b0c      	cmp	r3, #12
 80039bc:	d103      	bne.n	80039c6 <MFRC522_ToCard+0xd6>
    {
		SetBitMask(BitFramingReg, 0x80);		// StartSend=1,transmission of data starts
 80039be:	2180      	movs	r1, #128	@ 0x80
 80039c0:	200d      	movs	r0, #13
 80039c2:	f7ff ff06 	bl	80037d2 <SetBitMask>
	}

    // Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 80039c6:	23fa      	movs	r3, #250	@ 0xfa
 80039c8:	00db      	lsls	r3, r3, #3
 80039ca:	61bb      	str	r3, [r7, #24]
    do
    {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
        n = Read_MFRC522(CommIrqReg);
 80039cc:	251c      	movs	r5, #28
 80039ce:	197c      	adds	r4, r7, r5
 80039d0:	2004      	movs	r0, #4
 80039d2:	f7ff fecd 	bl	8003770 <Read_MFRC522>
 80039d6:	0003      	movs	r3, r0
 80039d8:	7023      	strb	r3, [r4, #0]
        i--;
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	3b01      	subs	r3, #1
 80039de:	61bb      	str	r3, [r7, #24]
    }
    while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00d      	beq.n	8003a02 <MFRC522_ToCard+0x112>
 80039e6:	197b      	adds	r3, r7, r5
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	2201      	movs	r2, #1
 80039ec:	4013      	ands	r3, r2
 80039ee:	d108      	bne.n	8003a02 <MFRC522_ToCard+0x112>
 80039f0:	197b      	adds	r3, r7, r5
 80039f2:	221d      	movs	r2, #29
 80039f4:	18ba      	adds	r2, r7, r2
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	7812      	ldrb	r2, [r2, #0]
 80039fa:	4013      	ands	r3, r2
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0e4      	beq.n	80039cc <MFRC522_ToCard+0xdc>

    ClearBitMask(BitFramingReg, 0x80);			//StartSend=0
 8003a02:	2180      	movs	r1, #128	@ 0x80
 8003a04:	200d      	movs	r0, #13
 8003a06:	f7ff ff06 	bl	8003816 <ClearBitMask>

    if (i != 0)
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d100      	bne.n	8003a12 <MFRC522_ToCard+0x122>
 8003a10:	e070      	b.n	8003af4 <MFRC522_ToCard+0x204>
    {
        if(!(Read_MFRC522(ErrorReg) & 0x1B))	//BufferOvfl Collerr CRCErr ProtecolErr
 8003a12:	2006      	movs	r0, #6
 8003a14:	f7ff feac 	bl	8003770 <Read_MFRC522>
 8003a18:	0003      	movs	r3, r0
 8003a1a:	001a      	movs	r2, r3
 8003a1c:	231b      	movs	r3, #27
 8003a1e:	4013      	ands	r3, r2
 8003a20:	d164      	bne.n	8003aec <MFRC522_ToCard+0x1fc>
        {
            status = MI_OK;
 8003a22:	211f      	movs	r1, #31
 8003a24:	187b      	adds	r3, r7, r1
 8003a26:	2200      	movs	r2, #0
 8003a28:	701a      	strb	r2, [r3, #0]
            if (n & irqEn & 0x01)
 8003a2a:	231c      	movs	r3, #28
 8003a2c:	18fb      	adds	r3, r7, r3
 8003a2e:	221e      	movs	r2, #30
 8003a30:	18ba      	adds	r2, r7, r2
 8003a32:	781b      	ldrb	r3, [r3, #0]
 8003a34:	7812      	ldrb	r2, [r2, #0]
 8003a36:	4013      	ands	r3, r2
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	001a      	movs	r2, r3
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	4013      	ands	r3, r2
 8003a40:	d002      	beq.n	8003a48 <MFRC522_ToCard+0x158>
            {
				status = MI_NOTAGERR;
 8003a42:	187b      	adds	r3, r7, r1
 8003a44:	2201      	movs	r2, #1
 8003a46:	701a      	strb	r2, [r3, #0]
			}

            if (command == PCD_TRANSCEIVE)
 8003a48:	230f      	movs	r3, #15
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	2b0c      	cmp	r3, #12
 8003a50:	d150      	bne.n	8003af4 <MFRC522_ToCard+0x204>
            {
               	n = Read_MFRC522(FIFOLevelReg);
 8003a52:	251c      	movs	r5, #28
 8003a54:	197c      	adds	r4, r7, r5
 8003a56:	200a      	movs	r0, #10
 8003a58:	f7ff fe8a 	bl	8003770 <Read_MFRC522>
 8003a5c:	0003      	movs	r3, r0
 8003a5e:	7023      	strb	r3, [r4, #0]
              	lastBits = Read_MFRC522(ControlReg) & 0x07;
 8003a60:	200c      	movs	r0, #12
 8003a62:	f7ff fe85 	bl	8003770 <Read_MFRC522>
 8003a66:	0003      	movs	r3, r0
 8003a68:	0019      	movs	r1, r3
 8003a6a:	2017      	movs	r0, #23
 8003a6c:	183b      	adds	r3, r7, r0
 8003a6e:	2207      	movs	r2, #7
 8003a70:	400a      	ands	r2, r1
 8003a72:	701a      	strb	r2, [r3, #0]
                if (lastBits)
 8003a74:	0001      	movs	r1, r0
 8003a76:	187b      	adds	r3, r7, r1
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00a      	beq.n	8003a94 <MFRC522_ToCard+0x1a4>
                {
					*backLen = (n-1)*8 + lastBits;
 8003a7e:	197b      	adds	r3, r7, r5
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	3b01      	subs	r3, #1
 8003a84:	00da      	lsls	r2, r3, #3
 8003a86:	187b      	adds	r3, r7, r1
 8003a88:	781b      	ldrb	r3, [r3, #0]
 8003a8a:	18d3      	adds	r3, r2, r3
 8003a8c:	001a      	movs	r2, r3
 8003a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a90:	601a      	str	r2, [r3, #0]
 8003a92:	e006      	b.n	8003aa2 <MFRC522_ToCard+0x1b2>
				}
                else
                {
					*backLen = n*8;
 8003a94:	231c      	movs	r3, #28
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	781b      	ldrb	r3, [r3, #0]
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	001a      	movs	r2, r3
 8003a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aa0:	601a      	str	r2, [r3, #0]
				}

                if (n == 0)
 8003aa2:	221c      	movs	r2, #28
 8003aa4:	18bb      	adds	r3, r7, r2
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d102      	bne.n	8003ab2 <MFRC522_ToCard+0x1c2>
                {
					n = 1;
 8003aac:	18bb      	adds	r3, r7, r2
 8003aae:	2201      	movs	r2, #1
 8003ab0:	701a      	strb	r2, [r3, #0]
				}
                if (n > MAX_LEN)
 8003ab2:	221c      	movs	r2, #28
 8003ab4:	18bb      	adds	r3, r7, r2
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	2b10      	cmp	r3, #16
 8003aba:	d902      	bls.n	8003ac2 <MFRC522_ToCard+0x1d2>
                {
					n = MAX_LEN;
 8003abc:	18bb      	adds	r3, r7, r2
 8003abe:	2210      	movs	r2, #16
 8003ac0:	701a      	strb	r2, [r3, #0]
				}

                // Reading the received data in FIFO
                for (i=0; i<n; i++)
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	61bb      	str	r3, [r7, #24]
 8003ac6:	e00a      	b.n	8003ade <MFRC522_ToCard+0x1ee>
                {
					backData[i] = Read_MFRC522(FIFODataReg);
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	18d4      	adds	r4, r2, r3
 8003ace:	2009      	movs	r0, #9
 8003ad0:	f7ff fe4e 	bl	8003770 <Read_MFRC522>
 8003ad4:	0003      	movs	r3, r0
 8003ad6:	7023      	strb	r3, [r4, #0]
                for (i=0; i<n; i++)
 8003ad8:	69bb      	ldr	r3, [r7, #24]
 8003ada:	3301      	adds	r3, #1
 8003adc:	61bb      	str	r3, [r7, #24]
 8003ade:	231c      	movs	r3, #28
 8003ae0:	18fb      	adds	r3, r7, r3
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	69ba      	ldr	r2, [r7, #24]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d3ee      	bcc.n	8003ac8 <MFRC522_ToCard+0x1d8>
 8003aea:	e003      	b.n	8003af4 <MFRC522_ToCard+0x204>
				}
            }
        }
        else
        {
			status = MI_ERR;
 8003aec:	231f      	movs	r3, #31
 8003aee:	18fb      	adds	r3, r7, r3
 8003af0:	2202      	movs	r2, #2
 8003af2:	701a      	strb	r2, [r3, #0]
    }

    //SetBitMask(ControlReg,0x80);           //timer stops
    //Write_MFRC522(CommandReg, PCD_IDLE);

    return status;
 8003af4:	231f      	movs	r3, #31
 8003af6:	18fb      	adds	r3, r7, r3
 8003af8:	781b      	ldrb	r3, [r3, #0]
}
 8003afa:	0018      	movs	r0, r3
 8003afc:	46bd      	mov	sp, r7
 8003afe:	b008      	add	sp, #32
 8003b00:	bdb0      	pop	{r4, r5, r7, pc}

08003b02 <MFRC522_Request>:
 *    0x0800 = Mifare_Pro(X)
 *    0x4403 = Mifare_DESFire
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Request(uchar reqMode, uchar *TagType)
{
 8003b02:	b5b0      	push	{r4, r5, r7, lr}
 8003b04:	b086      	sub	sp, #24
 8003b06:	af02      	add	r7, sp, #8
 8003b08:	0002      	movs	r2, r0
 8003b0a:	6039      	str	r1, [r7, #0]
 8003b0c:	1dfb      	adds	r3, r7, #7
 8003b0e:	701a      	strb	r2, [r3, #0]
	uchar status;
	uint backBits;			 // The received data bits

	Write_MFRC522(BitFramingReg, 0x07);		//TxLastBists = BitFramingReg[2..0]
 8003b10:	2107      	movs	r1, #7
 8003b12:	200d      	movs	r0, #13
 8003b14:	f7ff fe02 	bl	800371c <Write_MFRC522>

	TagType[0] = reqMode;
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	1dfa      	adds	r2, r7, #7
 8003b1c:	7812      	ldrb	r2, [r2, #0]
 8003b1e:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8003b20:	250f      	movs	r5, #15
 8003b22:	197c      	adds	r4, r7, r5
 8003b24:	683a      	ldr	r2, [r7, #0]
 8003b26:	6839      	ldr	r1, [r7, #0]
 8003b28:	2308      	movs	r3, #8
 8003b2a:	18fb      	adds	r3, r7, r3
 8003b2c:	9300      	str	r3, [sp, #0]
 8003b2e:	0013      	movs	r3, r2
 8003b30:	2201      	movs	r2, #1
 8003b32:	200c      	movs	r0, #12
 8003b34:	f7ff fedc 	bl	80038f0 <MFRC522_ToCard>
 8003b38:	0003      	movs	r3, r0
 8003b3a:	7023      	strb	r3, [r4, #0]

	if ((status != MI_OK) || (backBits != 0x10))
 8003b3c:	197b      	adds	r3, r7, r5
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d102      	bne.n	8003b4a <MFRC522_Request+0x48>
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	2b10      	cmp	r3, #16
 8003b48:	d003      	beq.n	8003b52 <MFRC522_Request+0x50>
	{
		status = MI_ERR;
 8003b4a:	230f      	movs	r3, #15
 8003b4c:	18fb      	adds	r3, r7, r3
 8003b4e:	2202      	movs	r2, #2
 8003b50:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8003b52:	230f      	movs	r3, #15
 8003b54:	18fb      	adds	r3, r7, r3
 8003b56:	781b      	ldrb	r3, [r3, #0]
}
 8003b58:	0018      	movs	r0, r3
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	b004      	add	sp, #16
 8003b5e:	bdb0      	pop	{r4, r5, r7, pc}

08003b60 <MFRC522_Anticoll>:
 * Description: Anti-collision detection, reading selected card serial number card
 * Input parameters: serNum - returns 4 bytes card serial number, the first 5 bytes for the checksum byte
 * Return value: the successful return MI_OK
 */
uchar MFRC522_Anticoll(uchar *serNum)
{
 8003b60:	b5b0      	push	{r4, r5, r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af02      	add	r7, sp, #8
 8003b66:	6078      	str	r0, [r7, #4]
    uchar status;
    uchar i;
	uchar serNumCheck=0;
 8003b68:	230d      	movs	r3, #13
 8003b6a:	18fb      	adds	r3, r7, r3
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	701a      	strb	r2, [r3, #0]
    uint unLen;

	Write_MFRC522(BitFramingReg, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8003b70:	2100      	movs	r1, #0
 8003b72:	200d      	movs	r0, #13
 8003b74:	f7ff fdd2 	bl	800371c <Write_MFRC522>

    serNum[0] = PICC_ANTICOLL;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2293      	movs	r2, #147	@ 0x93
 8003b7c:	701a      	strb	r2, [r3, #0]
    serNum[1] = 0x20;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	3301      	adds	r3, #1
 8003b82:	2220      	movs	r2, #32
 8003b84:	701a      	strb	r2, [r3, #0]
    status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8003b86:	250f      	movs	r5, #15
 8003b88:	197c      	adds	r4, r7, r5
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	6879      	ldr	r1, [r7, #4]
 8003b8e:	2308      	movs	r3, #8
 8003b90:	18fb      	adds	r3, r7, r3
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	0013      	movs	r3, r2
 8003b96:	2202      	movs	r2, #2
 8003b98:	200c      	movs	r0, #12
 8003b9a:	f7ff fea9 	bl	80038f0 <MFRC522_ToCard>
 8003b9e:	0003      	movs	r3, r0
 8003ba0:	7023      	strb	r3, [r4, #0]

    if (status == MI_OK)
 8003ba2:	197b      	adds	r3, r7, r5
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d129      	bne.n	8003bfe <MFRC522_Anticoll+0x9e>
	{
    	 //Check card serial number
		for (i=0; i<4; i++)
 8003baa:	230e      	movs	r3, #14
 8003bac:	18fb      	adds	r3, r7, r3
 8003bae:	2200      	movs	r2, #0
 8003bb0:	701a      	strb	r2, [r3, #0]
 8003bb2:	e010      	b.n	8003bd6 <MFRC522_Anticoll+0x76>
		{
		 	serNumCheck ^= serNum[i];
 8003bb4:	200e      	movs	r0, #14
 8003bb6:	183b      	adds	r3, r7, r0
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	18d3      	adds	r3, r2, r3
 8003bbe:	7819      	ldrb	r1, [r3, #0]
 8003bc0:	220d      	movs	r2, #13
 8003bc2:	18bb      	adds	r3, r7, r2
 8003bc4:	18ba      	adds	r2, r7, r2
 8003bc6:	7812      	ldrb	r2, [r2, #0]
 8003bc8:	404a      	eors	r2, r1
 8003bca:	701a      	strb	r2, [r3, #0]
		for (i=0; i<4; i++)
 8003bcc:	183b      	adds	r3, r7, r0
 8003bce:	781a      	ldrb	r2, [r3, #0]
 8003bd0:	183b      	adds	r3, r7, r0
 8003bd2:	3201      	adds	r2, #1
 8003bd4:	701a      	strb	r2, [r3, #0]
 8003bd6:	220e      	movs	r2, #14
 8003bd8:	18bb      	adds	r3, r7, r2
 8003bda:	781b      	ldrb	r3, [r3, #0]
 8003bdc:	2b03      	cmp	r3, #3
 8003bde:	d9e9      	bls.n	8003bb4 <MFRC522_Anticoll+0x54>
		}
		if (serNumCheck != serNum[i])
 8003be0:	18bb      	adds	r3, r7, r2
 8003be2:	781b      	ldrb	r3, [r3, #0]
 8003be4:	687a      	ldr	r2, [r7, #4]
 8003be6:	18d3      	adds	r3, r2, r3
 8003be8:	781b      	ldrb	r3, [r3, #0]
 8003bea:	220d      	movs	r2, #13
 8003bec:	18ba      	adds	r2, r7, r2
 8003bee:	7812      	ldrb	r2, [r2, #0]
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d00a      	beq.n	8003c0a <MFRC522_Anticoll+0xaa>
		{
			status = MI_ERR;
 8003bf4:	230f      	movs	r3, #15
 8003bf6:	18fb      	adds	r3, r7, r3
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	701a      	strb	r2, [r3, #0]
 8003bfc:	e005      	b.n	8003c0a <MFRC522_Anticoll+0xaa>
		}
    }
    else
    {
    	memset(serNum, 0, 5);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2205      	movs	r2, #5
 8003c02:	2100      	movs	r1, #0
 8003c04:	0018      	movs	r0, r3
 8003c06:	f006 fe3b 	bl	800a880 <memset>
    }

    return status;
 8003c0a:	230f      	movs	r3, #15
 8003c0c:	18fb      	adds	r3, r7, r3
 8003c0e:	781b      	ldrb	r3, [r3, #0]
}
 8003c10:	0018      	movs	r0, r3
 8003c12:	46bd      	mov	sp, r7
 8003c14:	b004      	add	sp, #16
 8003c16:	bdb0      	pop	{r4, r5, r7, pc}

08003c18 <RFID_Init>:

extern speaker Speaker;
extern UART_HandleTypeDef huart1;
extern char Data;

void RFID_Init(rfid* sensor) {
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b082      	sub	sp, #8
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
    MFRC522_Init();
 8003c20:	f7ff fe36 	bl	8003890 <MFRC522_Init>
    memset(sensor->prevSerialNum, 0, 5);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2205      	movs	r2, #5
 8003c28:	2100      	movs	r1, #0
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	f006 fe28 	bl	800a880 <memset>
    sensor->status = CARD_IDLE;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2202      	movs	r2, #2
 8003c34:	715a      	strb	r2, [r3, #5]

    sensor->botEnabled = false;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	719a      	strb	r2, [r3, #6]
    sensor->initialSuccessfulCardTap = true;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	71da      	strb	r2, [r3, #7]
    sensor->initialFailedCardTap = true;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	721a      	strb	r2, [r3, #8]

    HAL_GPIO_WritePin(RFID_STATUS_GPIO_Port, RFID_STATUS_Pin, GPIO_PIN_SET);
 8003c48:	2380      	movs	r3, #128	@ 0x80
 8003c4a:	0159      	lsls	r1, r3, #5
 8003c4c:	23a0      	movs	r3, #160	@ 0xa0
 8003c4e:	05db      	lsls	r3, r3, #23
 8003c50:	2201      	movs	r2, #1
 8003c52:	0018      	movs	r0, r3
 8003c54:	f001 faad 	bl	80051b2 <HAL_GPIO_WritePin>
}
 8003c58:	46c0      	nop			@ (mov r8, r8)
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b002      	add	sp, #8
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <RFID_ValidateCard>:

rfid_card_status RFID_ValidateCard(rfid* sensor)
{
 8003c60:	b590      	push	{r4, r7, lr}
 8003c62:	b085      	sub	sp, #20
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
	uint8_t serialNum[5];
	MFRC522_Request(PICC_REQIDL, serialNum);
 8003c68:	2408      	movs	r4, #8
 8003c6a:	193b      	adds	r3, r7, r4
 8003c6c:	0019      	movs	r1, r3
 8003c6e:	2026      	movs	r0, #38	@ 0x26
 8003c70:	f7ff ff47 	bl	8003b02 <MFRC522_Request>
	MFRC522_Anticoll(serialNum);
 8003c74:	193b      	adds	r3, r7, r4
 8003c76:	0018      	movs	r0, r3
 8003c78:	f7ff ff72 	bl	8003b60 <MFRC522_Anticoll>

	sensor->status = CARD_IDLE;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2202      	movs	r2, #2
 8003c80:	715a      	strb	r2, [r3, #5]

	if ((serialNum[0] == 170 && serialNum[1] == 205 && serialNum[2] == 47 && serialNum[3] == 3 && serialNum[4] == 75) ||
 8003c82:	0022      	movs	r2, r4
 8003c84:	18bb      	adds	r3, r7, r2
 8003c86:	781b      	ldrb	r3, [r3, #0]
 8003c88:	2baa      	cmp	r3, #170	@ 0xaa
 8003c8a:	d10f      	bne.n	8003cac <RFID_ValidateCard+0x4c>
 8003c8c:	18bb      	adds	r3, r7, r2
 8003c8e:	785b      	ldrb	r3, [r3, #1]
 8003c90:	2bcd      	cmp	r3, #205	@ 0xcd
 8003c92:	d10b      	bne.n	8003cac <RFID_ValidateCard+0x4c>
 8003c94:	18bb      	adds	r3, r7, r2
 8003c96:	789b      	ldrb	r3, [r3, #2]
 8003c98:	2b2f      	cmp	r3, #47	@ 0x2f
 8003c9a:	d107      	bne.n	8003cac <RFID_ValidateCard+0x4c>
 8003c9c:	18bb      	adds	r3, r7, r2
 8003c9e:	78db      	ldrb	r3, [r3, #3]
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d103      	bne.n	8003cac <RFID_ValidateCard+0x4c>
 8003ca4:	18bb      	adds	r3, r7, r2
 8003ca6:	791b      	ldrb	r3, [r3, #4]
 8003ca8:	2b4b      	cmp	r3, #75	@ 0x4b
 8003caa:	d013      	beq.n	8003cd4 <RFID_ValidateCard+0x74>
			(sensor->prevSerialNum[0] == 170 && sensor->prevSerialNum[1] == 205 && sensor->prevSerialNum[2] == 47 && sensor->prevSerialNum[3] == 3 && sensor->prevSerialNum[4] == 75))
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	781b      	ldrb	r3, [r3, #0]
	if ((serialNum[0] == 170 && serialNum[1] == 205 && serialNum[2] == 47 && serialNum[3] == 3 && serialNum[4] == 75) ||
 8003cb0:	2baa      	cmp	r3, #170	@ 0xaa
 8003cb2:	d113      	bne.n	8003cdc <RFID_ValidateCard+0x7c>
			(sensor->prevSerialNum[0] == 170 && sensor->prevSerialNum[1] == 205 && sensor->prevSerialNum[2] == 47 && sensor->prevSerialNum[3] == 3 && sensor->prevSerialNum[4] == 75))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	785b      	ldrb	r3, [r3, #1]
 8003cb8:	2bcd      	cmp	r3, #205	@ 0xcd
 8003cba:	d10f      	bne.n	8003cdc <RFID_ValidateCard+0x7c>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	789b      	ldrb	r3, [r3, #2]
 8003cc0:	2b2f      	cmp	r3, #47	@ 0x2f
 8003cc2:	d10b      	bne.n	8003cdc <RFID_ValidateCard+0x7c>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	78db      	ldrb	r3, [r3, #3]
 8003cc8:	2b03      	cmp	r3, #3
 8003cca:	d107      	bne.n	8003cdc <RFID_ValidateCard+0x7c>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	791b      	ldrb	r3, [r3, #4]
 8003cd0:	2b4b      	cmp	r3, #75	@ 0x4b
 8003cd2:	d103      	bne.n	8003cdc <RFID_ValidateCard+0x7c>
	{
		sensor->status = CARD_SUCCESS;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	715a      	strb	r2, [r3, #5]
 8003cda:	e039      	b.n	8003d50 <RFID_ValidateCard+0xf0>

	}
	else if (!(serialNum[0] | (!(serialNum[1] == 32 || serialNum[1] == 0)) | serialNum[2] | serialNum[3] | serialNum[4]))
 8003cdc:	2108      	movs	r1, #8
 8003cde:	187b      	adds	r3, r7, r1
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	001a      	movs	r2, r3
 8003ce4:	187b      	adds	r3, r7, r1
 8003ce6:	785b      	ldrb	r3, [r3, #1]
 8003ce8:	2b20      	cmp	r3, #32
 8003cea:	d005      	beq.n	8003cf8 <RFID_ValidateCard+0x98>
 8003cec:	187b      	adds	r3, r7, r1
 8003cee:	785b      	ldrb	r3, [r3, #1]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d001      	beq.n	8003cf8 <RFID_ValidateCard+0x98>
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e000      	b.n	8003cfa <RFID_ValidateCard+0x9a>
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	2108      	movs	r1, #8
 8003cfe:	187a      	adds	r2, r7, r1
 8003d00:	7892      	ldrb	r2, [r2, #2]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	187a      	adds	r2, r7, r1
 8003d06:	78d2      	ldrb	r2, [r2, #3]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	187a      	adds	r2, r7, r1
 8003d0c:	7912      	ldrb	r2, [r2, #4]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	d11b      	bne.n	8003d4a <RFID_ValidateCard+0xea>
	{
		if (!(sensor->prevSerialNum[0] | sensor->prevSerialNum[1] | sensor->prevSerialNum[2] | sensor->prevSerialNum[3] | sensor->prevSerialNum[4]))
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	781a      	ldrb	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	785b      	ldrb	r3, [r3, #1]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	b2da      	uxtb	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	789b      	ldrb	r3, [r3, #2]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	78db      	ldrb	r3, [r3, #3]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	b2da      	uxtb	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	791b      	ldrb	r3, [r3, #4]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d103      	bne.n	8003d42 <RFID_ValidateCard+0xe2>
			sensor->status = CARD_IDLE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	715a      	strb	r2, [r3, #5]
 8003d40:	e006      	b.n	8003d50 <RFID_ValidateCard+0xf0>
		else
		{
			sensor->status = CARD_FAIL;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	715a      	strb	r2, [r3, #5]
 8003d48:	e002      	b.n	8003d50 <RFID_ValidateCard+0xf0>
		}

	}
	else
	{
		sensor->status = CARD_FAIL;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	715a      	strb	r2, [r3, #5]
	}


	for (uint8_t i = 0; i < 5; i++)
 8003d50:	230f      	movs	r3, #15
 8003d52:	18fb      	adds	r3, r7, r3
 8003d54:	2200      	movs	r2, #0
 8003d56:	701a      	strb	r2, [r3, #0]
 8003d58:	e00e      	b.n	8003d78 <RFID_ValidateCard+0x118>
	{
		sensor->prevSerialNum[i] = serialNum[i];
 8003d5a:	200f      	movs	r0, #15
 8003d5c:	183b      	adds	r3, r7, r0
 8003d5e:	781a      	ldrb	r2, [r3, #0]
 8003d60:	183b      	adds	r3, r7, r0
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	2108      	movs	r1, #8
 8003d66:	1879      	adds	r1, r7, r1
 8003d68:	5c89      	ldrb	r1, [r1, r2]
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 5; i++)
 8003d6e:	183b      	adds	r3, r7, r0
 8003d70:	781a      	ldrb	r2, [r3, #0]
 8003d72:	183b      	adds	r3, r7, r0
 8003d74:	3201      	adds	r2, #1
 8003d76:	701a      	strb	r2, [r3, #0]
 8003d78:	230f      	movs	r3, #15
 8003d7a:	18fb      	adds	r3, r7, r3
 8003d7c:	781b      	ldrb	r3, [r3, #0]
 8003d7e:	2b04      	cmp	r3, #4
 8003d80:	d9eb      	bls.n	8003d5a <RFID_ValidateCard+0xfa>
	}

	return sensor->status;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	795b      	ldrb	r3, [r3, #5]
}
 8003d86:	0018      	movs	r0, r3
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	b005      	add	sp, #20
 8003d8c:	bd90      	pop	{r4, r7, pc}
	...

08003d90 <RFID_SecurityLogic>:

void RFID_SecurityLogic(rfid* sensor)
{
 8003d90:	b5b0      	push	{r4, r5, r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
	rfid_card_status cardStatus = RFID_ValidateCard(sensor);
 8003d98:	250f      	movs	r5, #15
 8003d9a:	197c      	adds	r4, r7, r5
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f7ff ff5e 	bl	8003c60 <RFID_ValidateCard>
 8003da4:	0003      	movs	r3, r0
 8003da6:	7023      	strb	r3, [r4, #0]

	switch (cardStatus) {
 8003da8:	197b      	adds	r3, r7, r5
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d05a      	beq.n	8003e66 <RFID_SecurityLogic+0xd6>
 8003db0:	dc60      	bgt.n	8003e74 <RFID_SecurityLogic+0xe4>
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d002      	beq.n	8003dbc <RFID_SecurityLogic+0x2c>
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d033      	beq.n	8003e22 <RFID_SecurityLogic+0x92>
	        break;

	    // Optional: Default case if no case matches
	    default:
	        // Code to execute if none of the above cases match
	        break;
 8003dba:	e05b      	b.n	8003e74 <RFID_SecurityLogic+0xe4>
	    	if (sensor->initialSuccessfulCardTap)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	79db      	ldrb	r3, [r3, #7]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d059      	beq.n	8003e78 <RFID_SecurityLogic+0xe8>
	    		Speaker_SetAutoReload(&Speaker, 488);
 8003dc4:	23f4      	movs	r3, #244	@ 0xf4
 8003dc6:	005a      	lsls	r2, r3, #1
 8003dc8:	4b30      	ldr	r3, [pc, #192]	@ (8003e8c <RFID_SecurityLogic+0xfc>)
 8003dca:	0011      	movs	r1, r2
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f000 f9bf 	bl	8004150 <Speaker_SetAutoReload>
	    		Speaker_Beep(&Speaker, 150, 0, 1);
 8003dd2:	482e      	ldr	r0, [pc, #184]	@ (8003e8c <RFID_SecurityLogic+0xfc>)
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	2196      	movs	r1, #150	@ 0x96
 8003dda:	f000 f8f9 	bl	8003fd0 <Speaker_Beep>
	    		sensor->initialSuccessfulCardTap = false;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2200      	movs	r2, #0
 8003de2:	71da      	strb	r2, [r3, #7]
	    		sensor->initialFailedCardTap = true;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	721a      	strb	r2, [r3, #8]
	    		sensor->botEnabled = !sensor->botEnabled;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	799b      	ldrb	r3, [r3, #6]
 8003dee:	1e5a      	subs	r2, r3, #1
 8003df0:	4193      	sbcs	r3, r2
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2201      	movs	r2, #1
 8003df6:	4053      	eors	r3, r2
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	1c1a      	adds	r2, r3, #0
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	4013      	ands	r3, r2
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	719a      	strb	r2, [r3, #6]
	    		HAL_GPIO_WritePin(RFID_STATUS_GPIO_Port, RFID_STATUS_Pin, (GPIO_PinState) !sensor->botEnabled);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	799b      	ldrb	r3, [r3, #6]
 8003e0a:	2201      	movs	r2, #1
 8003e0c:	4053      	eors	r3, r2
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	001a      	movs	r2, r3
 8003e12:	2380      	movs	r3, #128	@ 0x80
 8003e14:	0159      	lsls	r1, r3, #5
 8003e16:	23a0      	movs	r3, #160	@ 0xa0
 8003e18:	05db      	lsls	r3, r3, #23
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	f001 f9c9 	bl	80051b2 <HAL_GPIO_WritePin>
	        break;
 8003e20:	e02a      	b.n	8003e78 <RFID_SecurityLogic+0xe8>
	    	if (sensor->initialFailedCardTap)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	7a1b      	ldrb	r3, [r3, #8]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d028      	beq.n	8003e7c <RFID_SecurityLogic+0xec>
	    		HAL_Delay(200);
 8003e2a:	20c8      	movs	r0, #200	@ 0xc8
 8003e2c:	f000 fdb2 	bl	8004994 <HAL_Delay>
				if (RFID_ValidateCard(sensor) != CARD_FAIL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	0018      	movs	r0, r3
 8003e34:	f7ff ff14 	bl	8003c60 <RFID_ValidateCard>
 8003e38:	0003      	movs	r3, r0
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d120      	bne.n	8003e80 <RFID_SecurityLogic+0xf0>
				Speaker_SetAutoReload(&Speaker, 488 * 4);
 8003e3e:	23f4      	movs	r3, #244	@ 0xf4
 8003e40:	00da      	lsls	r2, r3, #3
 8003e42:	4b12      	ldr	r3, [pc, #72]	@ (8003e8c <RFID_SecurityLogic+0xfc>)
 8003e44:	0011      	movs	r1, r2
 8003e46:	0018      	movs	r0, r3
 8003e48:	f000 f982 	bl	8004150 <Speaker_SetAutoReload>
				Speaker_Beep(&Speaker, 150, 50, 4);
 8003e4c:	480f      	ldr	r0, [pc, #60]	@ (8003e8c <RFID_SecurityLogic+0xfc>)
 8003e4e:	2304      	movs	r3, #4
 8003e50:	2232      	movs	r2, #50	@ 0x32
 8003e52:	2196      	movs	r1, #150	@ 0x96
 8003e54:	f000 f8bc 	bl	8003fd0 <Speaker_Beep>
				sensor->initialSuccessfulCardTap = true;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2201      	movs	r2, #1
 8003e5c:	71da      	strb	r2, [r3, #7]
				sensor->initialFailedCardTap = false;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2200      	movs	r2, #0
 8003e62:	721a      	strb	r2, [r3, #8]
	        break;
 8003e64:	e00a      	b.n	8003e7c <RFID_SecurityLogic+0xec>
	    	sensor->initialSuccessfulCardTap = true;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	71da      	strb	r2, [r3, #7]
	    	sensor->initialFailedCardTap = true;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	721a      	strb	r2, [r3, #8]
	        break;
 8003e72:	e006      	b.n	8003e82 <RFID_SecurityLogic+0xf2>
	        break;
 8003e74:	46c0      	nop			@ (mov r8, r8)
 8003e76:	e004      	b.n	8003e82 <RFID_SecurityLogic+0xf2>
	        break;
 8003e78:	46c0      	nop			@ (mov r8, r8)
 8003e7a:	e002      	b.n	8003e82 <RFID_SecurityLogic+0xf2>
	        break;
 8003e7c:	46c0      	nop			@ (mov r8, r8)
 8003e7e:	e000      	b.n	8003e82 <RFID_SecurityLogic+0xf2>
					break;
 8003e80:	46c0      	nop			@ (mov r8, r8)
	}

}
 8003e82:	46c0      	nop			@ (mov r8, r8)
 8003e84:	46bd      	mov	sp, r7
 8003e86:	b004      	add	sp, #16
 8003e88:	bdb0      	pop	{r4, r5, r7, pc}
 8003e8a:	46c0      	nop			@ (mov r8, r8)
 8003e8c:	20000478 	.word	0x20000478

08003e90 <Speaker_Init>:

#define CLK_SPEED 32000000
#define DEFAULT_AUTORELOAD 488

void Speaker_Init(speaker* speaker, rfid* rfid_struct, TIM_HandleTypeDef* timer)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
	speaker->rfid_sensor = rfid_struct;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	68ba      	ldr	r2, [r7, #8]
 8003ea0:	601a      	str	r2, [r3, #0]
	speaker->timer = timer;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	605a      	str	r2, [r3, #4]

	speaker->hasFault = false;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	751a      	strb	r2, [r3, #20]
	speaker->beepLengthOn = 0;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	811a      	strh	r2, [r3, #8]
	speaker->beepLengthPeriod = 0;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	815a      	strh	r2, [r3, #10]
	speaker->wantedNumBeeps = 0;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	731a      	strb	r2, [r3, #12]
	speaker->currentNumBeeps = 0;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	735a      	strb	r2, [r3, #13]
	speaker->timerCounter = 0;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	81da      	strh	r2, [r3, #14]

	for (uint8_t i = 0; i < sizeof(speaker->featureFault) / sizeof(speaker->featureFault[0]); i++)
 8003ecc:	2317      	movs	r3, #23
 8003ece:	18fb      	adds	r3, r7, r3
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	701a      	strb	r2, [r3, #0]
 8003ed4:	e00b      	b.n	8003eee <Speaker_Init+0x5e>
	{
		speaker->featureFault[i] = false;
 8003ed6:	2117      	movs	r1, #23
 8003ed8:	187b      	adds	r3, r7, r1
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	18d3      	adds	r3, r2, r3
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	741a      	strb	r2, [r3, #16]
	for (uint8_t i = 0; i < sizeof(speaker->featureFault) / sizeof(speaker->featureFault[0]); i++)
 8003ee4:	187b      	adds	r3, r7, r1
 8003ee6:	781a      	ldrb	r2, [r3, #0]
 8003ee8:	187b      	adds	r3, r7, r1
 8003eea:	3201      	adds	r2, #1
 8003eec:	701a      	strb	r2, [r3, #0]
 8003eee:	2317      	movs	r3, #23
 8003ef0:	18fb      	adds	r3, r7, r3
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	2b03      	cmp	r3, #3
 8003ef6:	d9ee      	bls.n	8003ed6 <Speaker_Init+0x46>
	}


}
 8003ef8:	46c0      	nop			@ (mov r8, r8)
 8003efa:	46c0      	nop			@ (mov r8, r8)
 8003efc:	46bd      	mov	sp, r7
 8003efe:	b006      	add	sp, #24
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <Speaker_Start>:

void Speaker_Start(speaker* speaker, uint8_t ID)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b082      	sub	sp, #8
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
 8003f0a:	000a      	movs	r2, r1
 8003f0c:	1cfb      	adds	r3, r7, #3
 8003f0e:	701a      	strb	r2, [r3, #0]

	speaker->featureFault[ID] = true;
 8003f10:	1cfb      	adds	r3, r7, #3
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	18d3      	adds	r3, r2, r3
 8003f18:	2201      	movs	r2, #1
 8003f1a:	741a      	strb	r2, [r3, #16]
	if ((speaker->featureFault[0] || speaker->featureFault[1] || speaker->featureFault[2]) && speaker->rfid_sensor->botEnabled)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	7c1b      	ldrb	r3, [r3, #16]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d109      	bne.n	8003f3a <Speaker_Start+0x38>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	7c5b      	ldrb	r3, [r3, #17]
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d104      	bne.n	8003f3a <Speaker_Start+0x38>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	7c9b      	ldrb	r3, [r3, #18]
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d014      	beq.n	8003f64 <Speaker_Start+0x62>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	799b      	ldrb	r3, [r3, #6]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00f      	beq.n	8003f64 <Speaker_Start+0x62>
	{
		speaker->hasFault = true;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	751a      	strb	r2, [r3, #20]
		Speaker_SetAutoReload(speaker, DEFAULT_AUTORELOAD);
 8003f4a:	23f4      	movs	r3, #244	@ 0xf4
 8003f4c:	005a      	lsls	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	0011      	movs	r1, r2
 8003f52:	0018      	movs	r0, r3
 8003f54:	f000 f8fc 	bl	8004150 <Speaker_SetAutoReload>
		HAL_TIM_PWM_Start(speaker->timer, TIM_CHANNEL_1);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f004 f954 	bl	800820c <HAL_TIM_PWM_Start>
	}

}
 8003f64:	46c0      	nop			@ (mov r8, r8)
 8003f66:	46bd      	mov	sp, r7
 8003f68:	b002      	add	sp, #8
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <Speaker_Stop>:

void Speaker_Stop(speaker* speaker, uint8_t ID)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	000a      	movs	r2, r1
 8003f76:	1cfb      	adds	r3, r7, #3
 8003f78:	701a      	strb	r2, [r3, #0]
	speaker->featureFault[ID] = false;
 8003f7a:	1cfb      	adds	r3, r7, #3
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	18d3      	adds	r3, r2, r3
 8003f82:	2200      	movs	r2, #0
 8003f84:	741a      	strb	r2, [r3, #16]
	if (!(speaker->featureFault[0] || speaker->featureFault[1] || speaker->featureFault[2]))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	7c1b      	ldrb	r3, [r3, #16]
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	4053      	eors	r3, r2
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d018      	beq.n	8003fc8 <Speaker_Stop+0x5c>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	7c5b      	ldrb	r3, [r3, #17]
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	4053      	eors	r3, r2
 8003fa0:	b2db      	uxtb	r3, r3
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d010      	beq.n	8003fc8 <Speaker_Stop+0x5c>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	7c9b      	ldrb	r3, [r3, #18]
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2201      	movs	r2, #1
 8003fae:	4053      	eors	r3, r2
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d008      	beq.n	8003fc8 <Speaker_Stop+0x5c>
	{
		speaker->hasFault = false;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	751a      	strb	r2, [r3, #20]
		HAL_TIM_PWM_Stop(speaker->timer, TIM_CHANNEL_1);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	0018      	movs	r0, r3
 8003fc4:	f004 f9ae 	bl	8008324 <HAL_TIM_PWM_Stop>
	}
}
 8003fc8:	46c0      	nop			@ (mov r8, r8)
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <Speaker_Beep>:



bool Speaker_Beep(speaker* speaker, uint16_t length_on_ms, uint16_t length_off_ms, uint8_t numBeeps)
{
 8003fd0:	b590      	push	{r4, r7, lr}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	000c      	movs	r4, r1
 8003fda:	0010      	movs	r0, r2
 8003fdc:	0019      	movs	r1, r3
 8003fde:	230a      	movs	r3, #10
 8003fe0:	18fb      	adds	r3, r7, r3
 8003fe2:	1c22      	adds	r2, r4, #0
 8003fe4:	801a      	strh	r2, [r3, #0]
 8003fe6:	2308      	movs	r3, #8
 8003fe8:	18fb      	adds	r3, r7, r3
 8003fea:	1c02      	adds	r2, r0, #0
 8003fec:	801a      	strh	r2, [r3, #0]
 8003fee:	1dfb      	adds	r3, r7, #7
 8003ff0:	1c0a      	adds	r2, r1, #0
 8003ff2:	701a      	strb	r2, [r3, #0]

	if (speaker->hasFault)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	7d1b      	ldrb	r3, [r3, #20]
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <Speaker_Beep+0x32>
		return false;
 8003ffe:	2300      	movs	r3, #0
 8004000:	e046      	b.n	8004090 <Speaker_Beep+0xc0>


	speaker->timerCounter = 0;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	81da      	strh	r2, [r3, #14]
	speaker->currentNumBeeps = 0;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	735a      	strb	r2, [r3, #13]



	speaker->beepLengthOn = length_on_ms * 1000 / __HAL_TIM_GET_AUTORELOAD(speaker->timer);
 800400e:	230a      	movs	r3, #10
 8004010:	18fb      	adds	r3, r7, r3
 8004012:	881a      	ldrh	r2, [r3, #0]
 8004014:	0013      	movs	r3, r2
 8004016:	015b      	lsls	r3, r3, #5
 8004018:	1a9b      	subs	r3, r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	189b      	adds	r3, r3, r2
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	001a      	movs	r2, r3
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800402a:	0019      	movs	r1, r3
 800402c:	0010      	movs	r0, r2
 800402e:	f7fc f887 	bl	8000140 <__udivsi3>
 8004032:	0003      	movs	r3, r0
 8004034:	b29a      	uxth	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	811a      	strh	r2, [r3, #8]
	speaker->beepLengthPeriod =speaker->beepLengthOn + length_off_ms * 1000 / __HAL_TIM_GET_AUTORELOAD(speaker->timer);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	891b      	ldrh	r3, [r3, #8]
 800403e:	b29c      	uxth	r4, r3
 8004040:	2308      	movs	r3, #8
 8004042:	18fb      	adds	r3, r7, r3
 8004044:	881a      	ldrh	r2, [r3, #0]
 8004046:	0013      	movs	r3, r2
 8004048:	015b      	lsls	r3, r3, #5
 800404a:	1a9b      	subs	r3, r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	189b      	adds	r3, r3, r2
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	001a      	movs	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800405c:	0019      	movs	r1, r3
 800405e:	0010      	movs	r0, r2
 8004060:	f7fc f86e 	bl	8000140 <__udivsi3>
 8004064:	0003      	movs	r3, r0
 8004066:	b29b      	uxth	r3, r3
 8004068:	18e3      	adds	r3, r4, r3
 800406a:	b29a      	uxth	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	815a      	strh	r2, [r3, #10]
	speaker->wantedNumBeeps = numBeeps;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	1dfa      	adds	r2, r7, #7
 8004074:	7812      	ldrb	r2, [r2, #0]
 8004076:	731a      	strb	r2, [r3, #12]

	//speaker->beepLength = length_ms * CLK_SPEED / (speaker->timer->Instance->PSC);

	HAL_TIM_Base_Start_IT(speaker->timer);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	0018      	movs	r0, r3
 800407e:	f004 f80b 	bl	8008098 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(speaker->timer, TIM_CHANNEL_1);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2100      	movs	r1, #0
 8004088:	0018      	movs	r0, r3
 800408a:	f004 f8bf 	bl	800820c <HAL_TIM_PWM_Start>
	return true;
 800408e:	2301      	movs	r3, #1
}
 8004090:	0018      	movs	r0, r3
 8004092:	46bd      	mov	sp, r7
 8004094:	b005      	add	sp, #20
 8004096:	bd90      	pop	{r4, r7, pc}

08004098 <Speaker_BeepInterrupt>:
	return ((HAL_TIM_Base_GetState(speaker->timer) == HAL_TIM_STATE_BUSY) ? true : false);
}
*/

void Speaker_BeepInterrupt(speaker* speaker)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b082      	sub	sp, #8
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
    if (speaker->currentNumBeeps < speaker->wantedNumBeeps)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	7b5b      	ldrb	r3, [r3, #13]
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	7b1b      	ldrb	r3, [r3, #12]
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d240      	bcs.n	8004132 <Speaker_BeepInterrupt+0x9a>
    {

        if (speaker->timerCounter == speaker->beepLengthOn)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	89db      	ldrh	r3, [r3, #14]
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	891b      	ldrh	r3, [r3, #8]
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	429a      	cmp	r2, r3
 80040be:	d110      	bne.n	80040e2 <Speaker_BeepInterrupt+0x4a>
        {
            HAL_TIM_PWM_Stop(speaker->timer, TIM_CHANNEL_1);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	2100      	movs	r1, #0
 80040c6:	0018      	movs	r0, r3
 80040c8:	f004 f92c 	bl	8008324 <HAL_TIM_PWM_Stop>
            __HAL_TIM_ENABLE(speaker->timer);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2101      	movs	r1, #1
 80040dc:	430a      	orrs	r2, r1
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	e01f      	b.n	8004122 <Speaker_BeepInterrupt+0x8a>
        	//__NOP();
        }
        else if (speaker->timerCounter >= speaker->beepLengthPeriod)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	89db      	ldrh	r3, [r3, #14]
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	895b      	ldrh	r3, [r3, #10]
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d317      	bcc.n	8004122 <Speaker_BeepInterrupt+0x8a>
        {
        	speaker->currentNumBeeps++;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	7b5b      	ldrb	r3, [r3, #13]
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	3301      	adds	r3, #1
 80040fa:	b2da      	uxtb	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	735a      	strb	r2, [r3, #13]
			speaker->timerCounter = 0;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	81da      	strh	r2, [r3, #14]

            if (speaker->currentNumBeeps < speaker->wantedNumBeeps)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	7b5b      	ldrb	r3, [r3, #13]
 800410a:	b2da      	uxtb	r2, r3
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	7b1b      	ldrb	r3, [r3, #12]
 8004110:	b2db      	uxtb	r3, r3
 8004112:	429a      	cmp	r2, r3
 8004114:	d205      	bcs.n	8004122 <Speaker_BeepInterrupt+0x8a>
            {
                HAL_TIM_PWM_Start(speaker->timer, TIM_CHANNEL_1);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	2100      	movs	r1, #0
 800411c:	0018      	movs	r0, r3
 800411e:	f004 f875 	bl	800820c <HAL_TIM_PWM_Start>

            	//__NOP();
            }

        }
        speaker->timerCounter++;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	89db      	ldrh	r3, [r3, #14]
 8004126:	b29b      	uxth	r3, r3
 8004128:	3301      	adds	r3, #1
 800412a:	b29a      	uxth	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	81da      	strh	r2, [r3, #14]
    else
    {
        HAL_TIM_PWM_Stop(speaker->timer, TIM_CHANNEL_1);
        HAL_TIM_Base_Stop_IT(speaker->timer);
    }
}
 8004130:	e00a      	b.n	8004148 <Speaker_BeepInterrupt+0xb0>
        HAL_TIM_PWM_Stop(speaker->timer, TIM_CHANNEL_1);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	2100      	movs	r1, #0
 8004138:	0018      	movs	r0, r3
 800413a:	f004 f8f3 	bl	8008324 <HAL_TIM_PWM_Stop>
        HAL_TIM_Base_Stop_IT(speaker->timer);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	0018      	movs	r0, r3
 8004144:	f003 fff4 	bl	8008130 <HAL_TIM_Base_Stop_IT>
}
 8004148:	46c0      	nop			@ (mov r8, r8)
 800414a:	46bd      	mov	sp, r7
 800414c:	b002      	add	sp, #8
 800414e:	bd80      	pop	{r7, pc}

08004150 <Speaker_SetAutoReload>:

void Speaker_SetAutoReload(speaker* speaker, uint16_t value)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	000a      	movs	r2, r1
 800415a:	1cbb      	adds	r3, r7, #2
 800415c:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_AUTORELOAD(speaker->timer, value);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	1cba      	adds	r2, r7, #2
 8004166:	8812      	ldrh	r2, [r2, #0]
 8004168:	62da      	str	r2, [r3, #44]	@ 0x2c
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	1cba      	adds	r2, r7, #2
 8004170:	8812      	ldrh	r2, [r2, #0]
 8004172:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(speaker->timer, TIM_CHANNEL_1, value / 2);
 8004174:	1cbb      	adds	r3, r7, #2
 8004176:	881b      	ldrh	r3, [r3, #0]
 8004178:	085b      	lsrs	r3, r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8004184:	46c0      	nop			@ (mov r8, r8)
 8004186:	46bd      	mov	sp, r7
 8004188:	b002      	add	sp, #8
 800418a:	bd80      	pop	{r7, pc}

0800418c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004190:	4b07      	ldr	r3, [pc, #28]	@ (80041b0 <HAL_MspInit+0x24>)
 8004192:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004194:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <HAL_MspInit+0x24>)
 8004196:	2101      	movs	r1, #1
 8004198:	430a      	orrs	r2, r1
 800419a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800419c:	4b04      	ldr	r3, [pc, #16]	@ (80041b0 <HAL_MspInit+0x24>)
 800419e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041a0:	4b03      	ldr	r3, [pc, #12]	@ (80041b0 <HAL_MspInit+0x24>)
 80041a2:	2180      	movs	r1, #128	@ 0x80
 80041a4:	0549      	lsls	r1, r1, #21
 80041a6:	430a      	orrs	r2, r1
 80041a8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041aa:	46c0      	nop			@ (mov r8, r8)
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	40021000 	.word	0x40021000

080041b4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041b4:	b590      	push	{r4, r7, lr}
 80041b6:	b089      	sub	sp, #36	@ 0x24
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041bc:	240c      	movs	r4, #12
 80041be:	193b      	adds	r3, r7, r4
 80041c0:	0018      	movs	r0, r3
 80041c2:	2314      	movs	r3, #20
 80041c4:	001a      	movs	r2, r3
 80041c6:	2100      	movs	r1, #0
 80041c8:	f006 fb5a 	bl	800a880 <memset>
  if(hi2c->Instance==I2C1)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a31      	ldr	r2, [pc, #196]	@ (8004298 <HAL_I2C_MspInit+0xe4>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d15c      	bne.n	8004290 <HAL_I2C_MspInit+0xdc>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041d6:	4b31      	ldr	r3, [pc, #196]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 80041d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041da:	4b30      	ldr	r3, [pc, #192]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 80041dc:	2102      	movs	r1, #2
 80041de:	430a      	orrs	r2, r1
 80041e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80041e2:	4b2e      	ldr	r3, [pc, #184]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 80041e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041e6:	2202      	movs	r2, #2
 80041e8:	4013      	ands	r3, r2
 80041ea:	60bb      	str	r3, [r7, #8]
 80041ec:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80041ee:	0021      	movs	r1, r4
 80041f0:	187b      	adds	r3, r7, r1
 80041f2:	22c0      	movs	r2, #192	@ 0xc0
 80041f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80041f6:	187b      	adds	r3, r7, r1
 80041f8:	2212      	movs	r2, #18
 80041fa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041fc:	187b      	adds	r3, r7, r1
 80041fe:	2200      	movs	r2, #0
 8004200:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004202:	187b      	adds	r3, r7, r1
 8004204:	2203      	movs	r2, #3
 8004206:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8004208:	187b      	adds	r3, r7, r1
 800420a:	2201      	movs	r2, #1
 800420c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800420e:	187b      	adds	r3, r7, r1
 8004210:	4a23      	ldr	r2, [pc, #140]	@ (80042a0 <HAL_I2C_MspInit+0xec>)
 8004212:	0019      	movs	r1, r3
 8004214:	0010      	movs	r0, r2
 8004216:	f000 fe39 	bl	8004e8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800421a:	4b20      	ldr	r3, [pc, #128]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 800421c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800421e:	4b1f      	ldr	r3, [pc, #124]	@ (800429c <HAL_I2C_MspInit+0xe8>)
 8004220:	2180      	movs	r1, #128	@ 0x80
 8004222:	0389      	lsls	r1, r1, #14
 8004224:	430a      	orrs	r2, r1
 8004226:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8004228:	4b1e      	ldr	r3, [pc, #120]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 800422a:	4a1f      	ldr	r2, [pc, #124]	@ (80042a8 <HAL_I2C_MspInit+0xf4>)
 800422c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 800422e:	4b1d      	ldr	r3, [pc, #116]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 8004230:	2206      	movs	r2, #6
 8004232:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004234:	4b1b      	ldr	r3, [pc, #108]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 8004236:	2200      	movs	r2, #0
 8004238:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800423a:	4b1a      	ldr	r3, [pc, #104]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 800423c:	2200      	movs	r2, #0
 800423e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004240:	4b18      	ldr	r3, [pc, #96]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 8004242:	2280      	movs	r2, #128	@ 0x80
 8004244:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004246:	4b17      	ldr	r3, [pc, #92]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 8004248:	2280      	movs	r2, #128	@ 0x80
 800424a:	0052      	lsls	r2, r2, #1
 800424c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800424e:	4b15      	ldr	r3, [pc, #84]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 8004250:	2280      	movs	r2, #128	@ 0x80
 8004252:	00d2      	lsls	r2, r2, #3
 8004254:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004256:	4b13      	ldr	r3, [pc, #76]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 8004258:	2200      	movs	r2, #0
 800425a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800425c:	4b11      	ldr	r3, [pc, #68]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 800425e:	2280      	movs	r2, #128	@ 0x80
 8004260:	0192      	lsls	r2, r2, #6
 8004262:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004264:	4b0f      	ldr	r3, [pc, #60]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 8004266:	0018      	movs	r0, r3
 8004268:	f000 fc96 	bl	8004b98 <HAL_DMA_Init>
 800426c:	1e03      	subs	r3, r0, #0
 800426e:	d001      	beq.n	8004274 <HAL_I2C_MspInit+0xc0>
    {
      Error_Handler();
 8004270:	f7ff fa36 	bl	80036e0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a0b      	ldr	r2, [pc, #44]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 8004278:	63da      	str	r2, [r3, #60]	@ 0x3c
 800427a:	4b0a      	ldr	r3, [pc, #40]	@ (80042a4 <HAL_I2C_MspInit+0xf0>)
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8004280:	2200      	movs	r2, #0
 8004282:	2100      	movs	r1, #0
 8004284:	2017      	movs	r0, #23
 8004286:	f000 fc55 	bl	8004b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 800428a:	2017      	movs	r0, #23
 800428c:	f000 fc67 	bl	8004b5e <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004290:	46c0      	nop			@ (mov r8, r8)
 8004292:	46bd      	mov	sp, r7
 8004294:	b009      	add	sp, #36	@ 0x24
 8004296:	bd90      	pop	{r4, r7, pc}
 8004298:	40005400 	.word	0x40005400
 800429c:	40021000 	.word	0x40021000
 80042a0:	50000400 	.word	0x50000400
 80042a4:	20000244 	.word	0x20000244
 80042a8:	40020030 	.word	0x40020030

080042ac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80042ac:	b590      	push	{r4, r7, lr}
 80042ae:	b089      	sub	sp, #36	@ 0x24
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042b4:	240c      	movs	r4, #12
 80042b6:	193b      	adds	r3, r7, r4
 80042b8:	0018      	movs	r0, r3
 80042ba:	2314      	movs	r3, #20
 80042bc:	001a      	movs	r2, r3
 80042be:	2100      	movs	r1, #0
 80042c0:	f006 fade 	bl	800a880 <memset>
  if(hspi->Instance==SPI1)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a18      	ldr	r2, [pc, #96]	@ (800432c <HAL_SPI_MspInit+0x80>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d129      	bne.n	8004322 <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80042ce:	4b18      	ldr	r3, [pc, #96]	@ (8004330 <HAL_SPI_MspInit+0x84>)
 80042d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042d2:	4b17      	ldr	r3, [pc, #92]	@ (8004330 <HAL_SPI_MspInit+0x84>)
 80042d4:	2180      	movs	r1, #128	@ 0x80
 80042d6:	0149      	lsls	r1, r1, #5
 80042d8:	430a      	orrs	r2, r1
 80042da:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042dc:	4b14      	ldr	r3, [pc, #80]	@ (8004330 <HAL_SPI_MspInit+0x84>)
 80042de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042e0:	4b13      	ldr	r3, [pc, #76]	@ (8004330 <HAL_SPI_MspInit+0x84>)
 80042e2:	2101      	movs	r1, #1
 80042e4:	430a      	orrs	r2, r1
 80042e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80042e8:	4b11      	ldr	r3, [pc, #68]	@ (8004330 <HAL_SPI_MspInit+0x84>)
 80042ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ec:	2201      	movs	r2, #1
 80042ee:	4013      	ands	r3, r2
 80042f0:	60bb      	str	r3, [r7, #8]
 80042f2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80042f4:	0021      	movs	r1, r4
 80042f6:	187b      	adds	r3, r7, r1
 80042f8:	22e0      	movs	r2, #224	@ 0xe0
 80042fa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042fc:	187b      	adds	r3, r7, r1
 80042fe:	2202      	movs	r2, #2
 8004300:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004302:	187b      	adds	r3, r7, r1
 8004304:	2200      	movs	r2, #0
 8004306:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004308:	187b      	adds	r3, r7, r1
 800430a:	2203      	movs	r2, #3
 800430c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800430e:	187b      	adds	r3, r7, r1
 8004310:	2200      	movs	r2, #0
 8004312:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004314:	187a      	adds	r2, r7, r1
 8004316:	23a0      	movs	r3, #160	@ 0xa0
 8004318:	05db      	lsls	r3, r3, #23
 800431a:	0011      	movs	r1, r2
 800431c:	0018      	movs	r0, r3
 800431e:	f000 fdb5 	bl	8004e8c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004322:	46c0      	nop			@ (mov r8, r8)
 8004324:	46bd      	mov	sp, r7
 8004326:	b009      	add	sp, #36	@ 0x24
 8004328:	bd90      	pop	{r4, r7, pc}
 800432a:	46c0      	nop			@ (mov r8, r8)
 800432c:	40013000 	.word	0x40013000
 8004330:	40021000 	.word	0x40021000

08004334 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b08a      	sub	sp, #40	@ 0x28
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800433c:	2314      	movs	r3, #20
 800433e:	18fb      	adds	r3, r7, r3
 8004340:	0018      	movs	r0, r3
 8004342:	2314      	movs	r3, #20
 8004344:	001a      	movs	r2, r3
 8004346:	2100      	movs	r1, #0
 8004348:	f006 fa9a 	bl	800a880 <memset>
  if(htim_base->Instance==TIM2)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	2380      	movs	r3, #128	@ 0x80
 8004352:	05db      	lsls	r3, r3, #23
 8004354:	429a      	cmp	r2, r3
 8004356:	d10e      	bne.n	8004376 <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004358:	4b3f      	ldr	r3, [pc, #252]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 800435a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800435c:	4b3e      	ldr	r3, [pc, #248]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 800435e:	2101      	movs	r1, #1
 8004360:	430a      	orrs	r2, r1
 8004362:	639a      	str	r2, [r3, #56]	@ 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004364:	2200      	movs	r2, #0
 8004366:	2100      	movs	r1, #0
 8004368:	200f      	movs	r0, #15
 800436a:	f000 fbe3 	bl	8004b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800436e:	200f      	movs	r0, #15
 8004370:	f000 fbf5 	bl	8004b5e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM22_MspInit 1 */

    /* USER CODE END TIM22_MspInit 1 */
  }

}
 8004374:	e06b      	b.n	800444e <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM21)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a38      	ldr	r2, [pc, #224]	@ (800445c <HAL_TIM_Base_MspInit+0x128>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d131      	bne.n	80043e4 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8004380:	4b35      	ldr	r3, [pc, #212]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 8004382:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004384:	4b34      	ldr	r3, [pc, #208]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 8004386:	2104      	movs	r1, #4
 8004388:	430a      	orrs	r2, r1
 800438a:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800438c:	4b32      	ldr	r3, [pc, #200]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 800438e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004390:	4b31      	ldr	r3, [pc, #196]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 8004392:	2101      	movs	r1, #1
 8004394:	430a      	orrs	r2, r1
 8004396:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004398:	4b2f      	ldr	r3, [pc, #188]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 800439a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439c:	2201      	movs	r2, #1
 800439e:	4013      	ands	r3, r2
 80043a0:	613b      	str	r3, [r7, #16]
 80043a2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_Pin;
 80043a4:	2114      	movs	r1, #20
 80043a6:	187b      	adds	r3, r7, r1
 80043a8:	2204      	movs	r2, #4
 80043aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043ac:	187b      	adds	r3, r7, r1
 80043ae:	2202      	movs	r2, #2
 80043b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043b2:	187b      	adds	r3, r7, r1
 80043b4:	2200      	movs	r2, #0
 80043b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043b8:	187b      	adds	r3, r7, r1
 80043ba:	2200      	movs	r2, #0
 80043bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM21;
 80043be:	187b      	adds	r3, r7, r1
 80043c0:	2200      	movs	r2, #0
 80043c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_FRONT_INPUT_CAPTURE_GPIO_Port, &GPIO_InitStruct);
 80043c4:	187a      	adds	r2, r7, r1
 80043c6:	23a0      	movs	r3, #160	@ 0xa0
 80043c8:	05db      	lsls	r3, r3, #23
 80043ca:	0011      	movs	r1, r2
 80043cc:	0018      	movs	r0, r3
 80043ce:	f000 fd5d 	bl	8004e8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 80043d2:	2200      	movs	r2, #0
 80043d4:	2100      	movs	r1, #0
 80043d6:	2014      	movs	r0, #20
 80043d8:	f000 fbac 	bl	8004b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 80043dc:	2014      	movs	r0, #20
 80043de:	f000 fbbe 	bl	8004b5e <HAL_NVIC_EnableIRQ>
}
 80043e2:	e034      	b.n	800444e <HAL_TIM_Base_MspInit+0x11a>
  else if(htim_base->Instance==TIM22)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004460 <HAL_TIM_Base_MspInit+0x12c>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d12f      	bne.n	800444e <HAL_TIM_Base_MspInit+0x11a>
    __HAL_RCC_TIM22_CLK_ENABLE();
 80043ee:	4b1a      	ldr	r3, [pc, #104]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 80043f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043f2:	4b19      	ldr	r3, [pc, #100]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 80043f4:	2120      	movs	r1, #32
 80043f6:	430a      	orrs	r2, r1
 80043f8:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043fa:	4b17      	ldr	r3, [pc, #92]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 80043fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043fe:	4b16      	ldr	r3, [pc, #88]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 8004400:	2102      	movs	r1, #2
 8004402:	430a      	orrs	r2, r1
 8004404:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004406:	4b14      	ldr	r3, [pc, #80]	@ (8004458 <HAL_TIM_Base_MspInit+0x124>)
 8004408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440a:	2202      	movs	r2, #2
 800440c:	4013      	ands	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
 8004410:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_BACK_INPUT_CAPTURE_Pin;
 8004412:	2114      	movs	r1, #20
 8004414:	187b      	adds	r3, r7, r1
 8004416:	2210      	movs	r2, #16
 8004418:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800441a:	187b      	adds	r3, r7, r1
 800441c:	2202      	movs	r2, #2
 800441e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004420:	187b      	adds	r3, r7, r1
 8004422:	2200      	movs	r2, #0
 8004424:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004426:	187b      	adds	r3, r7, r1
 8004428:	2200      	movs	r2, #0
 800442a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 800442c:	187b      	adds	r3, r7, r1
 800442e:	2204      	movs	r2, #4
 8004430:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_BACK_INPUT_CAPTURE_GPIO_Port, &GPIO_InitStruct);
 8004432:	187b      	adds	r3, r7, r1
 8004434:	4a0b      	ldr	r2, [pc, #44]	@ (8004464 <HAL_TIM_Base_MspInit+0x130>)
 8004436:	0019      	movs	r1, r3
 8004438:	0010      	movs	r0, r2
 800443a:	f000 fd27 	bl	8004e8c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM22_IRQn, 0, 0);
 800443e:	2200      	movs	r2, #0
 8004440:	2100      	movs	r1, #0
 8004442:	2016      	movs	r0, #22
 8004444:	f000 fb76 	bl	8004b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM22_IRQn);
 8004448:	2016      	movs	r0, #22
 800444a:	f000 fb88 	bl	8004b5e <HAL_NVIC_EnableIRQ>
}
 800444e:	46c0      	nop			@ (mov r8, r8)
 8004450:	46bd      	mov	sp, r7
 8004452:	b00a      	add	sp, #40	@ 0x28
 8004454:	bd80      	pop	{r7, pc}
 8004456:	46c0      	nop			@ (mov r8, r8)
 8004458:	40021000 	.word	0x40021000
 800445c:	40010800 	.word	0x40010800
 8004460:	40011400 	.word	0x40011400
 8004464:	50000400 	.word	0x50000400

08004468 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004468:	b590      	push	{r4, r7, lr}
 800446a:	b08b      	sub	sp, #44	@ 0x2c
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004470:	2414      	movs	r4, #20
 8004472:	193b      	adds	r3, r7, r4
 8004474:	0018      	movs	r0, r3
 8004476:	2314      	movs	r3, #20
 8004478:	001a      	movs	r2, r3
 800447a:	2100      	movs	r1, #0
 800447c:	f006 fa00 	bl	800a880 <memset>
  if(htim->Instance==TIM2)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	2380      	movs	r3, #128	@ 0x80
 8004486:	05db      	lsls	r3, r3, #23
 8004488:	429a      	cmp	r2, r3
 800448a:	d123      	bne.n	80044d4 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800448c:	4b3b      	ldr	r3, [pc, #236]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 800448e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004490:	4b3a      	ldr	r3, [pc, #232]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 8004492:	2101      	movs	r1, #1
 8004494:	430a      	orrs	r2, r1
 8004496:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004498:	4b38      	ldr	r3, [pc, #224]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 800449a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800449c:	2201      	movs	r2, #1
 800449e:	4013      	ands	r3, r2
 80044a0:	613b      	str	r3, [r7, #16]
 80044a2:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = SPEAKER_Pin;
 80044a4:	0021      	movs	r1, r4
 80044a6:	187b      	adds	r3, r7, r1
 80044a8:	2201      	movs	r2, #1
 80044aa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ac:	187b      	adds	r3, r7, r1
 80044ae:	2202      	movs	r2, #2
 80044b0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044b2:	187b      	adds	r3, r7, r1
 80044b4:	2200      	movs	r2, #0
 80044b6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044b8:	187b      	adds	r3, r7, r1
 80044ba:	2200      	movs	r2, #0
 80044bc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80044be:	187b      	adds	r3, r7, r1
 80044c0:	2202      	movs	r2, #2
 80044c2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SPEAKER_GPIO_Port, &GPIO_InitStruct);
 80044c4:	187a      	adds	r2, r7, r1
 80044c6:	23a0      	movs	r3, #160	@ 0xa0
 80044c8:	05db      	lsls	r3, r3, #23
 80044ca:	0011      	movs	r1, r2
 80044cc:	0018      	movs	r0, r3
 80044ce:	f000 fcdd 	bl	8004e8c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM22_MspPostInit 1 */

    /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 80044d2:	e04f      	b.n	8004574 <HAL_TIM_MspPostInit+0x10c>
  else if(htim->Instance==TIM21)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a29      	ldr	r2, [pc, #164]	@ (8004580 <HAL_TIM_MspPostInit+0x118>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d123      	bne.n	8004526 <HAL_TIM_MspPostInit+0xbe>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044de:	4b27      	ldr	r3, [pc, #156]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 80044e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044e2:	4b26      	ldr	r3, [pc, #152]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 80044e4:	2101      	movs	r1, #1
 80044e6:	430a      	orrs	r2, r1
 80044e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80044ea:	4b24      	ldr	r3, [pc, #144]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 80044ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ee:	2201      	movs	r2, #1
 80044f0:	4013      	ands	r3, r2
 80044f2:	60fb      	str	r3, [r7, #12]
 80044f4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_FRONT_PULSE_Pin;
 80044f6:	2114      	movs	r1, #20
 80044f8:	187b      	adds	r3, r7, r1
 80044fa:	2208      	movs	r2, #8
 80044fc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044fe:	187b      	adds	r3, r7, r1
 8004500:	2202      	movs	r2, #2
 8004502:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004504:	187b      	adds	r3, r7, r1
 8004506:	2200      	movs	r2, #0
 8004508:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800450a:	187b      	adds	r3, r7, r1
 800450c:	2201      	movs	r2, #1
 800450e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM21;
 8004510:	187b      	adds	r3, r7, r1
 8004512:	2200      	movs	r2, #0
 8004514:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_FRONT_PULSE_GPIO_Port, &GPIO_InitStruct);
 8004516:	187a      	adds	r2, r7, r1
 8004518:	23a0      	movs	r3, #160	@ 0xa0
 800451a:	05db      	lsls	r3, r3, #23
 800451c:	0011      	movs	r1, r2
 800451e:	0018      	movs	r0, r3
 8004520:	f000 fcb4 	bl	8004e8c <HAL_GPIO_Init>
}
 8004524:	e026      	b.n	8004574 <HAL_TIM_MspPostInit+0x10c>
  else if(htim->Instance==TIM22)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a16      	ldr	r2, [pc, #88]	@ (8004584 <HAL_TIM_MspPostInit+0x11c>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d121      	bne.n	8004574 <HAL_TIM_MspPostInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004530:	4b12      	ldr	r3, [pc, #72]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 8004532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004534:	4b11      	ldr	r3, [pc, #68]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 8004536:	2102      	movs	r1, #2
 8004538:	430a      	orrs	r2, r1
 800453a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800453c:	4b0f      	ldr	r3, [pc, #60]	@ (800457c <HAL_TIM_MspPostInit+0x114>)
 800453e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004540:	2202      	movs	r2, #2
 8004542:	4013      	ands	r3, r2
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DISTANCE_SENSOR_BACK_PULSE_Pin;
 8004548:	2114      	movs	r1, #20
 800454a:	187b      	adds	r3, r7, r1
 800454c:	2220      	movs	r2, #32
 800454e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004550:	187b      	adds	r3, r7, r1
 8004552:	2202      	movs	r2, #2
 8004554:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004556:	187b      	adds	r3, r7, r1
 8004558:	2200      	movs	r2, #0
 800455a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800455c:	187b      	adds	r3, r7, r1
 800455e:	2201      	movs	r2, #1
 8004560:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 8004562:	187b      	adds	r3, r7, r1
 8004564:	2204      	movs	r2, #4
 8004566:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(DISTANCE_SENSOR_BACK_PULSE_GPIO_Port, &GPIO_InitStruct);
 8004568:	187b      	adds	r3, r7, r1
 800456a:	4a07      	ldr	r2, [pc, #28]	@ (8004588 <HAL_TIM_MspPostInit+0x120>)
 800456c:	0019      	movs	r1, r3
 800456e:	0010      	movs	r0, r2
 8004570:	f000 fc8c 	bl	8004e8c <HAL_GPIO_Init>
}
 8004574:	46c0      	nop			@ (mov r8, r8)
 8004576:	46bd      	mov	sp, r7
 8004578:	b00b      	add	sp, #44	@ 0x2c
 800457a:	bd90      	pop	{r4, r7, pc}
 800457c:	40021000 	.word	0x40021000
 8004580:	40010800 	.word	0x40010800
 8004584:	40011400 	.word	0x40011400
 8004588:	50000400 	.word	0x50000400

0800458c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800458c:	b590      	push	{r4, r7, lr}
 800458e:	b089      	sub	sp, #36	@ 0x24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004594:	240c      	movs	r4, #12
 8004596:	193b      	adds	r3, r7, r4
 8004598:	0018      	movs	r0, r3
 800459a:	2314      	movs	r3, #20
 800459c:	001a      	movs	r2, r3
 800459e:	2100      	movs	r1, #0
 80045a0:	f006 f96e 	bl	800a880 <memset>
  if(huart->Instance==USART1)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a18      	ldr	r2, [pc, #96]	@ (800460c <HAL_UART_MspInit+0x80>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d12a      	bne.n	8004604 <HAL_UART_MspInit+0x78>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045ae:	4b18      	ldr	r3, [pc, #96]	@ (8004610 <HAL_UART_MspInit+0x84>)
 80045b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045b2:	4b17      	ldr	r3, [pc, #92]	@ (8004610 <HAL_UART_MspInit+0x84>)
 80045b4:	2180      	movs	r1, #128	@ 0x80
 80045b6:	01c9      	lsls	r1, r1, #7
 80045b8:	430a      	orrs	r2, r1
 80045ba:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045bc:	4b14      	ldr	r3, [pc, #80]	@ (8004610 <HAL_UART_MspInit+0x84>)
 80045be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045c0:	4b13      	ldr	r3, [pc, #76]	@ (8004610 <HAL_UART_MspInit+0x84>)
 80045c2:	2101      	movs	r1, #1
 80045c4:	430a      	orrs	r2, r1
 80045c6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80045c8:	4b11      	ldr	r3, [pc, #68]	@ (8004610 <HAL_UART_MspInit+0x84>)
 80045ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045cc:	2201      	movs	r2, #1
 80045ce:	4013      	ands	r3, r2
 80045d0:	60bb      	str	r3, [r7, #8]
 80045d2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80045d4:	193b      	adds	r3, r7, r4
 80045d6:	22c0      	movs	r2, #192	@ 0xc0
 80045d8:	00d2      	lsls	r2, r2, #3
 80045da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045dc:	0021      	movs	r1, r4
 80045de:	187b      	adds	r3, r7, r1
 80045e0:	2202      	movs	r2, #2
 80045e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e4:	187b      	adds	r3, r7, r1
 80045e6:	2200      	movs	r2, #0
 80045e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045ea:	187b      	adds	r3, r7, r1
 80045ec:	2203      	movs	r2, #3
 80045ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80045f0:	187b      	adds	r3, r7, r1
 80045f2:	2204      	movs	r2, #4
 80045f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045f6:	187a      	adds	r2, r7, r1
 80045f8:	23a0      	movs	r3, #160	@ 0xa0
 80045fa:	05db      	lsls	r3, r3, #23
 80045fc:	0011      	movs	r1, r2
 80045fe:	0018      	movs	r0, r3
 8004600:	f000 fc44 	bl	8004e8c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8004604:	46c0      	nop			@ (mov r8, r8)
 8004606:	46bd      	mov	sp, r7
 8004608:	b009      	add	sp, #36	@ 0x24
 800460a:	bd90      	pop	{r4, r7, pc}
 800460c:	40013800 	.word	0x40013800
 8004610:	40021000 	.word	0x40021000

08004614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004618:	46c0      	nop			@ (mov r8, r8)
 800461a:	e7fd      	b.n	8004618 <NMI_Handler+0x4>

0800461c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004620:	46c0      	nop			@ (mov r8, r8)
 8004622:	e7fd      	b.n	8004620 <HardFault_Handler+0x4>

08004624 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004628:	46c0      	nop			@ (mov r8, r8)
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}

0800462e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004632:	46c0      	nop			@ (mov r8, r8)
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800463c:	f000 f98e 	bl	800495c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004640:	46c0      	nop			@ (mov r8, r8)
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
	...

08004648 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800464c:	4b03      	ldr	r3, [pc, #12]	@ (800465c <DMA1_Channel2_3_IRQHandler+0x14>)
 800464e:	0018      	movs	r0, r3
 8004650:	f000 fb61 	bl	8004d16 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004654:	46c0      	nop			@ (mov r8, r8)
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	46c0      	nop			@ (mov r8, r8)
 800465c:	20000244 	.word	0x20000244

08004660 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004664:	4b03      	ldr	r3, [pc, #12]	@ (8004674 <TIM2_IRQHandler+0x14>)
 8004666:	0018      	movs	r0, r3
 8004668:	f003 ffaa 	bl	80085c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800466c:	46c0      	nop			@ (mov r8, r8)
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	46c0      	nop			@ (mov r8, r8)
 8004674:	200002e4 	.word	0x200002e4

08004678 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 800467c:	4b03      	ldr	r3, [pc, #12]	@ (800468c <TIM21_IRQHandler+0x14>)
 800467e:	0018      	movs	r0, r3
 8004680:	f003 ff9e 	bl	80085c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8004684:	46c0      	nop			@ (mov r8, r8)
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	46c0      	nop			@ (mov r8, r8)
 800468c:	20000324 	.word	0x20000324

08004690 <TIM22_IRQHandler>:

/**
  * @brief This function handles TIM22 global interrupt.
  */
void TIM22_IRQHandler(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM22_IRQn 0 */

  /* USER CODE END TIM22_IRQn 0 */
  HAL_TIM_IRQHandler(&htim22);
 8004694:	4b03      	ldr	r3, [pc, #12]	@ (80046a4 <TIM22_IRQHandler+0x14>)
 8004696:	0018      	movs	r0, r3
 8004698:	f003 ff92 	bl	80085c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM22_IRQn 1 */

  /* USER CODE END TIM22_IRQn 1 */
}
 800469c:	46c0      	nop			@ (mov r8, r8)
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	46c0      	nop			@ (mov r8, r8)
 80046a4:	20000364 	.word	0x20000364

080046a8 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR))
 80046ac:	4b09      	ldr	r3, [pc, #36]	@ (80046d4 <I2C1_IRQHandler+0x2c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	23e0      	movs	r3, #224	@ 0xe0
 80046b4:	00db      	lsls	r3, r3, #3
 80046b6:	4013      	ands	r3, r2
 80046b8:	d004      	beq.n	80046c4 <I2C1_IRQHandler+0x1c>
  {
    HAL_I2C_ER_IRQHandler(&hi2c1);
 80046ba:	4b06      	ldr	r3, [pc, #24]	@ (80046d4 <I2C1_IRQHandler+0x2c>)
 80046bc:	0018      	movs	r0, r3
 80046be:	f001 f887 	bl	80057d0 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 80046c2:	e003      	b.n	80046cc <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 80046c4:	4b03      	ldr	r3, [pc, #12]	@ (80046d4 <I2C1_IRQHandler+0x2c>)
 80046c6:	0018      	movs	r0, r3
 80046c8:	f001 f868 	bl	800579c <HAL_I2C_EV_IRQHandler>
}
 80046cc:	46c0      	nop			@ (mov r8, r8)
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
 80046d2:	46c0      	nop			@ (mov r8, r8)
 80046d4:	200001f0 	.word	0x200001f0

080046d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
  return 1;
 80046dc:	2301      	movs	r3, #1
}
 80046de:	0018      	movs	r0, r3
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <_kill>:

int _kill(int pid, int sig)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80046ee:	f006 f921 	bl	800a934 <__errno>
 80046f2:	0003      	movs	r3, r0
 80046f4:	2216      	movs	r2, #22
 80046f6:	601a      	str	r2, [r3, #0]
  return -1;
 80046f8:	2301      	movs	r3, #1
 80046fa:	425b      	negs	r3, r3
}
 80046fc:	0018      	movs	r0, r3
 80046fe:	46bd      	mov	sp, r7
 8004700:	b002      	add	sp, #8
 8004702:	bd80      	pop	{r7, pc}

08004704 <_exit>:

void _exit (int status)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800470c:	2301      	movs	r3, #1
 800470e:	425a      	negs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	0011      	movs	r1, r2
 8004714:	0018      	movs	r0, r3
 8004716:	f7ff ffe5 	bl	80046e4 <_kill>
  while (1) {}    /* Make sure we hang here */
 800471a:	46c0      	nop			@ (mov r8, r8)
 800471c:	e7fd      	b.n	800471a <_exit+0x16>

0800471e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b086      	sub	sp, #24
 8004722:	af00      	add	r7, sp, #0
 8004724:	60f8      	str	r0, [r7, #12]
 8004726:	60b9      	str	r1, [r7, #8]
 8004728:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800472a:	2300      	movs	r3, #0
 800472c:	617b      	str	r3, [r7, #20]
 800472e:	e00a      	b.n	8004746 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004730:	e000      	b.n	8004734 <_read+0x16>
 8004732:	bf00      	nop
 8004734:	0001      	movs	r1, r0
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	1c5a      	adds	r2, r3, #1
 800473a:	60ba      	str	r2, [r7, #8]
 800473c:	b2ca      	uxtb	r2, r1
 800473e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	3301      	adds	r3, #1
 8004744:	617b      	str	r3, [r7, #20]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	429a      	cmp	r2, r3
 800474c:	dbf0      	blt.n	8004730 <_read+0x12>
  }

  return len;
 800474e:	687b      	ldr	r3, [r7, #4]
}
 8004750:	0018      	movs	r0, r3
 8004752:	46bd      	mov	sp, r7
 8004754:	b006      	add	sp, #24
 8004756:	bd80      	pop	{r7, pc}

08004758 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b086      	sub	sp, #24
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004764:	2300      	movs	r3, #0
 8004766:	617b      	str	r3, [r7, #20]
 8004768:	e009      	b.n	800477e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	1c5a      	adds	r2, r3, #1
 800476e:	60ba      	str	r2, [r7, #8]
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	0018      	movs	r0, r3
 8004774:	e000      	b.n	8004778 <_write+0x20>
 8004776:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	3301      	adds	r3, #1
 800477c:	617b      	str	r3, [r7, #20]
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	429a      	cmp	r2, r3
 8004784:	dbf1      	blt.n	800476a <_write+0x12>
  }
  return len;
 8004786:	687b      	ldr	r3, [r7, #4]
}
 8004788:	0018      	movs	r0, r3
 800478a:	46bd      	mov	sp, r7
 800478c:	b006      	add	sp, #24
 800478e:	bd80      	pop	{r7, pc}

08004790 <_close>:

int _close(int file)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b082      	sub	sp, #8
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004798:	2301      	movs	r3, #1
 800479a:	425b      	negs	r3, r3
}
 800479c:	0018      	movs	r0, r3
 800479e:	46bd      	mov	sp, r7
 80047a0:	b002      	add	sp, #8
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2280      	movs	r2, #128	@ 0x80
 80047b2:	0192      	lsls	r2, r2, #6
 80047b4:	605a      	str	r2, [r3, #4]
  return 0;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	0018      	movs	r0, r3
 80047ba:	46bd      	mov	sp, r7
 80047bc:	b002      	add	sp, #8
 80047be:	bd80      	pop	{r7, pc}

080047c0 <_isatty>:

int _isatty(int file)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80047c8:	2301      	movs	r3, #1
}
 80047ca:	0018      	movs	r0, r3
 80047cc:	46bd      	mov	sp, r7
 80047ce:	b002      	add	sp, #8
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b084      	sub	sp, #16
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	60f8      	str	r0, [r7, #12]
 80047da:	60b9      	str	r1, [r7, #8]
 80047dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80047de:	2300      	movs	r3, #0
}
 80047e0:	0018      	movs	r0, r3
 80047e2:	46bd      	mov	sp, r7
 80047e4:	b004      	add	sp, #16
 80047e6:	bd80      	pop	{r7, pc}

080047e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80047f0:	4a14      	ldr	r2, [pc, #80]	@ (8004844 <_sbrk+0x5c>)
 80047f2:	4b15      	ldr	r3, [pc, #84]	@ (8004848 <_sbrk+0x60>)
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80047fc:	4b13      	ldr	r3, [pc, #76]	@ (800484c <_sbrk+0x64>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d102      	bne.n	800480a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004804:	4b11      	ldr	r3, [pc, #68]	@ (800484c <_sbrk+0x64>)
 8004806:	4a12      	ldr	r2, [pc, #72]	@ (8004850 <_sbrk+0x68>)
 8004808:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800480a:	4b10      	ldr	r3, [pc, #64]	@ (800484c <_sbrk+0x64>)
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	18d3      	adds	r3, r2, r3
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	429a      	cmp	r2, r3
 8004816:	d207      	bcs.n	8004828 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004818:	f006 f88c 	bl	800a934 <__errno>
 800481c:	0003      	movs	r3, r0
 800481e:	220c      	movs	r2, #12
 8004820:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004822:	2301      	movs	r3, #1
 8004824:	425b      	negs	r3, r3
 8004826:	e009      	b.n	800483c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004828:	4b08      	ldr	r3, [pc, #32]	@ (800484c <_sbrk+0x64>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800482e:	4b07      	ldr	r3, [pc, #28]	@ (800484c <_sbrk+0x64>)
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	18d2      	adds	r2, r2, r3
 8004836:	4b05      	ldr	r3, [pc, #20]	@ (800484c <_sbrk+0x64>)
 8004838:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800483a:	68fb      	ldr	r3, [r7, #12]
}
 800483c:	0018      	movs	r0, r3
 800483e:	46bd      	mov	sp, r7
 8004840:	b006      	add	sp, #24
 8004842:	bd80      	pop	{r7, pc}
 8004844:	20002000 	.word	0x20002000
 8004848:	00000400 	.word	0x00000400
 800484c:	200004a0 	.word	0x200004a0
 8004850:	200005f8 	.word	0x200005f8

08004854 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004858:	46c0      	nop			@ (mov r8, r8)
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8004860:	480d      	ldr	r0, [pc, #52]	@ (8004898 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8004862:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004864:	f7ff fff6 	bl	8004854 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004868:	480c      	ldr	r0, [pc, #48]	@ (800489c <LoopForever+0x6>)
  ldr r1, =_edata
 800486a:	490d      	ldr	r1, [pc, #52]	@ (80048a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800486c:	4a0d      	ldr	r2, [pc, #52]	@ (80048a4 <LoopForever+0xe>)
  movs r3, #0
 800486e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004870:	e002      	b.n	8004878 <LoopCopyDataInit>

08004872 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004872:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004874:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004876:	3304      	adds	r3, #4

08004878 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004878:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800487a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800487c:	d3f9      	bcc.n	8004872 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800487e:	4a0a      	ldr	r2, [pc, #40]	@ (80048a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004880:	4c0a      	ldr	r4, [pc, #40]	@ (80048ac <LoopForever+0x16>)
  movs r3, #0
 8004882:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004884:	e001      	b.n	800488a <LoopFillZerobss>

08004886 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004886:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004888:	3204      	adds	r2, #4

0800488a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800488a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800488c:	d3fb      	bcc.n	8004886 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800488e:	f006 f857 	bl	800a940 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004892:	f7fe fb33 	bl	8002efc <main>

08004896 <LoopForever>:

LoopForever:
    b LoopForever
 8004896:	e7fe      	b.n	8004896 <LoopForever>
   ldr   r0, =_estack
 8004898:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800489c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80048a0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80048a4:	0800ccbc 	.word	0x0800ccbc
  ldr r2, =_sbss
 80048a8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80048ac:	200005f4 	.word	0x200005f4

080048b0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80048b0:	e7fe      	b.n	80048b0 <ADC1_COMP_IRQHandler>
	...

080048b4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b082      	sub	sp, #8
 80048b8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80048ba:	1dfb      	adds	r3, r7, #7
 80048bc:	2200      	movs	r2, #0
 80048be:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80048c0:	4b0b      	ldr	r3, [pc, #44]	@ (80048f0 <HAL_Init+0x3c>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	4b0a      	ldr	r3, [pc, #40]	@ (80048f0 <HAL_Init+0x3c>)
 80048c6:	2140      	movs	r1, #64	@ 0x40
 80048c8:	430a      	orrs	r2, r1
 80048ca:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80048cc:	2003      	movs	r0, #3
 80048ce:	f000 f811 	bl	80048f4 <HAL_InitTick>
 80048d2:	1e03      	subs	r3, r0, #0
 80048d4:	d003      	beq.n	80048de <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80048d6:	1dfb      	adds	r3, r7, #7
 80048d8:	2201      	movs	r2, #1
 80048da:	701a      	strb	r2, [r3, #0]
 80048dc:	e001      	b.n	80048e2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80048de:	f7ff fc55 	bl	800418c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80048e2:	1dfb      	adds	r3, r7, #7
 80048e4:	781b      	ldrb	r3, [r3, #0]
}
 80048e6:	0018      	movs	r0, r3
 80048e8:	46bd      	mov	sp, r7
 80048ea:	b002      	add	sp, #8
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	46c0      	nop			@ (mov r8, r8)
 80048f0:	40022000 	.word	0x40022000

080048f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048f4:	b590      	push	{r4, r7, lr}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80048fc:	4b14      	ldr	r3, [pc, #80]	@ (8004950 <HAL_InitTick+0x5c>)
 80048fe:	681c      	ldr	r4, [r3, #0]
 8004900:	4b14      	ldr	r3, [pc, #80]	@ (8004954 <HAL_InitTick+0x60>)
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	0019      	movs	r1, r3
 8004906:	23fa      	movs	r3, #250	@ 0xfa
 8004908:	0098      	lsls	r0, r3, #2
 800490a:	f7fb fc19 	bl	8000140 <__udivsi3>
 800490e:	0003      	movs	r3, r0
 8004910:	0019      	movs	r1, r3
 8004912:	0020      	movs	r0, r4
 8004914:	f7fb fc14 	bl	8000140 <__udivsi3>
 8004918:	0003      	movs	r3, r0
 800491a:	0018      	movs	r0, r3
 800491c:	f000 f92f 	bl	8004b7e <HAL_SYSTICK_Config>
 8004920:	1e03      	subs	r3, r0, #0
 8004922:	d001      	beq.n	8004928 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e00f      	b.n	8004948 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b03      	cmp	r3, #3
 800492c:	d80b      	bhi.n	8004946 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800492e:	6879      	ldr	r1, [r7, #4]
 8004930:	2301      	movs	r3, #1
 8004932:	425b      	negs	r3, r3
 8004934:	2200      	movs	r2, #0
 8004936:	0018      	movs	r0, r3
 8004938:	f000 f8fc 	bl	8004b34 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800493c:	4b06      	ldr	r3, [pc, #24]	@ (8004958 <HAL_InitTick+0x64>)
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004942:	2300      	movs	r3, #0
 8004944:	e000      	b.n	8004948 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
}
 8004948:	0018      	movs	r0, r3
 800494a:	46bd      	mov	sp, r7
 800494c:	b003      	add	sp, #12
 800494e:	bd90      	pop	{r4, r7, pc}
 8004950:	20000000 	.word	0x20000000
 8004954:	20000008 	.word	0x20000008
 8004958:	20000004 	.word	0x20000004

0800495c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004960:	4b05      	ldr	r3, [pc, #20]	@ (8004978 <HAL_IncTick+0x1c>)
 8004962:	781b      	ldrb	r3, [r3, #0]
 8004964:	001a      	movs	r2, r3
 8004966:	4b05      	ldr	r3, [pc, #20]	@ (800497c <HAL_IncTick+0x20>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	18d2      	adds	r2, r2, r3
 800496c:	4b03      	ldr	r3, [pc, #12]	@ (800497c <HAL_IncTick+0x20>)
 800496e:	601a      	str	r2, [r3, #0]
}
 8004970:	46c0      	nop			@ (mov r8, r8)
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	46c0      	nop			@ (mov r8, r8)
 8004978:	20000008 	.word	0x20000008
 800497c:	200004a4 	.word	0x200004a4

08004980 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	af00      	add	r7, sp, #0
  return uwTick;
 8004984:	4b02      	ldr	r3, [pc, #8]	@ (8004990 <HAL_GetTick+0x10>)
 8004986:	681b      	ldr	r3, [r3, #0]
}
 8004988:	0018      	movs	r0, r3
 800498a:	46bd      	mov	sp, r7
 800498c:	bd80      	pop	{r7, pc}
 800498e:	46c0      	nop			@ (mov r8, r8)
 8004990:	200004a4 	.word	0x200004a4

08004994 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b084      	sub	sp, #16
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800499c:	f7ff fff0 	bl	8004980 <HAL_GetTick>
 80049a0:	0003      	movs	r3, r0
 80049a2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	3301      	adds	r3, #1
 80049ac:	d005      	beq.n	80049ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049ae:	4b0a      	ldr	r3, [pc, #40]	@ (80049d8 <HAL_Delay+0x44>)
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	001a      	movs	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	189b      	adds	r3, r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80049ba:	46c0      	nop			@ (mov r8, r8)
 80049bc:	f7ff ffe0 	bl	8004980 <HAL_GetTick>
 80049c0:	0002      	movs	r2, r0
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d8f7      	bhi.n	80049bc <HAL_Delay+0x28>
  {
  }
}
 80049cc:	46c0      	nop			@ (mov r8, r8)
 80049ce:	46c0      	nop			@ (mov r8, r8)
 80049d0:	46bd      	mov	sp, r7
 80049d2:	b004      	add	sp, #16
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	46c0      	nop			@ (mov r8, r8)
 80049d8:	20000008 	.word	0x20000008

080049dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	0002      	movs	r2, r0
 80049e4:	1dfb      	adds	r3, r7, #7
 80049e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80049e8:	1dfb      	adds	r3, r7, #7
 80049ea:	781b      	ldrb	r3, [r3, #0]
 80049ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80049ee:	d809      	bhi.n	8004a04 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049f0:	1dfb      	adds	r3, r7, #7
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	001a      	movs	r2, r3
 80049f6:	231f      	movs	r3, #31
 80049f8:	401a      	ands	r2, r3
 80049fa:	4b04      	ldr	r3, [pc, #16]	@ (8004a0c <__NVIC_EnableIRQ+0x30>)
 80049fc:	2101      	movs	r1, #1
 80049fe:	4091      	lsls	r1, r2
 8004a00:	000a      	movs	r2, r1
 8004a02:	601a      	str	r2, [r3, #0]
  }
}
 8004a04:	46c0      	nop			@ (mov r8, r8)
 8004a06:	46bd      	mov	sp, r7
 8004a08:	b002      	add	sp, #8
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	e000e100 	.word	0xe000e100

08004a10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a10:	b590      	push	{r4, r7, lr}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	0002      	movs	r2, r0
 8004a18:	6039      	str	r1, [r7, #0]
 8004a1a:	1dfb      	adds	r3, r7, #7
 8004a1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004a1e:	1dfb      	adds	r3, r7, #7
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	2b7f      	cmp	r3, #127	@ 0x7f
 8004a24:	d828      	bhi.n	8004a78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004a26:	4a2f      	ldr	r2, [pc, #188]	@ (8004ae4 <__NVIC_SetPriority+0xd4>)
 8004a28:	1dfb      	adds	r3, r7, #7
 8004a2a:	781b      	ldrb	r3, [r3, #0]
 8004a2c:	b25b      	sxtb	r3, r3
 8004a2e:	089b      	lsrs	r3, r3, #2
 8004a30:	33c0      	adds	r3, #192	@ 0xc0
 8004a32:	009b      	lsls	r3, r3, #2
 8004a34:	589b      	ldr	r3, [r3, r2]
 8004a36:	1dfa      	adds	r2, r7, #7
 8004a38:	7812      	ldrb	r2, [r2, #0]
 8004a3a:	0011      	movs	r1, r2
 8004a3c:	2203      	movs	r2, #3
 8004a3e:	400a      	ands	r2, r1
 8004a40:	00d2      	lsls	r2, r2, #3
 8004a42:	21ff      	movs	r1, #255	@ 0xff
 8004a44:	4091      	lsls	r1, r2
 8004a46:	000a      	movs	r2, r1
 8004a48:	43d2      	mvns	r2, r2
 8004a4a:	401a      	ands	r2, r3
 8004a4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	019b      	lsls	r3, r3, #6
 8004a52:	22ff      	movs	r2, #255	@ 0xff
 8004a54:	401a      	ands	r2, r3
 8004a56:	1dfb      	adds	r3, r7, #7
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	0018      	movs	r0, r3
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	4003      	ands	r3, r0
 8004a60:	00db      	lsls	r3, r3, #3
 8004a62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004a64:	481f      	ldr	r0, [pc, #124]	@ (8004ae4 <__NVIC_SetPriority+0xd4>)
 8004a66:	1dfb      	adds	r3, r7, #7
 8004a68:	781b      	ldrb	r3, [r3, #0]
 8004a6a:	b25b      	sxtb	r3, r3
 8004a6c:	089b      	lsrs	r3, r3, #2
 8004a6e:	430a      	orrs	r2, r1
 8004a70:	33c0      	adds	r3, #192	@ 0xc0
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004a76:	e031      	b.n	8004adc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004a78:	4a1b      	ldr	r2, [pc, #108]	@ (8004ae8 <__NVIC_SetPriority+0xd8>)
 8004a7a:	1dfb      	adds	r3, r7, #7
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	0019      	movs	r1, r3
 8004a80:	230f      	movs	r3, #15
 8004a82:	400b      	ands	r3, r1
 8004a84:	3b08      	subs	r3, #8
 8004a86:	089b      	lsrs	r3, r3, #2
 8004a88:	3306      	adds	r3, #6
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	18d3      	adds	r3, r2, r3
 8004a8e:	3304      	adds	r3, #4
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	1dfa      	adds	r2, r7, #7
 8004a94:	7812      	ldrb	r2, [r2, #0]
 8004a96:	0011      	movs	r1, r2
 8004a98:	2203      	movs	r2, #3
 8004a9a:	400a      	ands	r2, r1
 8004a9c:	00d2      	lsls	r2, r2, #3
 8004a9e:	21ff      	movs	r1, #255	@ 0xff
 8004aa0:	4091      	lsls	r1, r2
 8004aa2:	000a      	movs	r2, r1
 8004aa4:	43d2      	mvns	r2, r2
 8004aa6:	401a      	ands	r2, r3
 8004aa8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	019b      	lsls	r3, r3, #6
 8004aae:	22ff      	movs	r2, #255	@ 0xff
 8004ab0:	401a      	ands	r2, r3
 8004ab2:	1dfb      	adds	r3, r7, #7
 8004ab4:	781b      	ldrb	r3, [r3, #0]
 8004ab6:	0018      	movs	r0, r3
 8004ab8:	2303      	movs	r3, #3
 8004aba:	4003      	ands	r3, r0
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004ac0:	4809      	ldr	r0, [pc, #36]	@ (8004ae8 <__NVIC_SetPriority+0xd8>)
 8004ac2:	1dfb      	adds	r3, r7, #7
 8004ac4:	781b      	ldrb	r3, [r3, #0]
 8004ac6:	001c      	movs	r4, r3
 8004ac8:	230f      	movs	r3, #15
 8004aca:	4023      	ands	r3, r4
 8004acc:	3b08      	subs	r3, #8
 8004ace:	089b      	lsrs	r3, r3, #2
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	3306      	adds	r3, #6
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	18c3      	adds	r3, r0, r3
 8004ad8:	3304      	adds	r3, #4
 8004ada:	601a      	str	r2, [r3, #0]
}
 8004adc:	46c0      	nop			@ (mov r8, r8)
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	b003      	add	sp, #12
 8004ae2:	bd90      	pop	{r4, r7, pc}
 8004ae4:	e000e100 	.word	0xe000e100
 8004ae8:	e000ed00 	.word	0xe000ed00

08004aec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	1e5a      	subs	r2, r3, #1
 8004af8:	2380      	movs	r3, #128	@ 0x80
 8004afa:	045b      	lsls	r3, r3, #17
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d301      	bcc.n	8004b04 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b00:	2301      	movs	r3, #1
 8004b02:	e010      	b.n	8004b26 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b04:	4b0a      	ldr	r3, [pc, #40]	@ (8004b30 <SysTick_Config+0x44>)
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	3a01      	subs	r2, #1
 8004b0a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	425b      	negs	r3, r3
 8004b10:	2103      	movs	r1, #3
 8004b12:	0018      	movs	r0, r3
 8004b14:	f7ff ff7c 	bl	8004a10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b18:	4b05      	ldr	r3, [pc, #20]	@ (8004b30 <SysTick_Config+0x44>)
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b1e:	4b04      	ldr	r3, [pc, #16]	@ (8004b30 <SysTick_Config+0x44>)
 8004b20:	2207      	movs	r2, #7
 8004b22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b24:	2300      	movs	r3, #0
}
 8004b26:	0018      	movs	r0, r3
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	b002      	add	sp, #8
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	46c0      	nop			@ (mov r8, r8)
 8004b30:	e000e010 	.word	0xe000e010

08004b34 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60b9      	str	r1, [r7, #8]
 8004b3c:	607a      	str	r2, [r7, #4]
 8004b3e:	210f      	movs	r1, #15
 8004b40:	187b      	adds	r3, r7, r1
 8004b42:	1c02      	adds	r2, r0, #0
 8004b44:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	187b      	adds	r3, r7, r1
 8004b4a:	781b      	ldrb	r3, [r3, #0]
 8004b4c:	b25b      	sxtb	r3, r3
 8004b4e:	0011      	movs	r1, r2
 8004b50:	0018      	movs	r0, r3
 8004b52:	f7ff ff5d 	bl	8004a10 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8004b56:	46c0      	nop			@ (mov r8, r8)
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	b004      	add	sp, #16
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b082      	sub	sp, #8
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	0002      	movs	r2, r0
 8004b66:	1dfb      	adds	r3, r7, #7
 8004b68:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b6a:	1dfb      	adds	r3, r7, #7
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	b25b      	sxtb	r3, r3
 8004b70:	0018      	movs	r0, r3
 8004b72:	f7ff ff33 	bl	80049dc <__NVIC_EnableIRQ>
}
 8004b76:	46c0      	nop			@ (mov r8, r8)
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	b002      	add	sp, #8
 8004b7c:	bd80      	pop	{r7, pc}

08004b7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b7e:	b580      	push	{r7, lr}
 8004b80:	b082      	sub	sp, #8
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	0018      	movs	r0, r3
 8004b8a:	f7ff ffaf 	bl	8004aec <SysTick_Config>
 8004b8e:	0003      	movs	r3, r0
}
 8004b90:	0018      	movs	r0, r3
 8004b92:	46bd      	mov	sp, r7
 8004b94:	b002      	add	sp, #8
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e061      	b.n	8004c6e <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a32      	ldr	r2, [pc, #200]	@ (8004c78 <HAL_DMA_Init+0xe0>)
 8004bb0:	4694      	mov	ip, r2
 8004bb2:	4463      	add	r3, ip
 8004bb4:	2114      	movs	r1, #20
 8004bb6:	0018      	movs	r0, r3
 8004bb8:	f7fb fac2 	bl	8000140 <__udivsi3>
 8004bbc:	0003      	movs	r3, r0
 8004bbe:	009a      	lsls	r2, r3, #2
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a2d      	ldr	r2, [pc, #180]	@ (8004c7c <HAL_DMA_Init+0xe4>)
 8004bc8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2225      	movs	r2, #37	@ 0x25
 8004bce:	2102      	movs	r1, #2
 8004bd0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	4a28      	ldr	r2, [pc, #160]	@ (8004c80 <HAL_DMA_Init+0xe8>)
 8004bde:	4013      	ands	r3, r2
 8004be0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004bea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bf6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a1b      	ldr	r3, [r3, #32]
 8004c08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	689a      	ldr	r2, [r3, #8]
 8004c1c:	2380      	movs	r3, #128	@ 0x80
 8004c1e:	01db      	lsls	r3, r3, #7
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d018      	beq.n	8004c56 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004c24:	4b17      	ldr	r3, [pc, #92]	@ (8004c84 <HAL_DMA_Init+0xec>)
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c2c:	211c      	movs	r1, #28
 8004c2e:	400b      	ands	r3, r1
 8004c30:	210f      	movs	r1, #15
 8004c32:	4099      	lsls	r1, r3
 8004c34:	000b      	movs	r3, r1
 8004c36:	43d9      	mvns	r1, r3
 8004c38:	4b12      	ldr	r3, [pc, #72]	@ (8004c84 <HAL_DMA_Init+0xec>)
 8004c3a:	400a      	ands	r2, r1
 8004c3c:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004c3e:	4b11      	ldr	r3, [pc, #68]	@ (8004c84 <HAL_DMA_Init+0xec>)
 8004c40:	6819      	ldr	r1, [r3, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c4a:	201c      	movs	r0, #28
 8004c4c:	4003      	ands	r3, r0
 8004c4e:	409a      	lsls	r2, r3
 8004c50:	4b0c      	ldr	r3, [pc, #48]	@ (8004c84 <HAL_DMA_Init+0xec>)
 8004c52:	430a      	orrs	r2, r1
 8004c54:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2225      	movs	r2, #37	@ 0x25
 8004c60:	2101      	movs	r1, #1
 8004c62:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2224      	movs	r2, #36	@ 0x24
 8004c68:	2100      	movs	r1, #0
 8004c6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	0018      	movs	r0, r3
 8004c70:	46bd      	mov	sp, r7
 8004c72:	b004      	add	sp, #16
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	46c0      	nop			@ (mov r8, r8)
 8004c78:	bffdfff8 	.word	0xbffdfff8
 8004c7c:	40020000 	.word	0x40020000
 8004c80:	ffff800f 	.word	0xffff800f
 8004c84:	400200a8 	.word	0x400200a8

08004c88 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c90:	210f      	movs	r1, #15
 8004c92:	187b      	adds	r3, r7, r1
 8004c94:	2200      	movs	r2, #0
 8004c96:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2225      	movs	r2, #37	@ 0x25
 8004c9c:	5c9b      	ldrb	r3, [r3, r2]
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d006      	beq.n	8004cb2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2204      	movs	r2, #4
 8004ca8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004caa:	187b      	adds	r3, r7, r1
 8004cac:	2201      	movs	r2, #1
 8004cae:	701a      	strb	r2, [r3, #0]
 8004cb0:	e02a      	b.n	8004d08 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	210e      	movs	r1, #14
 8004cbe:	438a      	bics	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	2101      	movs	r1, #1
 8004cce:	438a      	bics	r2, r1
 8004cd0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd6:	221c      	movs	r2, #28
 8004cd8:	401a      	ands	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cde:	2101      	movs	r1, #1
 8004ce0:	4091      	lsls	r1, r2
 8004ce2:	000a      	movs	r2, r1
 8004ce4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2225      	movs	r2, #37	@ 0x25
 8004cea:	2101      	movs	r1, #1
 8004cec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2224      	movs	r2, #36	@ 0x24
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d004      	beq.n	8004d08 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	0010      	movs	r0, r2
 8004d06:	4798      	blx	r3
    }
  }
  return status;
 8004d08:	230f      	movs	r3, #15
 8004d0a:	18fb      	adds	r3, r7, r3
 8004d0c:	781b      	ldrb	r3, [r3, #0]
}
 8004d0e:	0018      	movs	r0, r3
 8004d10:	46bd      	mov	sp, r7
 8004d12:	b004      	add	sp, #16
 8004d14:	bd80      	pop	{r7, pc}

08004d16 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d16:	b580      	push	{r7, lr}
 8004d18:	b084      	sub	sp, #16
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d32:	221c      	movs	r2, #28
 8004d34:	4013      	ands	r3, r2
 8004d36:	2204      	movs	r2, #4
 8004d38:	409a      	lsls	r2, r3
 8004d3a:	0013      	movs	r3, r2
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	d026      	beq.n	8004d90 <HAL_DMA_IRQHandler+0x7a>
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	2204      	movs	r2, #4
 8004d46:	4013      	ands	r3, r2
 8004d48:	d022      	beq.n	8004d90 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2220      	movs	r2, #32
 8004d52:	4013      	ands	r3, r2
 8004d54:	d107      	bne.n	8004d66 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2104      	movs	r1, #4
 8004d62:	438a      	bics	r2, r1
 8004d64:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6a:	221c      	movs	r2, #28
 8004d6c:	401a      	ands	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d72:	2104      	movs	r1, #4
 8004d74:	4091      	lsls	r1, r2
 8004d76:	000a      	movs	r2, r1
 8004d78:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d100      	bne.n	8004d84 <HAL_DMA_IRQHandler+0x6e>
 8004d82:	e071      	b.n	8004e68 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	0010      	movs	r0, r2
 8004d8c:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8004d8e:	e06b      	b.n	8004e68 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d94:	221c      	movs	r2, #28
 8004d96:	4013      	ands	r3, r2
 8004d98:	2202      	movs	r2, #2
 8004d9a:	409a      	lsls	r2, r3
 8004d9c:	0013      	movs	r3, r2
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	4013      	ands	r3, r2
 8004da2:	d02d      	beq.n	8004e00 <HAL_DMA_IRQHandler+0xea>
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	2202      	movs	r2, #2
 8004da8:	4013      	ands	r3, r2
 8004daa:	d029      	beq.n	8004e00 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2220      	movs	r2, #32
 8004db4:	4013      	ands	r3, r2
 8004db6:	d10b      	bne.n	8004dd0 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	210a      	movs	r1, #10
 8004dc4:	438a      	bics	r2, r1
 8004dc6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2225      	movs	r2, #37	@ 0x25
 8004dcc:	2101      	movs	r1, #1
 8004dce:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dd4:	221c      	movs	r2, #28
 8004dd6:	401a      	ands	r2, r3
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ddc:	2102      	movs	r1, #2
 8004dde:	4091      	lsls	r1, r2
 8004de0:	000a      	movs	r2, r1
 8004de2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2224      	movs	r2, #36	@ 0x24
 8004de8:	2100      	movs	r1, #0
 8004dea:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d039      	beq.n	8004e68 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	0010      	movs	r0, r2
 8004dfc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004dfe:	e033      	b.n	8004e68 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e04:	221c      	movs	r2, #28
 8004e06:	4013      	ands	r3, r2
 8004e08:	2208      	movs	r2, #8
 8004e0a:	409a      	lsls	r2, r3
 8004e0c:	0013      	movs	r3, r2
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	4013      	ands	r3, r2
 8004e12:	d02a      	beq.n	8004e6a <HAL_DMA_IRQHandler+0x154>
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	2208      	movs	r2, #8
 8004e18:	4013      	ands	r3, r2
 8004e1a:	d026      	beq.n	8004e6a <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	210e      	movs	r1, #14
 8004e28:	438a      	bics	r2, r1
 8004e2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e30:	221c      	movs	r2, #28
 8004e32:	401a      	ands	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e38:	2101      	movs	r1, #1
 8004e3a:	4091      	lsls	r1, r2
 8004e3c:	000a      	movs	r2, r1
 8004e3e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2225      	movs	r2, #37	@ 0x25
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	2224      	movs	r2, #36	@ 0x24
 8004e52:	2100      	movs	r1, #0
 8004e54:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d005      	beq.n	8004e6a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	0010      	movs	r0, r2
 8004e66:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004e68:	46c0      	nop			@ (mov r8, r8)
 8004e6a:	46c0      	nop			@ (mov r8, r8)
}
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	b004      	add	sp, #16
 8004e70:	bd80      	pop	{r7, pc}

08004e72 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004e72:	b580      	push	{r7, lr}
 8004e74:	b082      	sub	sp, #8
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2225      	movs	r2, #37	@ 0x25
 8004e7e:	5c9b      	ldrb	r3, [r3, r2]
 8004e80:	b2db      	uxtb	r3, r3
}
 8004e82:	0018      	movs	r0, r3
 8004e84:	46bd      	mov	sp, r7
 8004e86:	b002      	add	sp, #8
 8004e88:	bd80      	pop	{r7, pc}
	...

08004e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004e96:	2300      	movs	r3, #0
 8004e98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8004ea2:	e14f      	b.n	8005144 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	4091      	lsls	r1, r2
 8004eae:	000a      	movs	r2, r1
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d100      	bne.n	8004ebc <HAL_GPIO_Init+0x30>
 8004eba:	e140      	b.n	800513e <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	2203      	movs	r2, #3
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d005      	beq.n	8004ed4 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2203      	movs	r2, #3
 8004ece:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d130      	bne.n	8004f36 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	005b      	lsls	r3, r3, #1
 8004ede:	2203      	movs	r2, #3
 8004ee0:	409a      	lsls	r2, r3
 8004ee2:	0013      	movs	r3, r2
 8004ee4:	43da      	mvns	r2, r3
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	4013      	ands	r3, r2
 8004eea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	68da      	ldr	r2, [r3, #12]
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	005b      	lsls	r3, r3, #1
 8004ef4:	409a      	lsls	r2, r3
 8004ef6:	0013      	movs	r3, r2
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	409a      	lsls	r2, r3
 8004f10:	0013      	movs	r3, r2
 8004f12:	43da      	mvns	r2, r3
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4013      	ands	r3, r2
 8004f18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	091b      	lsrs	r3, r3, #4
 8004f20:	2201      	movs	r2, #1
 8004f22:	401a      	ands	r2, r3
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	409a      	lsls	r2, r3
 8004f28:	0013      	movs	r3, r2
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	2203      	movs	r2, #3
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	2b03      	cmp	r3, #3
 8004f40:	d017      	beq.n	8004f72 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	005b      	lsls	r3, r3, #1
 8004f4c:	2203      	movs	r2, #3
 8004f4e:	409a      	lsls	r2, r3
 8004f50:	0013      	movs	r3, r2
 8004f52:	43da      	mvns	r2, r3
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	4013      	ands	r3, r2
 8004f58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	689a      	ldr	r2, [r3, #8]
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	409a      	lsls	r2, r3
 8004f64:	0013      	movs	r3, r2
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	2203      	movs	r2, #3
 8004f78:	4013      	ands	r3, r2
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d123      	bne.n	8004fc6 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	08da      	lsrs	r2, r3, #3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	3208      	adds	r2, #8
 8004f86:	0092      	lsls	r2, r2, #2
 8004f88:	58d3      	ldr	r3, [r2, r3]
 8004f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	2207      	movs	r2, #7
 8004f90:	4013      	ands	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	220f      	movs	r2, #15
 8004f96:	409a      	lsls	r2, r3
 8004f98:	0013      	movs	r3, r2
 8004f9a:	43da      	mvns	r2, r3
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	691a      	ldr	r2, [r3, #16]
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2107      	movs	r1, #7
 8004faa:	400b      	ands	r3, r1
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	409a      	lsls	r2, r3
 8004fb0:	0013      	movs	r3, r2
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	08da      	lsrs	r2, r3, #3
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	3208      	adds	r2, #8
 8004fc0:	0092      	lsls	r2, r2, #2
 8004fc2:	6939      	ldr	r1, [r7, #16]
 8004fc4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	005b      	lsls	r3, r3, #1
 8004fd0:	2203      	movs	r2, #3
 8004fd2:	409a      	lsls	r2, r3
 8004fd4:	0013      	movs	r3, r2
 8004fd6:	43da      	mvns	r2, r3
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	2203      	movs	r2, #3
 8004fe4:	401a      	ands	r2, r3
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	409a      	lsls	r2, r3
 8004fec:	0013      	movs	r3, r2
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	693a      	ldr	r2, [r7, #16]
 8004ff8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	685a      	ldr	r2, [r3, #4]
 8004ffe:	23c0      	movs	r3, #192	@ 0xc0
 8005000:	029b      	lsls	r3, r3, #10
 8005002:	4013      	ands	r3, r2
 8005004:	d100      	bne.n	8005008 <HAL_GPIO_Init+0x17c>
 8005006:	e09a      	b.n	800513e <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005008:	4b54      	ldr	r3, [pc, #336]	@ (800515c <HAL_GPIO_Init+0x2d0>)
 800500a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800500c:	4b53      	ldr	r3, [pc, #332]	@ (800515c <HAL_GPIO_Init+0x2d0>)
 800500e:	2101      	movs	r1, #1
 8005010:	430a      	orrs	r2, r1
 8005012:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8005014:	4a52      	ldr	r2, [pc, #328]	@ (8005160 <HAL_GPIO_Init+0x2d4>)
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	089b      	lsrs	r3, r3, #2
 800501a:	3302      	adds	r3, #2
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	589b      	ldr	r3, [r3, r2]
 8005020:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	2203      	movs	r2, #3
 8005026:	4013      	ands	r3, r2
 8005028:	009b      	lsls	r3, r3, #2
 800502a:	220f      	movs	r2, #15
 800502c:	409a      	lsls	r2, r3
 800502e:	0013      	movs	r3, r2
 8005030:	43da      	mvns	r2, r3
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	4013      	ands	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	23a0      	movs	r3, #160	@ 0xa0
 800503c:	05db      	lsls	r3, r3, #23
 800503e:	429a      	cmp	r2, r3
 8005040:	d019      	beq.n	8005076 <HAL_GPIO_Init+0x1ea>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a47      	ldr	r2, [pc, #284]	@ (8005164 <HAL_GPIO_Init+0x2d8>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d013      	beq.n	8005072 <HAL_GPIO_Init+0x1e6>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a46      	ldr	r2, [pc, #280]	@ (8005168 <HAL_GPIO_Init+0x2dc>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d00d      	beq.n	800506e <HAL_GPIO_Init+0x1e2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a45      	ldr	r2, [pc, #276]	@ (800516c <HAL_GPIO_Init+0x2e0>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d007      	beq.n	800506a <HAL_GPIO_Init+0x1de>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a44      	ldr	r2, [pc, #272]	@ (8005170 <HAL_GPIO_Init+0x2e4>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d101      	bne.n	8005066 <HAL_GPIO_Init+0x1da>
 8005062:	2305      	movs	r3, #5
 8005064:	e008      	b.n	8005078 <HAL_GPIO_Init+0x1ec>
 8005066:	2306      	movs	r3, #6
 8005068:	e006      	b.n	8005078 <HAL_GPIO_Init+0x1ec>
 800506a:	2303      	movs	r3, #3
 800506c:	e004      	b.n	8005078 <HAL_GPIO_Init+0x1ec>
 800506e:	2302      	movs	r3, #2
 8005070:	e002      	b.n	8005078 <HAL_GPIO_Init+0x1ec>
 8005072:	2301      	movs	r3, #1
 8005074:	e000      	b.n	8005078 <HAL_GPIO_Init+0x1ec>
 8005076:	2300      	movs	r3, #0
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	2103      	movs	r1, #3
 800507c:	400a      	ands	r2, r1
 800507e:	0092      	lsls	r2, r2, #2
 8005080:	4093      	lsls	r3, r2
 8005082:	693a      	ldr	r2, [r7, #16]
 8005084:	4313      	orrs	r3, r2
 8005086:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005088:	4935      	ldr	r1, [pc, #212]	@ (8005160 <HAL_GPIO_Init+0x2d4>)
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	089b      	lsrs	r3, r3, #2
 800508e:	3302      	adds	r3, #2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005096:	4b37      	ldr	r3, [pc, #220]	@ (8005174 <HAL_GPIO_Init+0x2e8>)
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	43da      	mvns	r2, r3
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	4013      	ands	r3, r2
 80050a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	2380      	movs	r3, #128	@ 0x80
 80050ac:	035b      	lsls	r3, r3, #13
 80050ae:	4013      	ands	r3, r2
 80050b0:	d003      	beq.n	80050ba <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80050ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005174 <HAL_GPIO_Init+0x2e8>)
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80050c0:	4b2c      	ldr	r3, [pc, #176]	@ (8005174 <HAL_GPIO_Init+0x2e8>)
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	43da      	mvns	r2, r3
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	4013      	ands	r3, r2
 80050ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	2380      	movs	r3, #128	@ 0x80
 80050d6:	039b      	lsls	r3, r3, #14
 80050d8:	4013      	ands	r3, r2
 80050da:	d003      	beq.n	80050e4 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80050e4:	4b23      	ldr	r3, [pc, #140]	@ (8005174 <HAL_GPIO_Init+0x2e8>)
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80050ea:	4b22      	ldr	r3, [pc, #136]	@ (8005174 <HAL_GPIO_Init+0x2e8>)
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	43da      	mvns	r2, r3
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	4013      	ands	r3, r2
 80050f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	685a      	ldr	r2, [r3, #4]
 80050fe:	2380      	movs	r3, #128	@ 0x80
 8005100:	029b      	lsls	r3, r3, #10
 8005102:	4013      	ands	r3, r2
 8005104:	d003      	beq.n	800510e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800510e:	4b19      	ldr	r3, [pc, #100]	@ (8005174 <HAL_GPIO_Init+0x2e8>)
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005114:	4b17      	ldr	r3, [pc, #92]	@ (8005174 <HAL_GPIO_Init+0x2e8>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	43da      	mvns	r2, r3
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	4013      	ands	r3, r2
 8005122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	2380      	movs	r3, #128	@ 0x80
 800512a:	025b      	lsls	r3, r3, #9
 800512c:	4013      	ands	r3, r2
 800512e:	d003      	beq.n	8005138 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005138:	4b0e      	ldr	r3, [pc, #56]	@ (8005174 <HAL_GPIO_Init+0x2e8>)
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	3301      	adds	r3, #1
 8005142:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	40da      	lsrs	r2, r3
 800514c:	1e13      	subs	r3, r2, #0
 800514e:	d000      	beq.n	8005152 <HAL_GPIO_Init+0x2c6>
 8005150:	e6a8      	b.n	8004ea4 <HAL_GPIO_Init+0x18>
  }
}
 8005152:	46c0      	nop			@ (mov r8, r8)
 8005154:	46c0      	nop			@ (mov r8, r8)
 8005156:	46bd      	mov	sp, r7
 8005158:	b006      	add	sp, #24
 800515a:	bd80      	pop	{r7, pc}
 800515c:	40021000 	.word	0x40021000
 8005160:	40010000 	.word	0x40010000
 8005164:	50000400 	.word	0x50000400
 8005168:	50000800 	.word	0x50000800
 800516c:	50000c00 	.word	0x50000c00
 8005170:	50001c00 	.word	0x50001c00
 8005174:	40010400 	.word	0x40010400

08005178 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b084      	sub	sp, #16
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	000a      	movs	r2, r1
 8005182:	1cbb      	adds	r3, r7, #2
 8005184:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	1cba      	adds	r2, r7, #2
 800518c:	8812      	ldrh	r2, [r2, #0]
 800518e:	4013      	ands	r3, r2
 8005190:	d004      	beq.n	800519c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005192:	230f      	movs	r3, #15
 8005194:	18fb      	adds	r3, r7, r3
 8005196:	2201      	movs	r2, #1
 8005198:	701a      	strb	r2, [r3, #0]
 800519a:	e003      	b.n	80051a4 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800519c:	230f      	movs	r3, #15
 800519e:	18fb      	adds	r3, r7, r3
 80051a0:	2200      	movs	r2, #0
 80051a2:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80051a4:	230f      	movs	r3, #15
 80051a6:	18fb      	adds	r3, r7, r3
 80051a8:	781b      	ldrb	r3, [r3, #0]
}
 80051aa:	0018      	movs	r0, r3
 80051ac:	46bd      	mov	sp, r7
 80051ae:	b004      	add	sp, #16
 80051b0:	bd80      	pop	{r7, pc}

080051b2 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b082      	sub	sp, #8
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
 80051ba:	0008      	movs	r0, r1
 80051bc:	0011      	movs	r1, r2
 80051be:	1cbb      	adds	r3, r7, #2
 80051c0:	1c02      	adds	r2, r0, #0
 80051c2:	801a      	strh	r2, [r3, #0]
 80051c4:	1c7b      	adds	r3, r7, #1
 80051c6:	1c0a      	adds	r2, r1, #0
 80051c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80051ca:	1c7b      	adds	r3, r7, #1
 80051cc:	781b      	ldrb	r3, [r3, #0]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d004      	beq.n	80051dc <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80051d2:	1cbb      	adds	r3, r7, #2
 80051d4:	881a      	ldrh	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80051da:	e003      	b.n	80051e4 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80051dc:	1cbb      	adds	r3, r7, #2
 80051de:	881a      	ldrh	r2, [r3, #0]
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80051e4:	46c0      	nop			@ (mov r8, r8)
 80051e6:	46bd      	mov	sp, r7
 80051e8:	b002      	add	sp, #8
 80051ea:	bd80      	pop	{r7, pc}

080051ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e08f      	b.n	800531e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2241      	movs	r2, #65	@ 0x41
 8005202:	5c9b      	ldrb	r3, [r3, r2]
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d107      	bne.n	800521a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2240      	movs	r2, #64	@ 0x40
 800520e:	2100      	movs	r1, #0
 8005210:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	0018      	movs	r0, r3
 8005216:	f7fe ffcd 	bl	80041b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2241      	movs	r2, #65	@ 0x41
 800521e:	2124      	movs	r1, #36	@ 0x24
 8005220:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2101      	movs	r1, #1
 800522e:	438a      	bics	r2, r1
 8005230:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	493b      	ldr	r1, [pc, #236]	@ (8005328 <HAL_I2C_Init+0x13c>)
 800523c:	400a      	ands	r2, r1
 800523e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689a      	ldr	r2, [r3, #8]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4938      	ldr	r1, [pc, #224]	@ (800532c <HAL_I2C_Init+0x140>)
 800524c:	400a      	ands	r2, r1
 800524e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d108      	bne.n	800526a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	689a      	ldr	r2, [r3, #8]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2180      	movs	r1, #128	@ 0x80
 8005262:	0209      	lsls	r1, r1, #8
 8005264:	430a      	orrs	r2, r1
 8005266:	609a      	str	r2, [r3, #8]
 8005268:	e007      	b.n	800527a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	689a      	ldr	r2, [r3, #8]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	2184      	movs	r1, #132	@ 0x84
 8005274:	0209      	lsls	r1, r1, #8
 8005276:	430a      	orrs	r2, r1
 8005278:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	2b02      	cmp	r3, #2
 8005280:	d109      	bne.n	8005296 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	685a      	ldr	r2, [r3, #4]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2180      	movs	r1, #128	@ 0x80
 800528e:	0109      	lsls	r1, r1, #4
 8005290:	430a      	orrs	r2, r1
 8005292:	605a      	str	r2, [r3, #4]
 8005294:	e007      	b.n	80052a6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	685a      	ldr	r2, [r3, #4]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4923      	ldr	r1, [pc, #140]	@ (8005330 <HAL_I2C_Init+0x144>)
 80052a2:	400a      	ands	r2, r1
 80052a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4920      	ldr	r1, [pc, #128]	@ (8005334 <HAL_I2C_Init+0x148>)
 80052b2:	430a      	orrs	r2, r1
 80052b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68da      	ldr	r2, [r3, #12]
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	491a      	ldr	r1, [pc, #104]	@ (800532c <HAL_I2C_Init+0x140>)
 80052c2:	400a      	ands	r2, r1
 80052c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	691a      	ldr	r2, [r3, #16]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	69d9      	ldr	r1, [r3, #28]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a1a      	ldr	r2, [r3, #32]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	430a      	orrs	r2, r1
 80052ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2101      	movs	r1, #1
 80052fc:	430a      	orrs	r2, r1
 80052fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2241      	movs	r2, #65	@ 0x41
 800530a:	2120      	movs	r1, #32
 800530c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2242      	movs	r2, #66	@ 0x42
 8005318:	2100      	movs	r1, #0
 800531a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	0018      	movs	r0, r3
 8005320:	46bd      	mov	sp, r7
 8005322:	b002      	add	sp, #8
 8005324:	bd80      	pop	{r7, pc}
 8005326:	46c0      	nop			@ (mov r8, r8)
 8005328:	f0ffffff 	.word	0xf0ffffff
 800532c:	ffff7fff 	.word	0xffff7fff
 8005330:	fffff7ff 	.word	0xfffff7ff
 8005334:	02008000 	.word	0x02008000

08005338 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005338:	b590      	push	{r4, r7, lr}
 800533a:	b089      	sub	sp, #36	@ 0x24
 800533c:	af02      	add	r7, sp, #8
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	0008      	movs	r0, r1
 8005342:	607a      	str	r2, [r7, #4]
 8005344:	0019      	movs	r1, r3
 8005346:	230a      	movs	r3, #10
 8005348:	18fb      	adds	r3, r7, r3
 800534a:	1c02      	adds	r2, r0, #0
 800534c:	801a      	strh	r2, [r3, #0]
 800534e:	2308      	movs	r3, #8
 8005350:	18fb      	adds	r3, r7, r3
 8005352:	1c0a      	adds	r2, r1, #0
 8005354:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2241      	movs	r2, #65	@ 0x41
 800535a:	5c9b      	ldrb	r3, [r3, r2]
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b20      	cmp	r3, #32
 8005360:	d000      	beq.n	8005364 <HAL_I2C_Master_Transmit+0x2c>
 8005362:	e10a      	b.n	800557a <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2240      	movs	r2, #64	@ 0x40
 8005368:	5c9b      	ldrb	r3, [r3, r2]
 800536a:	2b01      	cmp	r3, #1
 800536c:	d101      	bne.n	8005372 <HAL_I2C_Master_Transmit+0x3a>
 800536e:	2302      	movs	r3, #2
 8005370:	e104      	b.n	800557c <HAL_I2C_Master_Transmit+0x244>
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2240      	movs	r2, #64	@ 0x40
 8005376:	2101      	movs	r1, #1
 8005378:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800537a:	f7ff fb01 	bl	8004980 <HAL_GetTick>
 800537e:	0003      	movs	r3, r0
 8005380:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005382:	2380      	movs	r3, #128	@ 0x80
 8005384:	0219      	lsls	r1, r3, #8
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	2319      	movs	r3, #25
 800538e:	2201      	movs	r2, #1
 8005390:	f001 f82c 	bl	80063ec <I2C_WaitOnFlagUntilTimeout>
 8005394:	1e03      	subs	r3, r0, #0
 8005396:	d001      	beq.n	800539c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	e0ef      	b.n	800557c <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2241      	movs	r2, #65	@ 0x41
 80053a0:	2121      	movs	r1, #33	@ 0x21
 80053a2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2242      	movs	r2, #66	@ 0x42
 80053a8:	2110      	movs	r1, #16
 80053aa:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2200      	movs	r2, #0
 80053b0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2208      	movs	r2, #8
 80053bc:	18ba      	adds	r2, r7, r2
 80053be:	8812      	ldrh	r2, [r2, #0]
 80053c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2bff      	cmp	r3, #255	@ 0xff
 80053d0:	d906      	bls.n	80053e0 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	22ff      	movs	r2, #255	@ 0xff
 80053d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80053d8:	2380      	movs	r3, #128	@ 0x80
 80053da:	045b      	lsls	r3, r3, #17
 80053dc:	617b      	str	r3, [r7, #20]
 80053de:	e007      	b.n	80053f0 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80053ea:	2380      	movs	r3, #128	@ 0x80
 80053ec:	049b      	lsls	r3, r3, #18
 80053ee:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d027      	beq.n	8005448 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053fc:	781a      	ldrb	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	1c5a      	adds	r2, r3, #1
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005412:	b29b      	uxth	r3, r3
 8005414:	3b01      	subs	r3, #1
 8005416:	b29a      	uxth	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005420:	3b01      	subs	r3, #1
 8005422:	b29a      	uxth	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800542c:	b2db      	uxtb	r3, r3
 800542e:	3301      	adds	r3, #1
 8005430:	b2da      	uxtb	r2, r3
 8005432:	697c      	ldr	r4, [r7, #20]
 8005434:	230a      	movs	r3, #10
 8005436:	18fb      	adds	r3, r7, r3
 8005438:	8819      	ldrh	r1, [r3, #0]
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	4b51      	ldr	r3, [pc, #324]	@ (8005584 <HAL_I2C_Master_Transmit+0x24c>)
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	0023      	movs	r3, r4
 8005442:	f001 fa4b 	bl	80068dc <I2C_TransferConfig>
 8005446:	e06f      	b.n	8005528 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800544c:	b2da      	uxtb	r2, r3
 800544e:	697c      	ldr	r4, [r7, #20]
 8005450:	230a      	movs	r3, #10
 8005452:	18fb      	adds	r3, r7, r3
 8005454:	8819      	ldrh	r1, [r3, #0]
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	4b4a      	ldr	r3, [pc, #296]	@ (8005584 <HAL_I2C_Master_Transmit+0x24c>)
 800545a:	9300      	str	r3, [sp, #0]
 800545c:	0023      	movs	r3, r4
 800545e:	f001 fa3d 	bl	80068dc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005462:	e061      	b.n	8005528 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005464:	693a      	ldr	r2, [r7, #16]
 8005466:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	0018      	movs	r0, r3
 800546c:	f001 f816 	bl	800649c <I2C_WaitOnTXISFlagUntilTimeout>
 8005470:	1e03      	subs	r3, r0, #0
 8005472:	d001      	beq.n	8005478 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e081      	b.n	800557c <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	781a      	ldrb	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005488:	1c5a      	adds	r2, r3, #1
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005492:	b29b      	uxth	r3, r3
 8005494:	3b01      	subs	r3, #1
 8005496:	b29a      	uxth	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a0:	3b01      	subs	r3, #1
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d03a      	beq.n	8005528 <HAL_I2C_Master_Transmit+0x1f0>
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d136      	bne.n	8005528 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80054ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	693b      	ldr	r3, [r7, #16]
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	0013      	movs	r3, r2
 80054c4:	2200      	movs	r2, #0
 80054c6:	2180      	movs	r1, #128	@ 0x80
 80054c8:	f000 ff90 	bl	80063ec <I2C_WaitOnFlagUntilTimeout>
 80054cc:	1e03      	subs	r3, r0, #0
 80054ce:	d001      	beq.n	80054d4 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e053      	b.n	800557c <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2bff      	cmp	r3, #255	@ 0xff
 80054dc:	d911      	bls.n	8005502 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	22ff      	movs	r2, #255	@ 0xff
 80054e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054e8:	b2da      	uxtb	r2, r3
 80054ea:	2380      	movs	r3, #128	@ 0x80
 80054ec:	045c      	lsls	r4, r3, #17
 80054ee:	230a      	movs	r3, #10
 80054f0:	18fb      	adds	r3, r7, r3
 80054f2:	8819      	ldrh	r1, [r3, #0]
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	2300      	movs	r3, #0
 80054f8:	9300      	str	r3, [sp, #0]
 80054fa:	0023      	movs	r3, r4
 80054fc:	f001 f9ee 	bl	80068dc <I2C_TransferConfig>
 8005500:	e012      	b.n	8005528 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005510:	b2da      	uxtb	r2, r3
 8005512:	2380      	movs	r3, #128	@ 0x80
 8005514:	049c      	lsls	r4, r3, #18
 8005516:	230a      	movs	r3, #10
 8005518:	18fb      	adds	r3, r7, r3
 800551a:	8819      	ldrh	r1, [r3, #0]
 800551c:	68f8      	ldr	r0, [r7, #12]
 800551e:	2300      	movs	r3, #0
 8005520:	9300      	str	r3, [sp, #0]
 8005522:	0023      	movs	r3, r4
 8005524:	f001 f9da 	bl	80068dc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800552c:	b29b      	uxth	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d198      	bne.n	8005464 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	0018      	movs	r0, r3
 800553a:	f000 fff5 	bl	8006528 <I2C_WaitOnSTOPFlagUntilTimeout>
 800553e:	1e03      	subs	r3, r0, #0
 8005540:	d001      	beq.n	8005546 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e01a      	b.n	800557c <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2220      	movs	r2, #32
 800554c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	490b      	ldr	r1, [pc, #44]	@ (8005588 <HAL_I2C_Master_Transmit+0x250>)
 800555a:	400a      	ands	r2, r1
 800555c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2241      	movs	r2, #65	@ 0x41
 8005562:	2120      	movs	r1, #32
 8005564:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2242      	movs	r2, #66	@ 0x42
 800556a:	2100      	movs	r1, #0
 800556c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2240      	movs	r2, #64	@ 0x40
 8005572:	2100      	movs	r1, #0
 8005574:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005576:	2300      	movs	r3, #0
 8005578:	e000      	b.n	800557c <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800557a:	2302      	movs	r3, #2
  }
}
 800557c:	0018      	movs	r0, r3
 800557e:	46bd      	mov	sp, r7
 8005580:	b007      	add	sp, #28
 8005582:	bd90      	pop	{r4, r7, pc}
 8005584:	80002000 	.word	0x80002000
 8005588:	fe00e800 	.word	0xfe00e800

0800558c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800558c:	b590      	push	{r4, r7, lr}
 800558e:	b089      	sub	sp, #36	@ 0x24
 8005590:	af02      	add	r7, sp, #8
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	0008      	movs	r0, r1
 8005596:	607a      	str	r2, [r7, #4]
 8005598:	0019      	movs	r1, r3
 800559a:	230a      	movs	r3, #10
 800559c:	18fb      	adds	r3, r7, r3
 800559e:	1c02      	adds	r2, r0, #0
 80055a0:	801a      	strh	r2, [r3, #0]
 80055a2:	2308      	movs	r3, #8
 80055a4:	18fb      	adds	r3, r7, r3
 80055a6:	1c0a      	adds	r2, r1, #0
 80055a8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2241      	movs	r2, #65	@ 0x41
 80055ae:	5c9b      	ldrb	r3, [r3, r2]
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b20      	cmp	r3, #32
 80055b4:	d000      	beq.n	80055b8 <HAL_I2C_Master_Receive+0x2c>
 80055b6:	e0e8      	b.n	800578a <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2240      	movs	r2, #64	@ 0x40
 80055bc:	5c9b      	ldrb	r3, [r3, r2]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_I2C_Master_Receive+0x3a>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e0e2      	b.n	800578c <HAL_I2C_Master_Receive+0x200>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2240      	movs	r2, #64	@ 0x40
 80055ca:	2101      	movs	r1, #1
 80055cc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80055ce:	f7ff f9d7 	bl	8004980 <HAL_GetTick>
 80055d2:	0003      	movs	r3, r0
 80055d4:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80055d6:	2380      	movs	r3, #128	@ 0x80
 80055d8:	0219      	lsls	r1, r3, #8
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	697b      	ldr	r3, [r7, #20]
 80055de:	9300      	str	r3, [sp, #0]
 80055e0:	2319      	movs	r3, #25
 80055e2:	2201      	movs	r2, #1
 80055e4:	f000 ff02 	bl	80063ec <I2C_WaitOnFlagUntilTimeout>
 80055e8:	1e03      	subs	r3, r0, #0
 80055ea:	d001      	beq.n	80055f0 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e0cd      	b.n	800578c <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2241      	movs	r2, #65	@ 0x41
 80055f4:	2122      	movs	r1, #34	@ 0x22
 80055f6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2242      	movs	r2, #66	@ 0x42
 80055fc:	2110      	movs	r1, #16
 80055fe:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2208      	movs	r2, #8
 8005610:	18ba      	adds	r2, r7, r2
 8005612:	8812      	ldrh	r2, [r2, #0]
 8005614:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005620:	b29b      	uxth	r3, r3
 8005622:	2bff      	cmp	r3, #255	@ 0xff
 8005624:	d911      	bls.n	800564a <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = 1U;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2201      	movs	r2, #1
 800562a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005630:	b2da      	uxtb	r2, r3
 8005632:	2380      	movs	r3, #128	@ 0x80
 8005634:	045c      	lsls	r4, r3, #17
 8005636:	230a      	movs	r3, #10
 8005638:	18fb      	adds	r3, r7, r3
 800563a:	8819      	ldrh	r1, [r3, #0]
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	4b55      	ldr	r3, [pc, #340]	@ (8005794 <HAL_I2C_Master_Receive+0x208>)
 8005640:	9300      	str	r3, [sp, #0]
 8005642:	0023      	movs	r3, r4
 8005644:	f001 f94a 	bl	80068dc <I2C_TransferConfig>
 8005648:	e076      	b.n	8005738 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800564e:	b29a      	uxth	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005658:	b2da      	uxtb	r2, r3
 800565a:	2380      	movs	r3, #128	@ 0x80
 800565c:	049c      	lsls	r4, r3, #18
 800565e:	230a      	movs	r3, #10
 8005660:	18fb      	adds	r3, r7, r3
 8005662:	8819      	ldrh	r1, [r3, #0]
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	4b4b      	ldr	r3, [pc, #300]	@ (8005794 <HAL_I2C_Master_Receive+0x208>)
 8005668:	9300      	str	r3, [sp, #0]
 800566a:	0023      	movs	r3, r4
 800566c:	f001 f936 	bl	80068dc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005670:	e062      	b.n	8005738 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	0018      	movs	r0, r3
 800567a:	f000 ff99 	bl	80065b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800567e:	1e03      	subs	r3, r0, #0
 8005680:	d001      	beq.n	8005686 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e082      	b.n	800578c <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005698:	1c5a      	adds	r2, r3, #1
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056a2:	3b01      	subs	r3, #1
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b01      	subs	r3, #1
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056bc:	b29b      	uxth	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d03a      	beq.n	8005738 <HAL_I2C_Master_Receive+0x1ac>
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d136      	bne.n	8005738 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80056ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80056cc:	68f8      	ldr	r0, [r7, #12]
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	9300      	str	r3, [sp, #0]
 80056d2:	0013      	movs	r3, r2
 80056d4:	2200      	movs	r2, #0
 80056d6:	2180      	movs	r1, #128	@ 0x80
 80056d8:	f000 fe88 	bl	80063ec <I2C_WaitOnFlagUntilTimeout>
 80056dc:	1e03      	subs	r3, r0, #0
 80056de:	d001      	beq.n	80056e4 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e053      	b.n	800578c <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	2bff      	cmp	r3, #255	@ 0xff
 80056ec:	d911      	bls.n	8005712 <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	22ff      	movs	r2, #255	@ 0xff
 80056f2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056f8:	b2da      	uxtb	r2, r3
 80056fa:	2380      	movs	r3, #128	@ 0x80
 80056fc:	045c      	lsls	r4, r3, #17
 80056fe:	230a      	movs	r3, #10
 8005700:	18fb      	adds	r3, r7, r3
 8005702:	8819      	ldrh	r1, [r3, #0]
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	2300      	movs	r3, #0
 8005708:	9300      	str	r3, [sp, #0]
 800570a:	0023      	movs	r3, r4
 800570c:	f001 f8e6 	bl	80068dc <I2C_TransferConfig>
 8005710:	e012      	b.n	8005738 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005716:	b29a      	uxth	r2, r3
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005720:	b2da      	uxtb	r2, r3
 8005722:	2380      	movs	r3, #128	@ 0x80
 8005724:	049c      	lsls	r4, r3, #18
 8005726:	230a      	movs	r3, #10
 8005728:	18fb      	adds	r3, r7, r3
 800572a:	8819      	ldrh	r1, [r3, #0]
 800572c:	68f8      	ldr	r0, [r7, #12]
 800572e:	2300      	movs	r3, #0
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	0023      	movs	r3, r4
 8005734:	f001 f8d2 	bl	80068dc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573c:	b29b      	uxth	r3, r3
 800573e:	2b00      	cmp	r3, #0
 8005740:	d197      	bne.n	8005672 <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	0018      	movs	r0, r3
 800574a:	f000 feed 	bl	8006528 <I2C_WaitOnSTOPFlagUntilTimeout>
 800574e:	1e03      	subs	r3, r0, #0
 8005750:	d001      	beq.n	8005756 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e01a      	b.n	800578c <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2220      	movs	r2, #32
 800575c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	685a      	ldr	r2, [r3, #4]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	490b      	ldr	r1, [pc, #44]	@ (8005798 <HAL_I2C_Master_Receive+0x20c>)
 800576a:	400a      	ands	r2, r1
 800576c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2241      	movs	r2, #65	@ 0x41
 8005772:	2120      	movs	r1, #32
 8005774:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2242      	movs	r2, #66	@ 0x42
 800577a:	2100      	movs	r1, #0
 800577c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2240      	movs	r2, #64	@ 0x40
 8005782:	2100      	movs	r1, #0
 8005784:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005786:	2300      	movs	r3, #0
 8005788:	e000      	b.n	800578c <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 800578a:	2302      	movs	r3, #2
  }
}
 800578c:	0018      	movs	r0, r3
 800578e:	46bd      	mov	sp, r7
 8005790:	b007      	add	sp, #28
 8005792:	bd90      	pop	{r4, r7, pc}
 8005794:	80002400 	.word	0x80002400
 8005798:	fe00e800 	.word	0xfe00e800

0800579c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	699b      	ldr	r3, [r3, #24]
 80057aa:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d005      	beq.n	80057c8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057c0:	68ba      	ldr	r2, [r7, #8]
 80057c2:	68f9      	ldr	r1, [r7, #12]
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	4798      	blx	r3
  }
}
 80057c8:	46c0      	nop			@ (mov r8, r8)
 80057ca:	46bd      	mov	sp, r7
 80057cc:	b004      	add	sp, #16
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80057d0:	b580      	push	{r7, lr}
 80057d2:	b086      	sub	sp, #24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	0a1b      	lsrs	r3, r3, #8
 80057ec:	001a      	movs	r2, r3
 80057ee:	2301      	movs	r3, #1
 80057f0:	4013      	ands	r3, r2
 80057f2:	d010      	beq.n	8005816 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	09db      	lsrs	r3, r3, #7
 80057f8:	001a      	movs	r2, r3
 80057fa:	2301      	movs	r3, #1
 80057fc:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80057fe:	d00a      	beq.n	8005816 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005804:	2201      	movs	r2, #1
 8005806:	431a      	orrs	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2280      	movs	r2, #128	@ 0x80
 8005812:	0052      	lsls	r2, r2, #1
 8005814:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	0a9b      	lsrs	r3, r3, #10
 800581a:	001a      	movs	r2, r3
 800581c:	2301      	movs	r3, #1
 800581e:	4013      	ands	r3, r2
 8005820:	d010      	beq.n	8005844 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	09db      	lsrs	r3, r3, #7
 8005826:	001a      	movs	r2, r3
 8005828:	2301      	movs	r3, #1
 800582a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800582c:	d00a      	beq.n	8005844 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005832:	2208      	movs	r2, #8
 8005834:	431a      	orrs	r2, r3
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2280      	movs	r2, #128	@ 0x80
 8005840:	00d2      	lsls	r2, r2, #3
 8005842:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	0a5b      	lsrs	r3, r3, #9
 8005848:	001a      	movs	r2, r3
 800584a:	2301      	movs	r3, #1
 800584c:	4013      	ands	r3, r2
 800584e:	d010      	beq.n	8005872 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	09db      	lsrs	r3, r3, #7
 8005854:	001a      	movs	r2, r3
 8005856:	2301      	movs	r3, #1
 8005858:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800585a:	d00a      	beq.n	8005872 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005860:	2202      	movs	r2, #2
 8005862:	431a      	orrs	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2280      	movs	r2, #128	@ 0x80
 800586e:	0092      	lsls	r2, r2, #2
 8005870:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005876:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	220b      	movs	r2, #11
 800587c:	4013      	ands	r3, r2
 800587e:	d005      	beq.n	800588c <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	0011      	movs	r1, r2
 8005886:	0018      	movs	r0, r3
 8005888:	f000 fc44 	bl	8006114 <I2C_ITError>
  }
}
 800588c:	46c0      	nop			@ (mov r8, r8)
 800588e:	46bd      	mov	sp, r7
 8005890:	b006      	add	sp, #24
 8005892:	bd80      	pop	{r7, pc}

08005894 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800589c:	46c0      	nop			@ (mov r8, r8)
 800589e:	46bd      	mov	sp, r7
 80058a0:	b002      	add	sp, #8
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80058ac:	46c0      	nop			@ (mov r8, r8)
 80058ae:	46bd      	mov	sp, r7
 80058b0:	b002      	add	sp, #8
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b082      	sub	sp, #8
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	0008      	movs	r0, r1
 80058be:	0011      	movs	r1, r2
 80058c0:	1cfb      	adds	r3, r7, #3
 80058c2:	1c02      	adds	r2, r0, #0
 80058c4:	701a      	strb	r2, [r3, #0]
 80058c6:	003b      	movs	r3, r7
 80058c8:	1c0a      	adds	r2, r1, #0
 80058ca:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80058cc:	46c0      	nop			@ (mov r8, r8)
 80058ce:	46bd      	mov	sp, r7
 80058d0:	b002      	add	sp, #8
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80058dc:	46c0      	nop			@ (mov r8, r8)
 80058de:	46bd      	mov	sp, r7
 80058e0:	b002      	add	sp, #8
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80058ec:	46c0      	nop			@ (mov r8, r8)
 80058ee:	46bd      	mov	sp, r7
 80058f0:	b002      	add	sp, #8
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80058fc:	46c0      	nop			@ (mov r8, r8)
 80058fe:	46bd      	mov	sp, r7
 8005900:	b002      	add	sp, #8
 8005902:	bd80      	pop	{r7, pc}

08005904 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005914:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2240      	movs	r2, #64	@ 0x40
 800591e:	5c9b      	ldrb	r3, [r3, r2]
 8005920:	2b01      	cmp	r3, #1
 8005922:	d101      	bne.n	8005928 <I2C_Slave_ISR_IT+0x24>
 8005924:	2302      	movs	r3, #2
 8005926:	e0fb      	b.n	8005b20 <I2C_Slave_ISR_IT+0x21c>
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2240      	movs	r2, #64	@ 0x40
 800592c:	2101      	movs	r1, #1
 800592e:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	095b      	lsrs	r3, r3, #5
 8005934:	001a      	movs	r2, r3
 8005936:	2301      	movs	r3, #1
 8005938:	4013      	ands	r3, r2
 800593a:	d00c      	beq.n	8005956 <I2C_Slave_ISR_IT+0x52>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	095b      	lsrs	r3, r3, #5
 8005940:	001a      	movs	r2, r3
 8005942:	2301      	movs	r3, #1
 8005944:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005946:	d006      	beq.n	8005956 <I2C_Slave_ISR_IT+0x52>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005948:	693a      	ldr	r2, [r7, #16]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	0011      	movs	r1, r2
 800594e:	0018      	movs	r0, r3
 8005950:	f000 f9f6 	bl	8005d40 <I2C_ITSlaveCplt>
 8005954:	e0df      	b.n	8005b16 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	091b      	lsrs	r3, r3, #4
 800595a:	001a      	movs	r2, r3
 800595c:	2301      	movs	r3, #1
 800595e:	4013      	ands	r3, r2
 8005960:	d054      	beq.n	8005a0c <I2C_Slave_ISR_IT+0x108>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	091b      	lsrs	r3, r3, #4
 8005966:	001a      	movs	r2, r3
 8005968:	2301      	movs	r3, #1
 800596a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800596c:	d04e      	beq.n	8005a0c <I2C_Slave_ISR_IT+0x108>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005972:	b29b      	uxth	r3, r3
 8005974:	2b00      	cmp	r3, #0
 8005976:	d12d      	bne.n	80059d4 <I2C_Slave_ISR_IT+0xd0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2241      	movs	r2, #65	@ 0x41
 800597c:	5c9b      	ldrb	r3, [r3, r2]
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b28      	cmp	r3, #40	@ 0x28
 8005982:	d10b      	bne.n	800599c <I2C_Slave_ISR_IT+0x98>
 8005984:	697a      	ldr	r2, [r7, #20]
 8005986:	2380      	movs	r3, #128	@ 0x80
 8005988:	049b      	lsls	r3, r3, #18
 800598a:	429a      	cmp	r2, r3
 800598c:	d106      	bne.n	800599c <I2C_Slave_ISR_IT+0x98>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	0011      	movs	r1, r2
 8005994:	0018      	movs	r0, r3
 8005996:	f000 fb63 	bl	8006060 <I2C_ITListenCplt>
 800599a:	e036      	b.n	8005a0a <I2C_Slave_ISR_IT+0x106>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2241      	movs	r2, #65	@ 0x41
 80059a0:	5c9b      	ldrb	r3, [r3, r2]
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b29      	cmp	r3, #41	@ 0x29
 80059a6:	d110      	bne.n	80059ca <I2C_Slave_ISR_IT+0xc6>
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	4a5f      	ldr	r2, [pc, #380]	@ (8005b28 <I2C_Slave_ISR_IT+0x224>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d00c      	beq.n	80059ca <I2C_Slave_ISR_IT+0xc6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2210      	movs	r2, #16
 80059b6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	0018      	movs	r0, r3
 80059bc:	f000 fcd5 	bl	800636a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	0018      	movs	r0, r3
 80059c4:	f000 f956 	bl	8005c74 <I2C_ITSlaveSeqCplt>
 80059c8:	e01f      	b.n	8005a0a <I2C_Slave_ISR_IT+0x106>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2210      	movs	r2, #16
 80059d0:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80059d2:	e09d      	b.n	8005b10 <I2C_Slave_ISR_IT+0x20c>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2210      	movs	r2, #16
 80059da:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059e0:	2204      	movs	r2, #4
 80059e2:	431a      	orrs	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d005      	beq.n	80059fa <I2C_Slave_ISR_IT+0xf6>
 80059ee:	697a      	ldr	r2, [r7, #20]
 80059f0:	2380      	movs	r3, #128	@ 0x80
 80059f2:	045b      	lsls	r3, r3, #17
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d000      	beq.n	80059fa <I2C_Slave_ISR_IT+0xf6>
 80059f8:	e08a      	b.n	8005b10 <I2C_Slave_ISR_IT+0x20c>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	0011      	movs	r1, r2
 8005a02:	0018      	movs	r0, r3
 8005a04:	f000 fb86 	bl	8006114 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005a08:	e082      	b.n	8005b10 <I2C_Slave_ISR_IT+0x20c>
 8005a0a:	e081      	b.n	8005b10 <I2C_Slave_ISR_IT+0x20c>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	089b      	lsrs	r3, r3, #2
 8005a10:	001a      	movs	r2, r3
 8005a12:	2301      	movs	r3, #1
 8005a14:	4013      	ands	r3, r2
 8005a16:	d031      	beq.n	8005a7c <I2C_Slave_ISR_IT+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	089b      	lsrs	r3, r3, #2
 8005a1c:	001a      	movs	r2, r3
 8005a1e:	2301      	movs	r3, #1
 8005a20:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005a22:	d02b      	beq.n	8005a7c <I2C_Slave_ISR_IT+0x178>
  {
    if (hi2c->XferCount > 0U)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d018      	beq.n	8005a60 <I2C_Slave_ISR_IT+0x15c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a38:	b2d2      	uxtb	r2, r2
 8005a3a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a40:	1c5a      	adds	r2, r3, #1
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a4a:	3b01      	subs	r3, #1
 8005a4c:	b29a      	uxth	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d154      	bne.n	8005b14 <I2C_Slave_ISR_IT+0x210>
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	4a2e      	ldr	r2, [pc, #184]	@ (8005b28 <I2C_Slave_ISR_IT+0x224>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d050      	beq.n	8005b14 <I2C_Slave_ISR_IT+0x210>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	0018      	movs	r0, r3
 8005a76:	f000 f8fd 	bl	8005c74 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005a7a:	e04b      	b.n	8005b14 <I2C_Slave_ISR_IT+0x210>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	08db      	lsrs	r3, r3, #3
 8005a80:	001a      	movs	r2, r3
 8005a82:	2301      	movs	r3, #1
 8005a84:	4013      	ands	r3, r2
 8005a86:	d00c      	beq.n	8005aa2 <I2C_Slave_ISR_IT+0x19e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	08db      	lsrs	r3, r3, #3
 8005a8c:	001a      	movs	r2, r3
 8005a8e:	2301      	movs	r3, #1
 8005a90:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005a92:	d006      	beq.n	8005aa2 <I2C_Slave_ISR_IT+0x19e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	0011      	movs	r1, r2
 8005a9a:	0018      	movs	r0, r3
 8005a9c:	f000 f846 	bl	8005b2c <I2C_ITAddrCplt>
 8005aa0:	e039      	b.n	8005b16 <I2C_Slave_ISR_IT+0x212>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	085b      	lsrs	r3, r3, #1
 8005aa6:	001a      	movs	r2, r3
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	4013      	ands	r3, r2
 8005aac:	d033      	beq.n	8005b16 <I2C_Slave_ISR_IT+0x212>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	085b      	lsrs	r3, r3, #1
 8005ab2:	001a      	movs	r2, r3
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005ab8:	d02d      	beq.n	8005b16 <I2C_Slave_ISR_IT+0x212>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005abe:	b29b      	uxth	r3, r3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d018      	beq.n	8005af6 <I2C_Slave_ISR_IT+0x1f2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac8:	781a      	ldrb	r2, [r3, #0]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad4:	1c5a      	adds	r2, r3, #1
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aec:	3b01      	subs	r3, #1
 8005aee:	b29a      	uxth	r2, r3
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005af4:	e00f      	b.n	8005b16 <I2C_Slave_ISR_IT+0x212>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	2380      	movs	r3, #128	@ 0x80
 8005afa:	045b      	lsls	r3, r3, #17
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d002      	beq.n	8005b06 <I2C_Slave_ISR_IT+0x202>
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d107      	bne.n	8005b16 <I2C_Slave_ISR_IT+0x212>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	0018      	movs	r0, r3
 8005b0a:	f000 f8b3 	bl	8005c74 <I2C_ITSlaveSeqCplt>
 8005b0e:	e002      	b.n	8005b16 <I2C_Slave_ISR_IT+0x212>
    if (hi2c->XferCount == 0U)
 8005b10:	46c0      	nop			@ (mov r8, r8)
 8005b12:	e000      	b.n	8005b16 <I2C_Slave_ISR_IT+0x212>
    if ((hi2c->XferCount == 0U) && \
 8005b14:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2240      	movs	r2, #64	@ 0x40
 8005b1a:	2100      	movs	r1, #0
 8005b1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b1e:	2300      	movs	r3, #0
}
 8005b20:	0018      	movs	r0, r3
 8005b22:	46bd      	mov	sp, r7
 8005b24:	b006      	add	sp, #24
 8005b26:	bd80      	pop	{r7, pc}
 8005b28:	ffff0000 	.word	0xffff0000

08005b2c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005b2c:	b5b0      	push	{r4, r5, r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2241      	movs	r2, #65	@ 0x41
 8005b3a:	5c9b      	ldrb	r3, [r3, r2]
 8005b3c:	b2db      	uxtb	r3, r3
 8005b3e:	001a      	movs	r2, r3
 8005b40:	2328      	movs	r3, #40	@ 0x28
 8005b42:	4013      	ands	r3, r2
 8005b44:	2b28      	cmp	r3, #40	@ 0x28
 8005b46:	d000      	beq.n	8005b4a <I2C_ITAddrCplt+0x1e>
 8005b48:	e088      	b.n	8005c5c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	0c1b      	lsrs	r3, r3, #16
 8005b52:	b2da      	uxtb	r2, r3
 8005b54:	250f      	movs	r5, #15
 8005b56:	197b      	adds	r3, r7, r5
 8005b58:	2101      	movs	r1, #1
 8005b5a:	400a      	ands	r2, r1
 8005b5c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	0c1b      	lsrs	r3, r3, #16
 8005b66:	b29a      	uxth	r2, r3
 8005b68:	200c      	movs	r0, #12
 8005b6a:	183b      	adds	r3, r7, r0
 8005b6c:	21fe      	movs	r1, #254	@ 0xfe
 8005b6e:	400a      	ands	r2, r1
 8005b70:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	b29a      	uxth	r2, r3
 8005b7a:	240a      	movs	r4, #10
 8005b7c:	193b      	adds	r3, r7, r4
 8005b7e:	0592      	lsls	r2, r2, #22
 8005b80:	0d92      	lsrs	r2, r2, #22
 8005b82:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68db      	ldr	r3, [r3, #12]
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	2308      	movs	r3, #8
 8005b8e:	18fb      	adds	r3, r7, r3
 8005b90:	21fe      	movs	r1, #254	@ 0xfe
 8005b92:	400a      	ands	r2, r1
 8005b94:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d148      	bne.n	8005c30 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005b9e:	0021      	movs	r1, r4
 8005ba0:	187b      	adds	r3, r7, r1
 8005ba2:	881b      	ldrh	r3, [r3, #0]
 8005ba4:	09db      	lsrs	r3, r3, #7
 8005ba6:	b29a      	uxth	r2, r3
 8005ba8:	183b      	adds	r3, r7, r0
 8005baa:	881b      	ldrh	r3, [r3, #0]
 8005bac:	4053      	eors	r3, r2
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	001a      	movs	r2, r3
 8005bb2:	2306      	movs	r3, #6
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	d120      	bne.n	8005bfa <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8005bb8:	183b      	adds	r3, r7, r0
 8005bba:	187a      	adds	r2, r7, r1
 8005bbc:	8812      	ldrh	r2, [r2, #0]
 8005bbe:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bc4:	1c5a      	adds	r2, r3, #1
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d14c      	bne.n	8005c6c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2208      	movs	r2, #8
 8005bde:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2240      	movs	r2, #64	@ 0x40
 8005be4:	2100      	movs	r1, #0
 8005be6:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005be8:	183b      	adds	r3, r7, r0
 8005bea:	881a      	ldrh	r2, [r3, #0]
 8005bec:	197b      	adds	r3, r7, r5
 8005bee:	7819      	ldrb	r1, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	0018      	movs	r0, r3
 8005bf4:	f7ff fe5e 	bl	80058b4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005bf8:	e038      	b.n	8005c6c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8005bfa:	240c      	movs	r4, #12
 8005bfc:	193b      	adds	r3, r7, r4
 8005bfe:	2208      	movs	r2, #8
 8005c00:	18ba      	adds	r2, r7, r2
 8005c02:	8812      	ldrh	r2, [r2, #0]
 8005c04:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005c06:	2380      	movs	r3, #128	@ 0x80
 8005c08:	021a      	lsls	r2, r3, #8
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	0011      	movs	r1, r2
 8005c0e:	0018      	movs	r0, r3
 8005c10:	f000 fe9e 	bl	8006950 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2240      	movs	r2, #64	@ 0x40
 8005c18:	2100      	movs	r1, #0
 8005c1a:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005c1c:	193b      	adds	r3, r7, r4
 8005c1e:	881a      	ldrh	r2, [r3, #0]
 8005c20:	230f      	movs	r3, #15
 8005c22:	18fb      	adds	r3, r7, r3
 8005c24:	7819      	ldrb	r1, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	0018      	movs	r0, r3
 8005c2a:	f7ff fe43 	bl	80058b4 <HAL_I2C_AddrCallback>
}
 8005c2e:	e01d      	b.n	8005c6c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005c30:	2380      	movs	r3, #128	@ 0x80
 8005c32:	021a      	lsls	r2, r3, #8
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	0011      	movs	r1, r2
 8005c38:	0018      	movs	r0, r3
 8005c3a:	f000 fe89 	bl	8006950 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2240      	movs	r2, #64	@ 0x40
 8005c42:	2100      	movs	r1, #0
 8005c44:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005c46:	230c      	movs	r3, #12
 8005c48:	18fb      	adds	r3, r7, r3
 8005c4a:	881a      	ldrh	r2, [r3, #0]
 8005c4c:	230f      	movs	r3, #15
 8005c4e:	18fb      	adds	r3, r7, r3
 8005c50:	7819      	ldrb	r1, [r3, #0]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	0018      	movs	r0, r3
 8005c56:	f7ff fe2d 	bl	80058b4 <HAL_I2C_AddrCallback>
}
 8005c5a:	e007      	b.n	8005c6c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2208      	movs	r2, #8
 8005c62:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2240      	movs	r2, #64	@ 0x40
 8005c68:	2100      	movs	r1, #0
 8005c6a:	5499      	strb	r1, [r3, r2]
}
 8005c6c:	46c0      	nop			@ (mov r8, r8)
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	b004      	add	sp, #16
 8005c72:	bdb0      	pop	{r4, r5, r7, pc}

08005c74 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b084      	sub	sp, #16
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2242      	movs	r2, #66	@ 0x42
 8005c88:	2100      	movs	r1, #0
 8005c8a:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	0b9b      	lsrs	r3, r3, #14
 8005c90:	001a      	movs	r2, r3
 8005c92:	2301      	movs	r3, #1
 8005c94:	4013      	ands	r3, r2
 8005c96:	d008      	beq.n	8005caa <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4925      	ldr	r1, [pc, #148]	@ (8005d38 <I2C_ITSlaveSeqCplt+0xc4>)
 8005ca4:	400a      	ands	r2, r1
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	e00d      	b.n	8005cc6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	0bdb      	lsrs	r3, r3, #15
 8005cae:	001a      	movs	r2, r3
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	d007      	beq.n	8005cc6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	491e      	ldr	r1, [pc, #120]	@ (8005d3c <I2C_ITSlaveSeqCplt+0xc8>)
 8005cc2:	400a      	ands	r2, r1
 8005cc4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2241      	movs	r2, #65	@ 0x41
 8005cca:	5c9b      	ldrb	r3, [r3, r2]
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b29      	cmp	r3, #41	@ 0x29
 8005cd0:	d114      	bne.n	8005cfc <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2241      	movs	r2, #65	@ 0x41
 8005cd6:	2128      	movs	r1, #40	@ 0x28
 8005cd8:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2221      	movs	r2, #33	@ 0x21
 8005cde:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	0018      	movs	r0, r3
 8005ce6:	f000 fe33 	bl	8006950 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2240      	movs	r2, #64	@ 0x40
 8005cee:	2100      	movs	r1, #0
 8005cf0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	0018      	movs	r0, r3
 8005cf6:	f7ff fdcd 	bl	8005894 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005cfa:	e019      	b.n	8005d30 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2241      	movs	r2, #65	@ 0x41
 8005d00:	5c9b      	ldrb	r3, [r3, r2]
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d06:	d113      	bne.n	8005d30 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2241      	movs	r2, #65	@ 0x41
 8005d0c:	2128      	movs	r1, #40	@ 0x28
 8005d0e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2222      	movs	r2, #34	@ 0x22
 8005d14:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2102      	movs	r1, #2
 8005d1a:	0018      	movs	r0, r3
 8005d1c:	f000 fe18 	bl	8006950 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2240      	movs	r2, #64	@ 0x40
 8005d24:	2100      	movs	r1, #0
 8005d26:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	0018      	movs	r0, r3
 8005d2c:	f7ff fdba 	bl	80058a4 <HAL_I2C_SlaveRxCpltCallback>
}
 8005d30:	46c0      	nop			@ (mov r8, r8)
 8005d32:	46bd      	mov	sp, r7
 8005d34:	b004      	add	sp, #16
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	ffffbfff 	.word	0xffffbfff
 8005d3c:	ffff7fff 	.word	0xffff7fff

08005d40 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005d5c:	200b      	movs	r0, #11
 8005d5e:	183b      	adds	r3, r7, r0
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	2141      	movs	r1, #65	@ 0x41
 8005d64:	5c52      	ldrb	r2, [r2, r1]
 8005d66:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2220      	movs	r2, #32
 8005d6e:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005d70:	183b      	adds	r3, r7, r0
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	2b21      	cmp	r3, #33	@ 0x21
 8005d76:	d003      	beq.n	8005d80 <I2C_ITSlaveCplt+0x40>
 8005d78:	183b      	adds	r3, r7, r0
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	2b29      	cmp	r3, #41	@ 0x29
 8005d7e:	d109      	bne.n	8005d94 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005d80:	4ab0      	ldr	r2, [pc, #704]	@ (8006044 <I2C_ITSlaveCplt+0x304>)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	0011      	movs	r1, r2
 8005d86:	0018      	movs	r0, r3
 8005d88:	f000 fde2 	bl	8006950 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2221      	movs	r2, #33	@ 0x21
 8005d90:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d92:	e020      	b.n	8005dd6 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005d94:	220b      	movs	r2, #11
 8005d96:	18bb      	adds	r3, r7, r2
 8005d98:	781b      	ldrb	r3, [r3, #0]
 8005d9a:	2b22      	cmp	r3, #34	@ 0x22
 8005d9c:	d003      	beq.n	8005da6 <I2C_ITSlaveCplt+0x66>
 8005d9e:	18bb      	adds	r3, r7, r2
 8005da0:	781b      	ldrb	r3, [r3, #0]
 8005da2:	2b2a      	cmp	r3, #42	@ 0x2a
 8005da4:	d109      	bne.n	8005dba <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005da6:	4aa8      	ldr	r2, [pc, #672]	@ (8006048 <I2C_ITSlaveCplt+0x308>)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	0011      	movs	r1, r2
 8005dac:	0018      	movs	r0, r3
 8005dae:	f000 fdcf 	bl	8006950 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2222      	movs	r2, #34	@ 0x22
 8005db6:	631a      	str	r2, [r3, #48]	@ 0x30
 8005db8:	e00d      	b.n	8005dd6 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8005dba:	230b      	movs	r3, #11
 8005dbc:	18fb      	adds	r3, r7, r3
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	2b28      	cmp	r3, #40	@ 0x28
 8005dc2:	d108      	bne.n	8005dd6 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8005dc4:	4aa1      	ldr	r2, [pc, #644]	@ (800604c <I2C_ITSlaveCplt+0x30c>)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	0011      	movs	r1, r2
 8005dca:	0018      	movs	r0, r3
 8005dcc:	f000 fdc0 	bl	8006950 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	685a      	ldr	r2, [r3, #4]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2180      	movs	r1, #128	@ 0x80
 8005de2:	0209      	lsls	r1, r1, #8
 8005de4:	430a      	orrs	r2, r1
 8005de6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	685a      	ldr	r2, [r3, #4]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4997      	ldr	r1, [pc, #604]	@ (8006050 <I2C_ITSlaveCplt+0x310>)
 8005df4:	400a      	ands	r2, r1
 8005df6:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	0018      	movs	r0, r3
 8005dfc:	f000 fab5 	bl	800636a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	0b9b      	lsrs	r3, r3, #14
 8005e04:	001a      	movs	r2, r3
 8005e06:	2301      	movs	r3, #1
 8005e08:	4013      	ands	r3, r2
 8005e0a:	d013      	beq.n	8005e34 <I2C_ITSlaveCplt+0xf4>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	498f      	ldr	r1, [pc, #572]	@ (8006054 <I2C_ITSlaveCplt+0x314>)
 8005e18:	400a      	ands	r2, r1
 8005e1a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d020      	beq.n	8005e66 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e32:	e018      	b.n	8005e66 <I2C_ITSlaveCplt+0x126>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	0bdb      	lsrs	r3, r3, #15
 8005e38:	001a      	movs	r2, r3
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	4013      	ands	r3, r2
 8005e3e:	d012      	beq.n	8005e66 <I2C_ITSlaveCplt+0x126>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4983      	ldr	r1, [pc, #524]	@ (8006058 <I2C_ITSlaveCplt+0x318>)
 8005e4c:	400a      	ands	r2, r1
 8005e4e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d006      	beq.n	8005e66 <I2C_ITSlaveCplt+0x126>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	b29a      	uxth	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005e66:	697b      	ldr	r3, [r7, #20]
 8005e68:	089b      	lsrs	r3, r3, #2
 8005e6a:	001a      	movs	r2, r3
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	4013      	ands	r3, r2
 8005e70:	d020      	beq.n	8005eb4 <I2C_ITSlaveCplt+0x174>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	2204      	movs	r2, #4
 8005e76:	4393      	bics	r3, r2
 8005e78:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	b2d2      	uxtb	r2, r2
 8005e86:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e8c:	1c5a      	adds	r2, r3, #1
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00c      	beq.n	8005eb4 <I2C_ITSlaveCplt+0x174>
    {
      hi2c->XferSize--;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e9e:	3b01      	subs	r3, #1
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	3b01      	subs	r3, #1
 8005eae:	b29a      	uxth	r2, r3
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d005      	beq.n	8005eca <I2C_ITSlaveCplt+0x18a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ec2:	2204      	movs	r2, #4
 8005ec4:	431a      	orrs	r2, r3
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	091b      	lsrs	r3, r3, #4
 8005ece:	001a      	movs	r2, r3
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	d051      	beq.n	8005f7a <I2C_ITSlaveCplt+0x23a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8005ed6:	693b      	ldr	r3, [r7, #16]
 8005ed8:	091b      	lsrs	r3, r3, #4
 8005eda:	001a      	movs	r2, r3
 8005edc:	2301      	movs	r3, #1
 8005ede:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005ee0:	d04b      	beq.n	8005f7a <I2C_ITSlaveCplt+0x23a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d12d      	bne.n	8005f48 <I2C_ITSlaveCplt+0x208>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2241      	movs	r2, #65	@ 0x41
 8005ef0:	5c9b      	ldrb	r3, [r3, r2]
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	2b28      	cmp	r3, #40	@ 0x28
 8005ef6:	d10b      	bne.n	8005f10 <I2C_ITSlaveCplt+0x1d0>
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	2380      	movs	r3, #128	@ 0x80
 8005efc:	049b      	lsls	r3, r3, #18
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d106      	bne.n	8005f10 <I2C_ITSlaveCplt+0x1d0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005f02:	697a      	ldr	r2, [r7, #20]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	0011      	movs	r1, r2
 8005f08:	0018      	movs	r0, r3
 8005f0a:	f000 f8a9 	bl	8006060 <I2C_ITListenCplt>
 8005f0e:	e034      	b.n	8005f7a <I2C_ITSlaveCplt+0x23a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2241      	movs	r2, #65	@ 0x41
 8005f14:	5c9b      	ldrb	r3, [r3, r2]
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b29      	cmp	r3, #41	@ 0x29
 8005f1a:	d110      	bne.n	8005f3e <I2C_ITSlaveCplt+0x1fe>
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	4a4f      	ldr	r2, [pc, #316]	@ (800605c <I2C_ITSlaveCplt+0x31c>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00c      	beq.n	8005f3e <I2C_ITSlaveCplt+0x1fe>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2210      	movs	r2, #16
 8005f2a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	0018      	movs	r0, r3
 8005f30:	f000 fa1b 	bl	800636a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	0018      	movs	r0, r3
 8005f38:	f7ff fe9c 	bl	8005c74 <I2C_ITSlaveSeqCplt>
 8005f3c:	e01d      	b.n	8005f7a <I2C_ITSlaveCplt+0x23a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2210      	movs	r2, #16
 8005f44:	61da      	str	r2, [r3, #28]
 8005f46:	e018      	b.n	8005f7a <I2C_ITSlaveCplt+0x23a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2210      	movs	r2, #16
 8005f4e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f54:	2204      	movs	r2, #4
 8005f56:	431a      	orrs	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d004      	beq.n	8005f6c <I2C_ITSlaveCplt+0x22c>
 8005f62:	68fa      	ldr	r2, [r7, #12]
 8005f64:	2380      	movs	r3, #128	@ 0x80
 8005f66:	045b      	lsls	r3, r3, #17
 8005f68:	429a      	cmp	r2, r3
 8005f6a:	d106      	bne.n	8005f7a <I2C_ITSlaveCplt+0x23a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	0011      	movs	r1, r2
 8005f74:	0018      	movs	r0, r3
 8005f76:	f000 f8cd 	bl	8006114 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2242      	movs	r2, #66	@ 0x42
 8005f7e:	2100      	movs	r1, #0
 8005f80:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d013      	beq.n	8005fb8 <I2C_ITSlaveCplt+0x278>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	0011      	movs	r1, r2
 8005f98:	0018      	movs	r0, r3
 8005f9a:	f000 f8bb 	bl	8006114 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2241      	movs	r2, #65	@ 0x41
 8005fa2:	5c9b      	ldrb	r3, [r3, r2]
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	2b28      	cmp	r3, #40	@ 0x28
 8005fa8:	d147      	bne.n	800603a <I2C_ITSlaveCplt+0x2fa>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8005faa:	697a      	ldr	r2, [r7, #20]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	0011      	movs	r1, r2
 8005fb0:	0018      	movs	r0, r3
 8005fb2:	f000 f855 	bl	8006060 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005fb6:	e040      	b.n	800603a <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fbc:	4a27      	ldr	r2, [pc, #156]	@ (800605c <I2C_ITSlaveCplt+0x31c>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d016      	beq.n	8005ff0 <I2C_ITSlaveCplt+0x2b0>
    I2C_ITSlaveSeqCplt(hi2c);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	0018      	movs	r0, r3
 8005fc6:	f7ff fe55 	bl	8005c74 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a23      	ldr	r2, [pc, #140]	@ (800605c <I2C_ITSlaveCplt+0x31c>)
 8005fce:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2241      	movs	r2, #65	@ 0x41
 8005fd4:	2120      	movs	r1, #32
 8005fd6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2240      	movs	r2, #64	@ 0x40
 8005fe2:	2100      	movs	r1, #0
 8005fe4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	0018      	movs	r0, r3
 8005fea:	f7ff fc73 	bl	80058d4 <HAL_I2C_ListenCpltCallback>
}
 8005fee:	e024      	b.n	800603a <I2C_ITSlaveCplt+0x2fa>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2241      	movs	r2, #65	@ 0x41
 8005ff4:	5c9b      	ldrb	r3, [r3, r2]
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	2b22      	cmp	r3, #34	@ 0x22
 8005ffa:	d10f      	bne.n	800601c <I2C_ITSlaveCplt+0x2dc>
    hi2c->State = HAL_I2C_STATE_READY;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2241      	movs	r2, #65	@ 0x41
 8006000:	2120      	movs	r1, #32
 8006002:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2200      	movs	r2, #0
 8006008:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2240      	movs	r2, #64	@ 0x40
 800600e:	2100      	movs	r1, #0
 8006010:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	0018      	movs	r0, r3
 8006016:	f7ff fc45 	bl	80058a4 <HAL_I2C_SlaveRxCpltCallback>
}
 800601a:	e00e      	b.n	800603a <I2C_ITSlaveCplt+0x2fa>
    hi2c->State = HAL_I2C_STATE_READY;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2241      	movs	r2, #65	@ 0x41
 8006020:	2120      	movs	r1, #32
 8006022:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2200      	movs	r2, #0
 8006028:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2240      	movs	r2, #64	@ 0x40
 800602e:	2100      	movs	r1, #0
 8006030:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	0018      	movs	r0, r3
 8006036:	f7ff fc2d 	bl	8005894 <HAL_I2C_SlaveTxCpltCallback>
}
 800603a:	46c0      	nop			@ (mov r8, r8)
 800603c:	46bd      	mov	sp, r7
 800603e:	b006      	add	sp, #24
 8006040:	bd80      	pop	{r7, pc}
 8006042:	46c0      	nop			@ (mov r8, r8)
 8006044:	00008001 	.word	0x00008001
 8006048:	00008002 	.word	0x00008002
 800604c:	00008003 	.word	0x00008003
 8006050:	fe00e800 	.word	0xfe00e800
 8006054:	ffffbfff 	.word	0xffffbfff
 8006058:	ffff7fff 	.word	0xffff7fff
 800605c:	ffff0000 	.word	0xffff0000

08006060 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b082      	sub	sp, #8
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a27      	ldr	r2, [pc, #156]	@ (800610c <I2C_ITListenCplt+0xac>)
 800606e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2200      	movs	r2, #0
 8006074:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2241      	movs	r2, #65	@ 0x41
 800607a:	2120      	movs	r1, #32
 800607c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2242      	movs	r2, #66	@ 0x42
 8006082:	2100      	movs	r1, #0
 8006084:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	089b      	lsrs	r3, r3, #2
 8006090:	001a      	movs	r2, r3
 8006092:	2301      	movs	r3, #1
 8006094:	4013      	ands	r3, r2
 8006096:	d022      	beq.n	80060de <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a2:	b2d2      	uxtb	r2, r2
 80060a4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060aa:	1c5a      	adds	r2, r3, #1
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d012      	beq.n	80060de <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060bc:	3b01      	subs	r3, #1
 80060be:	b29a      	uxth	r2, r3
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	3b01      	subs	r3, #1
 80060cc:	b29a      	uxth	r2, r3
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060d6:	2204      	movs	r2, #4
 80060d8:	431a      	orrs	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80060de:	4a0c      	ldr	r2, [pc, #48]	@ (8006110 <I2C_ITListenCplt+0xb0>)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	0011      	movs	r1, r2
 80060e4:	0018      	movs	r0, r3
 80060e6:	f000 fc33 	bl	8006950 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	2210      	movs	r2, #16
 80060f0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2240      	movs	r2, #64	@ 0x40
 80060f6:	2100      	movs	r1, #0
 80060f8:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	0018      	movs	r0, r3
 80060fe:	f7ff fbe9 	bl	80058d4 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006102:	46c0      	nop			@ (mov r8, r8)
 8006104:	46bd      	mov	sp, r7
 8006106:	b002      	add	sp, #8
 8006108:	bd80      	pop	{r7, pc}
 800610a:	46c0      	nop			@ (mov r8, r8)
 800610c:	ffff0000 	.word	0xffff0000
 8006110:	00008003 	.word	0x00008003

08006114 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800611e:	200f      	movs	r0, #15
 8006120:	183b      	adds	r3, r7, r0
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	2141      	movs	r1, #65	@ 0x41
 8006126:	5c52      	ldrb	r2, [r2, r1]
 8006128:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2242      	movs	r2, #66	@ 0x42
 800612e:	2100      	movs	r1, #0
 8006130:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a72      	ldr	r2, [pc, #456]	@ (8006300 <I2C_ITError+0x1ec>)
 8006136:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	431a      	orrs	r2, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800614a:	183b      	adds	r3, r7, r0
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	2b28      	cmp	r3, #40	@ 0x28
 8006150:	d007      	beq.n	8006162 <I2C_ITError+0x4e>
 8006152:	183b      	adds	r3, r7, r0
 8006154:	781b      	ldrb	r3, [r3, #0]
 8006156:	2b29      	cmp	r3, #41	@ 0x29
 8006158:	d003      	beq.n	8006162 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800615a:	183b      	adds	r3, r7, r0
 800615c:	781b      	ldrb	r3, [r3, #0]
 800615e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006160:	d10c      	bne.n	800617c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2103      	movs	r1, #3
 8006166:	0018      	movs	r0, r3
 8006168:	f000 fbf2 	bl	8006950 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2241      	movs	r2, #65	@ 0x41
 8006170:	2128      	movs	r1, #40	@ 0x28
 8006172:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	4a63      	ldr	r2, [pc, #396]	@ (8006304 <I2C_ITError+0x1f0>)
 8006178:	635a      	str	r2, [r3, #52]	@ 0x34
 800617a:	e032      	b.n	80061e2 <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800617c:	4a62      	ldr	r2, [pc, #392]	@ (8006308 <I2C_ITError+0x1f4>)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	0011      	movs	r1, r2
 8006182:	0018      	movs	r0, r3
 8006184:	f000 fbe4 	bl	8006950 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	0018      	movs	r0, r3
 800618c:	f000 f8ed 	bl	800636a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2241      	movs	r2, #65	@ 0x41
 8006194:	5c9b      	ldrb	r3, [r3, r2]
 8006196:	b2db      	uxtb	r3, r3
 8006198:	2b60      	cmp	r3, #96	@ 0x60
 800619a:	d01f      	beq.n	80061dc <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2241      	movs	r2, #65	@ 0x41
 80061a0:	2120      	movs	r1, #32
 80061a2:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	2220      	movs	r2, #32
 80061ac:	4013      	ands	r3, r2
 80061ae:	2b20      	cmp	r3, #32
 80061b0:	d114      	bne.n	80061dc <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	699b      	ldr	r3, [r3, #24]
 80061b8:	2210      	movs	r2, #16
 80061ba:	4013      	ands	r3, r2
 80061bc:	2b10      	cmp	r3, #16
 80061be:	d109      	bne.n	80061d4 <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	2210      	movs	r2, #16
 80061c6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061cc:	2204      	movs	r2, #4
 80061ce:	431a      	orrs	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2220      	movs	r2, #32
 80061da:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061e6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d03b      	beq.n	8006268 <I2C_ITError+0x154>
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	2b11      	cmp	r3, #17
 80061f4:	d002      	beq.n	80061fc <I2C_ITError+0xe8>
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	2b21      	cmp	r3, #33	@ 0x21
 80061fa:	d135      	bne.n	8006268 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	2380      	movs	r3, #128	@ 0x80
 8006204:	01db      	lsls	r3, r3, #7
 8006206:	401a      	ands	r2, r3
 8006208:	2380      	movs	r3, #128	@ 0x80
 800620a:	01db      	lsls	r3, r3, #7
 800620c:	429a      	cmp	r2, r3
 800620e:	d107      	bne.n	8006220 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	493c      	ldr	r1, [pc, #240]	@ (800630c <I2C_ITError+0x1f8>)
 800621c:	400a      	ands	r2, r1
 800621e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006224:	0018      	movs	r0, r3
 8006226:	f7fe fe24 	bl	8004e72 <HAL_DMA_GetState>
 800622a:	0003      	movs	r3, r0
 800622c:	2b01      	cmp	r3, #1
 800622e:	d016      	beq.n	800625e <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006234:	4a36      	ldr	r2, [pc, #216]	@ (8006310 <I2C_ITError+0x1fc>)
 8006236:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2240      	movs	r2, #64	@ 0x40
 800623c:	2100      	movs	r1, #0
 800623e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006244:	0018      	movs	r0, r3
 8006246:	f7fe fd1f 	bl	8004c88 <HAL_DMA_Abort_IT>
 800624a:	1e03      	subs	r3, r0, #0
 800624c:	d051      	beq.n	80062f2 <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006252:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006258:	0018      	movs	r0, r3
 800625a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800625c:	e049      	b.n	80062f2 <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	0018      	movs	r0, r3
 8006262:	f000 f859 	bl	8006318 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006266:	e044      	b.n	80062f2 <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800626c:	2b00      	cmp	r3, #0
 800626e:	d03b      	beq.n	80062e8 <I2C_ITError+0x1d4>
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2b12      	cmp	r3, #18
 8006274:	d002      	beq.n	800627c <I2C_ITError+0x168>
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	2b22      	cmp	r3, #34	@ 0x22
 800627a:	d135      	bne.n	80062e8 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	2380      	movs	r3, #128	@ 0x80
 8006284:	021b      	lsls	r3, r3, #8
 8006286:	401a      	ands	r2, r3
 8006288:	2380      	movs	r3, #128	@ 0x80
 800628a:	021b      	lsls	r3, r3, #8
 800628c:	429a      	cmp	r2, r3
 800628e:	d107      	bne.n	80062a0 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	491e      	ldr	r1, [pc, #120]	@ (8006314 <I2C_ITError+0x200>)
 800629c:	400a      	ands	r2, r1
 800629e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a4:	0018      	movs	r0, r3
 80062a6:	f7fe fde4 	bl	8004e72 <HAL_DMA_GetState>
 80062aa:	0003      	movs	r3, r0
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d016      	beq.n	80062de <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b4:	4a16      	ldr	r2, [pc, #88]	@ (8006310 <I2C_ITError+0x1fc>)
 80062b6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2240      	movs	r2, #64	@ 0x40
 80062bc:	2100      	movs	r1, #0
 80062be:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c4:	0018      	movs	r0, r3
 80062c6:	f7fe fcdf 	bl	8004c88 <HAL_DMA_Abort_IT>
 80062ca:	1e03      	subs	r3, r0, #0
 80062cc:	d013      	beq.n	80062f6 <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d8:	0018      	movs	r0, r3
 80062da:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80062dc:	e00b      	b.n	80062f6 <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	0018      	movs	r0, r3
 80062e2:	f000 f819 	bl	8006318 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80062e6:	e006      	b.n	80062f6 <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	0018      	movs	r0, r3
 80062ec:	f000 f814 	bl	8006318 <I2C_TreatErrorCallback>
  }
}
 80062f0:	e002      	b.n	80062f8 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80062f2:	46c0      	nop			@ (mov r8, r8)
 80062f4:	e000      	b.n	80062f8 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80062f6:	46c0      	nop			@ (mov r8, r8)
}
 80062f8:	46c0      	nop			@ (mov r8, r8)
 80062fa:	46bd      	mov	sp, r7
 80062fc:	b004      	add	sp, #16
 80062fe:	bd80      	pop	{r7, pc}
 8006300:	ffff0000 	.word	0xffff0000
 8006304:	08005905 	.word	0x08005905
 8006308:	00008003 	.word	0x00008003
 800630c:	ffffbfff 	.word	0xffffbfff
 8006310:	080063af 	.word	0x080063af
 8006314:	ffff7fff 	.word	0xffff7fff

08006318 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2241      	movs	r2, #65	@ 0x41
 8006324:	5c9b      	ldrb	r3, [r3, r2]
 8006326:	b2db      	uxtb	r3, r3
 8006328:	2b60      	cmp	r3, #96	@ 0x60
 800632a:	d10f      	bne.n	800634c <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2241      	movs	r2, #65	@ 0x41
 8006330:	2120      	movs	r1, #32
 8006332:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2240      	movs	r2, #64	@ 0x40
 800633e:	2100      	movs	r1, #0
 8006340:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	0018      	movs	r0, r3
 8006346:	f7ff fad5 	bl	80058f4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800634a:	e00a      	b.n	8006362 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2240      	movs	r2, #64	@ 0x40
 8006356:	2100      	movs	r1, #0
 8006358:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	0018      	movs	r0, r3
 800635e:	f7ff fac1 	bl	80058e4 <HAL_I2C_ErrorCallback>
}
 8006362:	46c0      	nop			@ (mov r8, r8)
 8006364:	46bd      	mov	sp, r7
 8006366:	b002      	add	sp, #8
 8006368:	bd80      	pop	{r7, pc}

0800636a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800636a:	b580      	push	{r7, lr}
 800636c:	b082      	sub	sp, #8
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	2202      	movs	r2, #2
 800637a:	4013      	ands	r3, r2
 800637c:	2b02      	cmp	r3, #2
 800637e:	d103      	bne.n	8006388 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2200      	movs	r2, #0
 8006386:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	2201      	movs	r2, #1
 8006390:	4013      	ands	r3, r2
 8006392:	2b01      	cmp	r3, #1
 8006394:	d007      	beq.n	80063a6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	699a      	ldr	r2, [r3, #24]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2101      	movs	r1, #1
 80063a2:	430a      	orrs	r2, r1
 80063a4:	619a      	str	r2, [r3, #24]
  }
}
 80063a6:	46c0      	nop			@ (mov r8, r8)
 80063a8:	46bd      	mov	sp, r7
 80063aa:	b002      	add	sp, #8
 80063ac:	bd80      	pop	{r7, pc}

080063ae <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80063ae:	b580      	push	{r7, lr}
 80063b0:	b084      	sub	sp, #16
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063c8:	2200      	movs	r2, #0
 80063ca:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d003      	beq.n	80063dc <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d8:	2200      	movs	r2, #0
 80063da:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	0018      	movs	r0, r3
 80063e0:	f7ff ff9a 	bl	8006318 <I2C_TreatErrorCallback>
}
 80063e4:	46c0      	nop			@ (mov r8, r8)
 80063e6:	46bd      	mov	sp, r7
 80063e8:	b004      	add	sp, #16
 80063ea:	bd80      	pop	{r7, pc}

080063ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b084      	sub	sp, #16
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	60f8      	str	r0, [r7, #12]
 80063f4:	60b9      	str	r1, [r7, #8]
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	1dfb      	adds	r3, r7, #7
 80063fa:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063fc:	e03a      	b.n	8006474 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	6839      	ldr	r1, [r7, #0]
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	0018      	movs	r0, r3
 8006406:	f000 f971 	bl	80066ec <I2C_IsErrorOccurred>
 800640a:	1e03      	subs	r3, r0, #0
 800640c:	d001      	beq.n	8006412 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e040      	b.n	8006494 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	3301      	adds	r3, #1
 8006416:	d02d      	beq.n	8006474 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006418:	f7fe fab2 	bl	8004980 <HAL_GetTick>
 800641c:	0002      	movs	r2, r0
 800641e:	69bb      	ldr	r3, [r7, #24]
 8006420:	1ad3      	subs	r3, r2, r3
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	429a      	cmp	r2, r3
 8006426:	d302      	bcc.n	800642e <I2C_WaitOnFlagUntilTimeout+0x42>
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	2b00      	cmp	r3, #0
 800642c:	d122      	bne.n	8006474 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	699b      	ldr	r3, [r3, #24]
 8006434:	68ba      	ldr	r2, [r7, #8]
 8006436:	4013      	ands	r3, r2
 8006438:	68ba      	ldr	r2, [r7, #8]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	425a      	negs	r2, r3
 800643e:	4153      	adcs	r3, r2
 8006440:	b2db      	uxtb	r3, r3
 8006442:	001a      	movs	r2, r3
 8006444:	1dfb      	adds	r3, r7, #7
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	429a      	cmp	r2, r3
 800644a:	d113      	bne.n	8006474 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006450:	2220      	movs	r2, #32
 8006452:	431a      	orrs	r2, r3
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	2241      	movs	r2, #65	@ 0x41
 800645c:	2120      	movs	r1, #32
 800645e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2242      	movs	r2, #66	@ 0x42
 8006464:	2100      	movs	r1, #0
 8006466:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2240      	movs	r2, #64	@ 0x40
 800646c:	2100      	movs	r1, #0
 800646e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e00f      	b.n	8006494 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	699b      	ldr	r3, [r3, #24]
 800647a:	68ba      	ldr	r2, [r7, #8]
 800647c:	4013      	ands	r3, r2
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	425a      	negs	r2, r3
 8006484:	4153      	adcs	r3, r2
 8006486:	b2db      	uxtb	r3, r3
 8006488:	001a      	movs	r2, r3
 800648a:	1dfb      	adds	r3, r7, #7
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	429a      	cmp	r2, r3
 8006490:	d0b5      	beq.n	80063fe <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	0018      	movs	r0, r3
 8006496:	46bd      	mov	sp, r7
 8006498:	b004      	add	sp, #16
 800649a:	bd80      	pop	{r7, pc}

0800649c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80064a8:	e032      	b.n	8006510 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064aa:	687a      	ldr	r2, [r7, #4]
 80064ac:	68b9      	ldr	r1, [r7, #8]
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	0018      	movs	r0, r3
 80064b2:	f000 f91b 	bl	80066ec <I2C_IsErrorOccurred>
 80064b6:	1e03      	subs	r3, r0, #0
 80064b8:	d001      	beq.n	80064be <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e030      	b.n	8006520 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	3301      	adds	r3, #1
 80064c2:	d025      	beq.n	8006510 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064c4:	f7fe fa5c 	bl	8004980 <HAL_GetTick>
 80064c8:	0002      	movs	r2, r0
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	68ba      	ldr	r2, [r7, #8]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d302      	bcc.n	80064da <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d11a      	bne.n	8006510 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	699b      	ldr	r3, [r3, #24]
 80064e0:	2202      	movs	r2, #2
 80064e2:	4013      	ands	r3, r2
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d013      	beq.n	8006510 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ec:	2220      	movs	r2, #32
 80064ee:	431a      	orrs	r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2241      	movs	r2, #65	@ 0x41
 80064f8:	2120      	movs	r1, #32
 80064fa:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2242      	movs	r2, #66	@ 0x42
 8006500:	2100      	movs	r1, #0
 8006502:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2240      	movs	r2, #64	@ 0x40
 8006508:	2100      	movs	r1, #0
 800650a:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800650c:	2301      	movs	r3, #1
 800650e:	e007      	b.n	8006520 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	699b      	ldr	r3, [r3, #24]
 8006516:	2202      	movs	r2, #2
 8006518:	4013      	ands	r3, r2
 800651a:	2b02      	cmp	r3, #2
 800651c:	d1c5      	bne.n	80064aa <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	0018      	movs	r0, r3
 8006522:	46bd      	mov	sp, r7
 8006524:	b004      	add	sp, #16
 8006526:	bd80      	pop	{r7, pc}

08006528 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b084      	sub	sp, #16
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	60b9      	str	r1, [r7, #8]
 8006532:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006534:	e02f      	b.n	8006596 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006536:	687a      	ldr	r2, [r7, #4]
 8006538:	68b9      	ldr	r1, [r7, #8]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	0018      	movs	r0, r3
 800653e:	f000 f8d5 	bl	80066ec <I2C_IsErrorOccurred>
 8006542:	1e03      	subs	r3, r0, #0
 8006544:	d001      	beq.n	800654a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e02d      	b.n	80065a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800654a:	f7fe fa19 	bl	8004980 <HAL_GetTick>
 800654e:	0002      	movs	r2, r0
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	1ad3      	subs	r3, r2, r3
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	429a      	cmp	r2, r3
 8006558:	d302      	bcc.n	8006560 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d11a      	bne.n	8006596 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	2220      	movs	r2, #32
 8006568:	4013      	ands	r3, r2
 800656a:	2b20      	cmp	r3, #32
 800656c:	d013      	beq.n	8006596 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006572:	2220      	movs	r2, #32
 8006574:	431a      	orrs	r2, r3
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2241      	movs	r2, #65	@ 0x41
 800657e:	2120      	movs	r1, #32
 8006580:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2242      	movs	r2, #66	@ 0x42
 8006586:	2100      	movs	r1, #0
 8006588:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2240      	movs	r2, #64	@ 0x40
 800658e:	2100      	movs	r1, #0
 8006590:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e007      	b.n	80065a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	2220      	movs	r2, #32
 800659e:	4013      	ands	r3, r2
 80065a0:	2b20      	cmp	r3, #32
 80065a2:	d1c8      	bne.n	8006536 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	0018      	movs	r0, r3
 80065a8:	46bd      	mov	sp, r7
 80065aa:	b004      	add	sp, #16
 80065ac:	bd80      	pop	{r7, pc}
	...

080065b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80065bc:	2317      	movs	r3, #23
 80065be:	18fb      	adds	r3, r7, r3
 80065c0:	2200      	movs	r2, #0
 80065c2:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80065c4:	e07b      	b.n	80066be <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	68b9      	ldr	r1, [r7, #8]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	0018      	movs	r0, r3
 80065ce:	f000 f88d 	bl	80066ec <I2C_IsErrorOccurred>
 80065d2:	1e03      	subs	r3, r0, #0
 80065d4:	d003      	beq.n	80065de <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80065d6:	2317      	movs	r3, #23
 80065d8:	18fb      	adds	r3, r7, r3
 80065da:	2201      	movs	r2, #1
 80065dc:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	699b      	ldr	r3, [r3, #24]
 80065e4:	2220      	movs	r2, #32
 80065e6:	4013      	ands	r3, r2
 80065e8:	2b20      	cmp	r3, #32
 80065ea:	d140      	bne.n	800666e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80065ec:	2117      	movs	r1, #23
 80065ee:	187b      	adds	r3, r7, r1
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d13b      	bne.n	800666e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	699b      	ldr	r3, [r3, #24]
 80065fc:	2204      	movs	r2, #4
 80065fe:	4013      	ands	r3, r2
 8006600:	2b04      	cmp	r3, #4
 8006602:	d106      	bne.n	8006612 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006608:	2b00      	cmp	r3, #0
 800660a:	d002      	beq.n	8006612 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800660c:	187b      	adds	r3, r7, r1
 800660e:	2200      	movs	r2, #0
 8006610:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	699b      	ldr	r3, [r3, #24]
 8006618:	2210      	movs	r2, #16
 800661a:	4013      	ands	r3, r2
 800661c:	2b10      	cmp	r3, #16
 800661e:	d123      	bne.n	8006668 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2210      	movs	r2, #16
 8006626:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2204      	movs	r2, #4
 800662c:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2220      	movs	r2, #32
 8006634:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	685a      	ldr	r2, [r3, #4]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4929      	ldr	r1, [pc, #164]	@ (80066e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8006642:	400a      	ands	r2, r1
 8006644:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2241      	movs	r2, #65	@ 0x41
 800664a:	2120      	movs	r1, #32
 800664c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2242      	movs	r2, #66	@ 0x42
 8006652:	2100      	movs	r1, #0
 8006654:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2240      	movs	r2, #64	@ 0x40
 800665a:	2100      	movs	r1, #0
 800665c:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800665e:	2317      	movs	r3, #23
 8006660:	18fb      	adds	r3, r7, r3
 8006662:	2201      	movs	r2, #1
 8006664:	701a      	strb	r2, [r3, #0]
 8006666:	e002      	b.n	800666e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2200      	movs	r2, #0
 800666c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800666e:	f7fe f987 	bl	8004980 <HAL_GetTick>
 8006672:	0002      	movs	r2, r0
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	68ba      	ldr	r2, [r7, #8]
 800667a:	429a      	cmp	r2, r3
 800667c:	d302      	bcc.n	8006684 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d11c      	bne.n	80066be <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8006684:	2017      	movs	r0, #23
 8006686:	183b      	adds	r3, r7, r0
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d117      	bne.n	80066be <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	699b      	ldr	r3, [r3, #24]
 8006694:	2204      	movs	r2, #4
 8006696:	4013      	ands	r3, r2
 8006698:	2b04      	cmp	r3, #4
 800669a:	d010      	beq.n	80066be <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a0:	2220      	movs	r2, #32
 80066a2:	431a      	orrs	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2241      	movs	r2, #65	@ 0x41
 80066ac:	2120      	movs	r1, #32
 80066ae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2240      	movs	r2, #64	@ 0x40
 80066b4:	2100      	movs	r1, #0
 80066b6:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 80066b8:	183b      	adds	r3, r7, r0
 80066ba:	2201      	movs	r2, #1
 80066bc:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	699b      	ldr	r3, [r3, #24]
 80066c4:	2204      	movs	r2, #4
 80066c6:	4013      	ands	r3, r2
 80066c8:	2b04      	cmp	r3, #4
 80066ca:	d005      	beq.n	80066d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80066cc:	2317      	movs	r3, #23
 80066ce:	18fb      	adds	r3, r7, r3
 80066d0:	781b      	ldrb	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d100      	bne.n	80066d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80066d6:	e776      	b.n	80065c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80066d8:	2317      	movs	r3, #23
 80066da:	18fb      	adds	r3, r7, r3
 80066dc:	781b      	ldrb	r3, [r3, #0]
}
 80066de:	0018      	movs	r0, r3
 80066e0:	46bd      	mov	sp, r7
 80066e2:	b006      	add	sp, #24
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	46c0      	nop			@ (mov r8, r8)
 80066e8:	fe00e800 	.word	0xfe00e800

080066ec <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b08a      	sub	sp, #40	@ 0x28
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066f8:	2327      	movs	r3, #39	@ 0x27
 80066fa:	18fb      	adds	r3, r7, r3
 80066fc:	2200      	movs	r2, #0
 80066fe:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	699b      	ldr	r3, [r3, #24]
 8006706:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006708:	2300      	movs	r3, #0
 800670a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	2210      	movs	r2, #16
 8006714:	4013      	ands	r3, r2
 8006716:	d100      	bne.n	800671a <I2C_IsErrorOccurred+0x2e>
 8006718:	e079      	b.n	800680e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	2210      	movs	r2, #16
 8006720:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006722:	e057      	b.n	80067d4 <I2C_IsErrorOccurred+0xe8>
 8006724:	2227      	movs	r2, #39	@ 0x27
 8006726:	18bb      	adds	r3, r7, r2
 8006728:	18ba      	adds	r2, r7, r2
 800672a:	7812      	ldrb	r2, [r2, #0]
 800672c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	3301      	adds	r3, #1
 8006732:	d04f      	beq.n	80067d4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006734:	f7fe f924 	bl	8004980 <HAL_GetTick>
 8006738:	0002      	movs	r2, r0
 800673a:	69fb      	ldr	r3, [r7, #28]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	429a      	cmp	r2, r3
 8006742:	d302      	bcc.n	800674a <I2C_IsErrorOccurred+0x5e>
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d144      	bne.n	80067d4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	685a      	ldr	r2, [r3, #4]
 8006750:	2380      	movs	r3, #128	@ 0x80
 8006752:	01db      	lsls	r3, r3, #7
 8006754:	4013      	ands	r3, r2
 8006756:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006758:	2013      	movs	r0, #19
 800675a:	183b      	adds	r3, r7, r0
 800675c:	68fa      	ldr	r2, [r7, #12]
 800675e:	2142      	movs	r1, #66	@ 0x42
 8006760:	5c52      	ldrb	r2, [r2, r1]
 8006762:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	2380      	movs	r3, #128	@ 0x80
 800676c:	021b      	lsls	r3, r3, #8
 800676e:	401a      	ands	r2, r3
 8006770:	2380      	movs	r3, #128	@ 0x80
 8006772:	021b      	lsls	r3, r3, #8
 8006774:	429a      	cmp	r2, r3
 8006776:	d126      	bne.n	80067c6 <I2C_IsErrorOccurred+0xda>
 8006778:	697a      	ldr	r2, [r7, #20]
 800677a:	2380      	movs	r3, #128	@ 0x80
 800677c:	01db      	lsls	r3, r3, #7
 800677e:	429a      	cmp	r2, r3
 8006780:	d021      	beq.n	80067c6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8006782:	183b      	adds	r3, r7, r0
 8006784:	781b      	ldrb	r3, [r3, #0]
 8006786:	2b20      	cmp	r3, #32
 8006788:	d01d      	beq.n	80067c6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685a      	ldr	r2, [r3, #4]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2180      	movs	r1, #128	@ 0x80
 8006796:	01c9      	lsls	r1, r1, #7
 8006798:	430a      	orrs	r2, r1
 800679a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800679c:	f7fe f8f0 	bl	8004980 <HAL_GetTick>
 80067a0:	0003      	movs	r3, r0
 80067a2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067a4:	e00f      	b.n	80067c6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80067a6:	f7fe f8eb 	bl	8004980 <HAL_GetTick>
 80067aa:	0002      	movs	r2, r0
 80067ac:	69fb      	ldr	r3, [r7, #28]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	2b19      	cmp	r3, #25
 80067b2:	d908      	bls.n	80067c6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80067b4:	6a3b      	ldr	r3, [r7, #32]
 80067b6:	2220      	movs	r2, #32
 80067b8:	4313      	orrs	r3, r2
 80067ba:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80067bc:	2327      	movs	r3, #39	@ 0x27
 80067be:	18fb      	adds	r3, r7, r3
 80067c0:	2201      	movs	r2, #1
 80067c2:	701a      	strb	r2, [r3, #0]

              break;
 80067c4:	e006      	b.n	80067d4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	2220      	movs	r2, #32
 80067ce:	4013      	ands	r3, r2
 80067d0:	2b20      	cmp	r3, #32
 80067d2:	d1e8      	bne.n	80067a6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	2220      	movs	r2, #32
 80067dc:	4013      	ands	r3, r2
 80067de:	2b20      	cmp	r3, #32
 80067e0:	d004      	beq.n	80067ec <I2C_IsErrorOccurred+0x100>
 80067e2:	2327      	movs	r3, #39	@ 0x27
 80067e4:	18fb      	adds	r3, r7, r3
 80067e6:	781b      	ldrb	r3, [r3, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d09b      	beq.n	8006724 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80067ec:	2327      	movs	r3, #39	@ 0x27
 80067ee:	18fb      	adds	r3, r7, r3
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d103      	bne.n	80067fe <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	2220      	movs	r2, #32
 80067fc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80067fe:	6a3b      	ldr	r3, [r7, #32]
 8006800:	2204      	movs	r2, #4
 8006802:	4313      	orrs	r3, r2
 8006804:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006806:	2327      	movs	r3, #39	@ 0x27
 8006808:	18fb      	adds	r3, r7, r3
 800680a:	2201      	movs	r2, #1
 800680c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006816:	69ba      	ldr	r2, [r7, #24]
 8006818:	2380      	movs	r3, #128	@ 0x80
 800681a:	005b      	lsls	r3, r3, #1
 800681c:	4013      	ands	r3, r2
 800681e:	d00c      	beq.n	800683a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006820:	6a3b      	ldr	r3, [r7, #32]
 8006822:	2201      	movs	r2, #1
 8006824:	4313      	orrs	r3, r2
 8006826:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2280      	movs	r2, #128	@ 0x80
 800682e:	0052      	lsls	r2, r2, #1
 8006830:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006832:	2327      	movs	r3, #39	@ 0x27
 8006834:	18fb      	adds	r3, r7, r3
 8006836:	2201      	movs	r2, #1
 8006838:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800683a:	69ba      	ldr	r2, [r7, #24]
 800683c:	2380      	movs	r3, #128	@ 0x80
 800683e:	00db      	lsls	r3, r3, #3
 8006840:	4013      	ands	r3, r2
 8006842:	d00c      	beq.n	800685e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006844:	6a3b      	ldr	r3, [r7, #32]
 8006846:	2208      	movs	r2, #8
 8006848:	4313      	orrs	r3, r2
 800684a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2280      	movs	r2, #128	@ 0x80
 8006852:	00d2      	lsls	r2, r2, #3
 8006854:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006856:	2327      	movs	r3, #39	@ 0x27
 8006858:	18fb      	adds	r3, r7, r3
 800685a:	2201      	movs	r2, #1
 800685c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800685e:	69ba      	ldr	r2, [r7, #24]
 8006860:	2380      	movs	r3, #128	@ 0x80
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	4013      	ands	r3, r2
 8006866:	d00c      	beq.n	8006882 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006868:	6a3b      	ldr	r3, [r7, #32]
 800686a:	2202      	movs	r2, #2
 800686c:	4313      	orrs	r3, r2
 800686e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	2280      	movs	r2, #128	@ 0x80
 8006876:	0092      	lsls	r2, r2, #2
 8006878:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800687a:	2327      	movs	r3, #39	@ 0x27
 800687c:	18fb      	adds	r3, r7, r3
 800687e:	2201      	movs	r2, #1
 8006880:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8006882:	2327      	movs	r3, #39	@ 0x27
 8006884:	18fb      	adds	r3, r7, r3
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d01d      	beq.n	80068c8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	0018      	movs	r0, r3
 8006890:	f7ff fd6b 	bl	800636a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	685a      	ldr	r2, [r3, #4]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	490e      	ldr	r1, [pc, #56]	@ (80068d8 <I2C_IsErrorOccurred+0x1ec>)
 80068a0:	400a      	ands	r2, r1
 80068a2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068a8:	6a3b      	ldr	r3, [r7, #32]
 80068aa:	431a      	orrs	r2, r3
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2241      	movs	r2, #65	@ 0x41
 80068b4:	2120      	movs	r1, #32
 80068b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2242      	movs	r2, #66	@ 0x42
 80068bc:	2100      	movs	r1, #0
 80068be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	2240      	movs	r2, #64	@ 0x40
 80068c4:	2100      	movs	r1, #0
 80068c6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80068c8:	2327      	movs	r3, #39	@ 0x27
 80068ca:	18fb      	adds	r3, r7, r3
 80068cc:	781b      	ldrb	r3, [r3, #0]
}
 80068ce:	0018      	movs	r0, r3
 80068d0:	46bd      	mov	sp, r7
 80068d2:	b00a      	add	sp, #40	@ 0x28
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	46c0      	nop			@ (mov r8, r8)
 80068d8:	fe00e800 	.word	0xfe00e800

080068dc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80068dc:	b590      	push	{r4, r7, lr}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	0008      	movs	r0, r1
 80068e6:	0011      	movs	r1, r2
 80068e8:	607b      	str	r3, [r7, #4]
 80068ea:	240a      	movs	r4, #10
 80068ec:	193b      	adds	r3, r7, r4
 80068ee:	1c02      	adds	r2, r0, #0
 80068f0:	801a      	strh	r2, [r3, #0]
 80068f2:	2009      	movs	r0, #9
 80068f4:	183b      	adds	r3, r7, r0
 80068f6:	1c0a      	adds	r2, r1, #0
 80068f8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068fa:	193b      	adds	r3, r7, r4
 80068fc:	881b      	ldrh	r3, [r3, #0]
 80068fe:	059b      	lsls	r3, r3, #22
 8006900:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006902:	183b      	adds	r3, r7, r0
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	0419      	lsls	r1, r3, #16
 8006908:	23ff      	movs	r3, #255	@ 0xff
 800690a:	041b      	lsls	r3, r3, #16
 800690c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800690e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006916:	4313      	orrs	r3, r2
 8006918:	005b      	lsls	r3, r3, #1
 800691a:	085b      	lsrs	r3, r3, #1
 800691c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006926:	0d51      	lsrs	r1, r2, #21
 8006928:	2280      	movs	r2, #128	@ 0x80
 800692a:	00d2      	lsls	r2, r2, #3
 800692c:	400a      	ands	r2, r1
 800692e:	4907      	ldr	r1, [pc, #28]	@ (800694c <I2C_TransferConfig+0x70>)
 8006930:	430a      	orrs	r2, r1
 8006932:	43d2      	mvns	r2, r2
 8006934:	401a      	ands	r2, r3
 8006936:	0011      	movs	r1, r2
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	697a      	ldr	r2, [r7, #20]
 800693e:	430a      	orrs	r2, r1
 8006940:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006942:	46c0      	nop			@ (mov r8, r8)
 8006944:	46bd      	mov	sp, r7
 8006946:	b007      	add	sp, #28
 8006948:	bd90      	pop	{r4, r7, pc}
 800694a:	46c0      	nop			@ (mov r8, r8)
 800694c:	03ff63ff 	.word	0x03ff63ff

08006950 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b084      	sub	sp, #16
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	000a      	movs	r2, r1
 800695a:	1cbb      	adds	r3, r7, #2
 800695c:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800695e:	2300      	movs	r3, #0
 8006960:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006962:	1cbb      	adds	r3, r7, #2
 8006964:	881b      	ldrh	r3, [r3, #0]
 8006966:	2201      	movs	r2, #1
 8006968:	4013      	ands	r3, r2
 800696a:	d010      	beq.n	800698e <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2242      	movs	r2, #66	@ 0x42
 8006970:	4313      	orrs	r3, r2
 8006972:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2241      	movs	r2, #65	@ 0x41
 8006978:	5c9b      	ldrb	r3, [r3, r2]
 800697a:	b2db      	uxtb	r3, r3
 800697c:	001a      	movs	r2, r3
 800697e:	2328      	movs	r3, #40	@ 0x28
 8006980:	4013      	ands	r3, r2
 8006982:	2b28      	cmp	r3, #40	@ 0x28
 8006984:	d003      	beq.n	800698e <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	22b0      	movs	r2, #176	@ 0xb0
 800698a:	4313      	orrs	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800698e:	1cbb      	adds	r3, r7, #2
 8006990:	881b      	ldrh	r3, [r3, #0]
 8006992:	2202      	movs	r2, #2
 8006994:	4013      	ands	r3, r2
 8006996:	d010      	beq.n	80069ba <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2244      	movs	r2, #68	@ 0x44
 800699c:	4313      	orrs	r3, r2
 800699e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2241      	movs	r2, #65	@ 0x41
 80069a4:	5c9b      	ldrb	r3, [r3, r2]
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	001a      	movs	r2, r3
 80069aa:	2328      	movs	r3, #40	@ 0x28
 80069ac:	4013      	ands	r3, r2
 80069ae:	2b28      	cmp	r3, #40	@ 0x28
 80069b0:	d003      	beq.n	80069ba <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	22b0      	movs	r2, #176	@ 0xb0
 80069b6:	4313      	orrs	r3, r2
 80069b8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80069ba:	1cbb      	adds	r3, r7, #2
 80069bc:	2200      	movs	r2, #0
 80069be:	5e9b      	ldrsh	r3, [r3, r2]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	da03      	bge.n	80069cc <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	22b8      	movs	r2, #184	@ 0xb8
 80069c8:	4313      	orrs	r3, r2
 80069ca:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80069cc:	1cbb      	adds	r3, r7, #2
 80069ce:	881b      	ldrh	r3, [r3, #0]
 80069d0:	2b10      	cmp	r3, #16
 80069d2:	d103      	bne.n	80069dc <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2290      	movs	r2, #144	@ 0x90
 80069d8:	4313      	orrs	r3, r2
 80069da:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80069dc:	1cbb      	adds	r3, r7, #2
 80069de:	881b      	ldrh	r3, [r3, #0]
 80069e0:	2b20      	cmp	r3, #32
 80069e2:	d103      	bne.n	80069ec <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2220      	movs	r2, #32
 80069e8:	4313      	orrs	r3, r2
 80069ea:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80069ec:	1cbb      	adds	r3, r7, #2
 80069ee:	881b      	ldrh	r3, [r3, #0]
 80069f0:	2b40      	cmp	r3, #64	@ 0x40
 80069f2:	d103      	bne.n	80069fc <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2240      	movs	r2, #64	@ 0x40
 80069f8:	4313      	orrs	r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	43d9      	mvns	r1, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	400a      	ands	r2, r1
 8006a0c:	601a      	str	r2, [r3, #0]
}
 8006a0e:	46c0      	nop			@ (mov r8, r8)
 8006a10:	46bd      	mov	sp, r7
 8006a12:	b004      	add	sp, #16
 8006a14:	bd80      	pop	{r7, pc}
	...

08006a18 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b082      	sub	sp, #8
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2241      	movs	r2, #65	@ 0x41
 8006a26:	5c9b      	ldrb	r3, [r3, r2]
 8006a28:	b2db      	uxtb	r3, r3
 8006a2a:	2b20      	cmp	r3, #32
 8006a2c:	d138      	bne.n	8006aa0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2240      	movs	r2, #64	@ 0x40
 8006a32:	5c9b      	ldrb	r3, [r3, r2]
 8006a34:	2b01      	cmp	r3, #1
 8006a36:	d101      	bne.n	8006a3c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006a38:	2302      	movs	r3, #2
 8006a3a:	e032      	b.n	8006aa2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2240      	movs	r2, #64	@ 0x40
 8006a40:	2101      	movs	r1, #1
 8006a42:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2241      	movs	r2, #65	@ 0x41
 8006a48:	2124      	movs	r1, #36	@ 0x24
 8006a4a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2101      	movs	r1, #1
 8006a58:	438a      	bics	r2, r1
 8006a5a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4911      	ldr	r1, [pc, #68]	@ (8006aac <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006a68:	400a      	ands	r2, r1
 8006a6a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	6819      	ldr	r1, [r3, #0]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	683a      	ldr	r2, [r7, #0]
 8006a78:	430a      	orrs	r2, r1
 8006a7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2101      	movs	r1, #1
 8006a88:	430a      	orrs	r2, r1
 8006a8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2241      	movs	r2, #65	@ 0x41
 8006a90:	2120      	movs	r1, #32
 8006a92:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2240      	movs	r2, #64	@ 0x40
 8006a98:	2100      	movs	r1, #0
 8006a9a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	e000      	b.n	8006aa2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006aa0:	2302      	movs	r3, #2
  }
}
 8006aa2:	0018      	movs	r0, r3
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	b002      	add	sp, #8
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	46c0      	nop			@ (mov r8, r8)
 8006aac:	ffffefff 	.word	0xffffefff

08006ab0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2241      	movs	r2, #65	@ 0x41
 8006abe:	5c9b      	ldrb	r3, [r3, r2]
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b20      	cmp	r3, #32
 8006ac4:	d139      	bne.n	8006b3a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2240      	movs	r2, #64	@ 0x40
 8006aca:	5c9b      	ldrb	r3, [r3, r2]
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d101      	bne.n	8006ad4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006ad0:	2302      	movs	r3, #2
 8006ad2:	e033      	b.n	8006b3c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2240      	movs	r2, #64	@ 0x40
 8006ad8:	2101      	movs	r1, #1
 8006ada:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2241      	movs	r2, #65	@ 0x41
 8006ae0:	2124      	movs	r1, #36	@ 0x24
 8006ae2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681a      	ldr	r2, [r3, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	2101      	movs	r1, #1
 8006af0:	438a      	bics	r2, r1
 8006af2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	4a11      	ldr	r2, [pc, #68]	@ (8006b44 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006b00:	4013      	ands	r3, r2
 8006b02:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	021b      	lsls	r3, r3, #8
 8006b08:	68fa      	ldr	r2, [r7, #12]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	68fa      	ldr	r2, [r7, #12]
 8006b14:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	2101      	movs	r1, #1
 8006b22:	430a      	orrs	r2, r1
 8006b24:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2241      	movs	r2, #65	@ 0x41
 8006b2a:	2120      	movs	r1, #32
 8006b2c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2240      	movs	r2, #64	@ 0x40
 8006b32:	2100      	movs	r1, #0
 8006b34:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	e000      	b.n	8006b3c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006b3a:	2302      	movs	r3, #2
  }
}
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	b004      	add	sp, #16
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	fffff0ff 	.word	0xfffff0ff

08006b48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b48:	b5b0      	push	{r4, r5, r7, lr}
 8006b4a:	b08a      	sub	sp, #40	@ 0x28
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d102      	bne.n	8006b5c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	f000 fb5a 	bl	8007210 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b5c:	4bce      	ldr	r3, [pc, #824]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006b5e:	68db      	ldr	r3, [r3, #12]
 8006b60:	220c      	movs	r2, #12
 8006b62:	4013      	ands	r3, r2
 8006b64:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b66:	4bcc      	ldr	r3, [pc, #816]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006b68:	68da      	ldr	r2, [r3, #12]
 8006b6a:	2380      	movs	r3, #128	@ 0x80
 8006b6c:	025b      	lsls	r3, r3, #9
 8006b6e:	4013      	ands	r3, r2
 8006b70:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	2201      	movs	r2, #1
 8006b78:	4013      	ands	r3, r2
 8006b7a:	d100      	bne.n	8006b7e <HAL_RCC_OscConfig+0x36>
 8006b7c:	e07c      	b.n	8006c78 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006b7e:	6a3b      	ldr	r3, [r7, #32]
 8006b80:	2b08      	cmp	r3, #8
 8006b82:	d007      	beq.n	8006b94 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	2b0c      	cmp	r3, #12
 8006b88:	d111      	bne.n	8006bae <HAL_RCC_OscConfig+0x66>
 8006b8a:	69fa      	ldr	r2, [r7, #28]
 8006b8c:	2380      	movs	r3, #128	@ 0x80
 8006b8e:	025b      	lsls	r3, r3, #9
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d10c      	bne.n	8006bae <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b94:	4bc0      	ldr	r3, [pc, #768]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	2380      	movs	r3, #128	@ 0x80
 8006b9a:	029b      	lsls	r3, r3, #10
 8006b9c:	4013      	ands	r3, r2
 8006b9e:	d100      	bne.n	8006ba2 <HAL_RCC_OscConfig+0x5a>
 8006ba0:	e069      	b.n	8006c76 <HAL_RCC_OscConfig+0x12e>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d165      	bne.n	8006c76 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8006baa:	2301      	movs	r3, #1
 8006bac:	e330      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685a      	ldr	r2, [r3, #4]
 8006bb2:	2380      	movs	r3, #128	@ 0x80
 8006bb4:	025b      	lsls	r3, r3, #9
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d107      	bne.n	8006bca <HAL_RCC_OscConfig+0x82>
 8006bba:	4bb7      	ldr	r3, [pc, #732]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	4bb6      	ldr	r3, [pc, #728]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006bc0:	2180      	movs	r1, #128	@ 0x80
 8006bc2:	0249      	lsls	r1, r1, #9
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	601a      	str	r2, [r3, #0]
 8006bc8:	e027      	b.n	8006c1a <HAL_RCC_OscConfig+0xd2>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	23a0      	movs	r3, #160	@ 0xa0
 8006bd0:	02db      	lsls	r3, r3, #11
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d10e      	bne.n	8006bf4 <HAL_RCC_OscConfig+0xac>
 8006bd6:	4bb0      	ldr	r3, [pc, #704]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	4baf      	ldr	r3, [pc, #700]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006bdc:	2180      	movs	r1, #128	@ 0x80
 8006bde:	02c9      	lsls	r1, r1, #11
 8006be0:	430a      	orrs	r2, r1
 8006be2:	601a      	str	r2, [r3, #0]
 8006be4:	4bac      	ldr	r3, [pc, #688]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	4bab      	ldr	r3, [pc, #684]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006bea:	2180      	movs	r1, #128	@ 0x80
 8006bec:	0249      	lsls	r1, r1, #9
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	601a      	str	r2, [r3, #0]
 8006bf2:	e012      	b.n	8006c1a <HAL_RCC_OscConfig+0xd2>
 8006bf4:	4ba8      	ldr	r3, [pc, #672]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	4ba7      	ldr	r3, [pc, #668]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006bfa:	49a8      	ldr	r1, [pc, #672]	@ (8006e9c <HAL_RCC_OscConfig+0x354>)
 8006bfc:	400a      	ands	r2, r1
 8006bfe:	601a      	str	r2, [r3, #0]
 8006c00:	4ba5      	ldr	r3, [pc, #660]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	2380      	movs	r3, #128	@ 0x80
 8006c06:	025b      	lsls	r3, r3, #9
 8006c08:	4013      	ands	r3, r2
 8006c0a:	60fb      	str	r3, [r7, #12]
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	4ba2      	ldr	r3, [pc, #648]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	4ba1      	ldr	r3, [pc, #644]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006c14:	49a2      	ldr	r1, [pc, #648]	@ (8006ea0 <HAL_RCC_OscConfig+0x358>)
 8006c16:	400a      	ands	r2, r1
 8006c18:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d014      	beq.n	8006c4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c22:	f7fd fead 	bl	8004980 <HAL_GetTick>
 8006c26:	0003      	movs	r3, r0
 8006c28:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c2a:	e008      	b.n	8006c3e <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c2c:	f7fd fea8 	bl	8004980 <HAL_GetTick>
 8006c30:	0002      	movs	r2, r0
 8006c32:	69bb      	ldr	r3, [r7, #24]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	2b64      	cmp	r3, #100	@ 0x64
 8006c38:	d901      	bls.n	8006c3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e2e8      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c3e:	4b96      	ldr	r3, [pc, #600]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006c40:	681a      	ldr	r2, [r3, #0]
 8006c42:	2380      	movs	r3, #128	@ 0x80
 8006c44:	029b      	lsls	r3, r3, #10
 8006c46:	4013      	ands	r3, r2
 8006c48:	d0f0      	beq.n	8006c2c <HAL_RCC_OscConfig+0xe4>
 8006c4a:	e015      	b.n	8006c78 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c4c:	f7fd fe98 	bl	8004980 <HAL_GetTick>
 8006c50:	0003      	movs	r3, r0
 8006c52:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c54:	e008      	b.n	8006c68 <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c56:	f7fd fe93 	bl	8004980 <HAL_GetTick>
 8006c5a:	0002      	movs	r2, r0
 8006c5c:	69bb      	ldr	r3, [r7, #24]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	2b64      	cmp	r3, #100	@ 0x64
 8006c62:	d901      	bls.n	8006c68 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8006c64:	2303      	movs	r3, #3
 8006c66:	e2d3      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c68:	4b8b      	ldr	r3, [pc, #556]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	2380      	movs	r3, #128	@ 0x80
 8006c6e:	029b      	lsls	r3, r3, #10
 8006c70:	4013      	ands	r3, r2
 8006c72:	d1f0      	bne.n	8006c56 <HAL_RCC_OscConfig+0x10e>
 8006c74:	e000      	b.n	8006c78 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c76:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2202      	movs	r2, #2
 8006c7e:	4013      	ands	r3, r2
 8006c80:	d100      	bne.n	8006c84 <HAL_RCC_OscConfig+0x13c>
 8006c82:	e08b      	b.n	8006d9c <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006c8a:	6a3b      	ldr	r3, [r7, #32]
 8006c8c:	2b04      	cmp	r3, #4
 8006c8e:	d005      	beq.n	8006c9c <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006c90:	6a3b      	ldr	r3, [r7, #32]
 8006c92:	2b0c      	cmp	r3, #12
 8006c94:	d13e      	bne.n	8006d14 <HAL_RCC_OscConfig+0x1cc>
 8006c96:	69fb      	ldr	r3, [r7, #28]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d13b      	bne.n	8006d14 <HAL_RCC_OscConfig+0x1cc>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8006c9c:	4b7e      	ldr	r3, [pc, #504]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	2204      	movs	r2, #4
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	d004      	beq.n	8006cb0 <HAL_RCC_OscConfig+0x168>
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d101      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8006cac:	2301      	movs	r3, #1
 8006cae:	e2af      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cb0:	4b79      	ldr	r3, [pc, #484]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	4a7b      	ldr	r2, [pc, #492]	@ (8006ea4 <HAL_RCC_OscConfig+0x35c>)
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	0019      	movs	r1, r3
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	691b      	ldr	r3, [r3, #16]
 8006cbe:	021a      	lsls	r2, r3, #8
 8006cc0:	4b75      	ldr	r3, [pc, #468]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006cc6:	4b74      	ldr	r3, [pc, #464]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	2209      	movs	r2, #9
 8006ccc:	4393      	bics	r3, r2
 8006cce:	0019      	movs	r1, r3
 8006cd0:	4b71      	ldr	r3, [pc, #452]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006cd2:	697a      	ldr	r2, [r7, #20]
 8006cd4:	430a      	orrs	r2, r1
 8006cd6:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006cd8:	f000 fc6c 	bl	80075b4 <HAL_RCC_GetSysClockFreq>
 8006cdc:	0001      	movs	r1, r0
 8006cde:	4b6e      	ldr	r3, [pc, #440]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	091b      	lsrs	r3, r3, #4
 8006ce4:	220f      	movs	r2, #15
 8006ce6:	4013      	ands	r3, r2
 8006ce8:	4a6f      	ldr	r2, [pc, #444]	@ (8006ea8 <HAL_RCC_OscConfig+0x360>)
 8006cea:	5cd3      	ldrb	r3, [r2, r3]
 8006cec:	000a      	movs	r2, r1
 8006cee:	40da      	lsrs	r2, r3
 8006cf0:	4b6e      	ldr	r3, [pc, #440]	@ (8006eac <HAL_RCC_OscConfig+0x364>)
 8006cf2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006cf4:	4b6e      	ldr	r3, [pc, #440]	@ (8006eb0 <HAL_RCC_OscConfig+0x368>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	2513      	movs	r5, #19
 8006cfa:	197c      	adds	r4, r7, r5
 8006cfc:	0018      	movs	r0, r3
 8006cfe:	f7fd fdf9 	bl	80048f4 <HAL_InitTick>
 8006d02:	0003      	movs	r3, r0
 8006d04:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8006d06:	197b      	adds	r3, r7, r5
 8006d08:	781b      	ldrb	r3, [r3, #0]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d046      	beq.n	8006d9c <HAL_RCC_OscConfig+0x254>
      {
        return status;
 8006d0e:	197b      	adds	r3, r7, r5
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	e27d      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d027      	beq.n	8006d6a <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006d1a:	4b5f      	ldr	r3, [pc, #380]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	2209      	movs	r2, #9
 8006d20:	4393      	bics	r3, r2
 8006d22:	0019      	movs	r1, r3
 8006d24:	4b5c      	ldr	r3, [pc, #368]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006d26:	697a      	ldr	r2, [r7, #20]
 8006d28:	430a      	orrs	r2, r1
 8006d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d2c:	f7fd fe28 	bl	8004980 <HAL_GetTick>
 8006d30:	0003      	movs	r3, r0
 8006d32:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d34:	e008      	b.n	8006d48 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d36:	f7fd fe23 	bl	8004980 <HAL_GetTick>
 8006d3a:	0002      	movs	r2, r0
 8006d3c:	69bb      	ldr	r3, [r7, #24]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d901      	bls.n	8006d48 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e263      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d48:	4b53      	ldr	r3, [pc, #332]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2204      	movs	r2, #4
 8006d4e:	4013      	ands	r3, r2
 8006d50:	d0f1      	beq.n	8006d36 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d52:	4b51      	ldr	r3, [pc, #324]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	4a53      	ldr	r2, [pc, #332]	@ (8006ea4 <HAL_RCC_OscConfig+0x35c>)
 8006d58:	4013      	ands	r3, r2
 8006d5a:	0019      	movs	r1, r3
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	021a      	lsls	r2, r3, #8
 8006d62:	4b4d      	ldr	r3, [pc, #308]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006d64:	430a      	orrs	r2, r1
 8006d66:	605a      	str	r2, [r3, #4]
 8006d68:	e018      	b.n	8006d9c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d6a:	4b4b      	ldr	r3, [pc, #300]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006d70:	2101      	movs	r1, #1
 8006d72:	438a      	bics	r2, r1
 8006d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d76:	f7fd fe03 	bl	8004980 <HAL_GetTick>
 8006d7a:	0003      	movs	r3, r0
 8006d7c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006d7e:	e008      	b.n	8006d92 <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d80:	f7fd fdfe 	bl	8004980 <HAL_GetTick>
 8006d84:	0002      	movs	r2, r0
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d901      	bls.n	8006d92 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e23e      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006d92:	4b41      	ldr	r3, [pc, #260]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2204      	movs	r2, #4
 8006d98:	4013      	ands	r3, r2
 8006d9a:	d1f1      	bne.n	8006d80 <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	2210      	movs	r2, #16
 8006da2:	4013      	ands	r3, r2
 8006da4:	d100      	bne.n	8006da8 <HAL_RCC_OscConfig+0x260>
 8006da6:	e0a1      	b.n	8006eec <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006da8:	6a3b      	ldr	r3, [r7, #32]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d140      	bne.n	8006e30 <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006dae:	4b3a      	ldr	r3, [pc, #232]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006db0:	681a      	ldr	r2, [r3, #0]
 8006db2:	2380      	movs	r3, #128	@ 0x80
 8006db4:	009b      	lsls	r3, r3, #2
 8006db6:	4013      	ands	r3, r2
 8006db8:	d005      	beq.n	8006dc6 <HAL_RCC_OscConfig+0x27e>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d101      	bne.n	8006dc6 <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e224      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006dc6:	4b34      	ldr	r3, [pc, #208]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	4a3a      	ldr	r2, [pc, #232]	@ (8006eb4 <HAL_RCC_OscConfig+0x36c>)
 8006dcc:	4013      	ands	r3, r2
 8006dce:	0019      	movs	r1, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6a1a      	ldr	r2, [r3, #32]
 8006dd4:	4b30      	ldr	r3, [pc, #192]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006dd6:	430a      	orrs	r2, r1
 8006dd8:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006dda:	4b2f      	ldr	r3, [pc, #188]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	021b      	lsls	r3, r3, #8
 8006de0:	0a19      	lsrs	r1, r3, #8
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	061a      	lsls	r2, r3, #24
 8006de8:	4b2b      	ldr	r3, [pc, #172]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006dea:	430a      	orrs	r2, r1
 8006dec:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6a1b      	ldr	r3, [r3, #32]
 8006df2:	0b5b      	lsrs	r3, r3, #13
 8006df4:	3301      	adds	r3, #1
 8006df6:	2280      	movs	r2, #128	@ 0x80
 8006df8:	0212      	lsls	r2, r2, #8
 8006dfa:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8006dfc:	4b26      	ldr	r3, [pc, #152]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	091b      	lsrs	r3, r3, #4
 8006e02:	210f      	movs	r1, #15
 8006e04:	400b      	ands	r3, r1
 8006e06:	4928      	ldr	r1, [pc, #160]	@ (8006ea8 <HAL_RCC_OscConfig+0x360>)
 8006e08:	5ccb      	ldrb	r3, [r1, r3]
 8006e0a:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006e0c:	4b27      	ldr	r3, [pc, #156]	@ (8006eac <HAL_RCC_OscConfig+0x364>)
 8006e0e:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006e10:	4b27      	ldr	r3, [pc, #156]	@ (8006eb0 <HAL_RCC_OscConfig+0x368>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2513      	movs	r5, #19
 8006e16:	197c      	adds	r4, r7, r5
 8006e18:	0018      	movs	r0, r3
 8006e1a:	f7fd fd6b 	bl	80048f4 <HAL_InitTick>
 8006e1e:	0003      	movs	r3, r0
 8006e20:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006e22:	197b      	adds	r3, r7, r5
 8006e24:	781b      	ldrb	r3, [r3, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d060      	beq.n	8006eec <HAL_RCC_OscConfig+0x3a4>
        {
          return status;
 8006e2a:	197b      	adds	r3, r7, r5
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	e1ef      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d03f      	beq.n	8006eb8 <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006e38:	4b17      	ldr	r3, [pc, #92]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	4b16      	ldr	r3, [pc, #88]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006e3e:	2180      	movs	r1, #128	@ 0x80
 8006e40:	0049      	lsls	r1, r1, #1
 8006e42:	430a      	orrs	r2, r1
 8006e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e46:	f7fd fd9b 	bl	8004980 <HAL_GetTick>
 8006e4a:	0003      	movs	r3, r0
 8006e4c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006e4e:	e008      	b.n	8006e62 <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006e50:	f7fd fd96 	bl	8004980 <HAL_GetTick>
 8006e54:	0002      	movs	r2, r0
 8006e56:	69bb      	ldr	r3, [r7, #24]
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e1d6      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006e62:	4b0d      	ldr	r3, [pc, #52]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	2380      	movs	r3, #128	@ 0x80
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	d0f0      	beq.n	8006e50 <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	4a10      	ldr	r2, [pc, #64]	@ (8006eb4 <HAL_RCC_OscConfig+0x36c>)
 8006e74:	4013      	ands	r3, r2
 8006e76:	0019      	movs	r1, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6a1a      	ldr	r2, [r3, #32]
 8006e7c:	4b06      	ldr	r3, [pc, #24]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006e7e:	430a      	orrs	r2, r1
 8006e80:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006e82:	4b05      	ldr	r3, [pc, #20]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	021b      	lsls	r3, r3, #8
 8006e88:	0a19      	lsrs	r1, r3, #8
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	69db      	ldr	r3, [r3, #28]
 8006e8e:	061a      	lsls	r2, r3, #24
 8006e90:	4b01      	ldr	r3, [pc, #4]	@ (8006e98 <HAL_RCC_OscConfig+0x350>)
 8006e92:	430a      	orrs	r2, r1
 8006e94:	605a      	str	r2, [r3, #4]
 8006e96:	e029      	b.n	8006eec <HAL_RCC_OscConfig+0x3a4>
 8006e98:	40021000 	.word	0x40021000
 8006e9c:	fffeffff 	.word	0xfffeffff
 8006ea0:	fffbffff 	.word	0xfffbffff
 8006ea4:	ffffe0ff 	.word	0xffffe0ff
 8006ea8:	0800c8cc 	.word	0x0800c8cc
 8006eac:	20000000 	.word	0x20000000
 8006eb0:	20000004 	.word	0x20000004
 8006eb4:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006eb8:	4bbe      	ldr	r3, [pc, #760]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	4bbd      	ldr	r3, [pc, #756]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006ebe:	49be      	ldr	r1, [pc, #760]	@ (80071b8 <HAL_RCC_OscConfig+0x670>)
 8006ec0:	400a      	ands	r2, r1
 8006ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ec4:	f7fd fd5c 	bl	8004980 <HAL_GetTick>
 8006ec8:	0003      	movs	r3, r0
 8006eca:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006ecc:	e008      	b.n	8006ee0 <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006ece:	f7fd fd57 	bl	8004980 <HAL_GetTick>
 8006ed2:	0002      	movs	r2, r0
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d901      	bls.n	8006ee0 <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 8006edc:	2303      	movs	r3, #3
 8006ede:	e197      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006ee0:	4bb4      	ldr	r3, [pc, #720]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006ee2:	681a      	ldr	r2, [r3, #0]
 8006ee4:	2380      	movs	r3, #128	@ 0x80
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	4013      	ands	r3, r2
 8006eea:	d1f0      	bne.n	8006ece <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2208      	movs	r2, #8
 8006ef2:	4013      	ands	r3, r2
 8006ef4:	d036      	beq.n	8006f64 <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d019      	beq.n	8006f32 <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006efe:	4bad      	ldr	r3, [pc, #692]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f02:	4bac      	ldr	r3, [pc, #688]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f04:	2101      	movs	r1, #1
 8006f06:	430a      	orrs	r2, r1
 8006f08:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f0a:	f7fd fd39 	bl	8004980 <HAL_GetTick>
 8006f0e:	0003      	movs	r3, r0
 8006f10:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f12:	e008      	b.n	8006f26 <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f14:	f7fd fd34 	bl	8004980 <HAL_GetTick>
 8006f18:	0002      	movs	r2, r0
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	1ad3      	subs	r3, r2, r3
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	d901      	bls.n	8006f26 <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	e174      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f26:	4ba3      	ldr	r3, [pc, #652]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	4013      	ands	r3, r2
 8006f2e:	d0f1      	beq.n	8006f14 <HAL_RCC_OscConfig+0x3cc>
 8006f30:	e018      	b.n	8006f64 <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f32:	4ba0      	ldr	r3, [pc, #640]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f34:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f36:	4b9f      	ldr	r3, [pc, #636]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f38:	2101      	movs	r1, #1
 8006f3a:	438a      	bics	r2, r1
 8006f3c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f3e:	f7fd fd1f 	bl	8004980 <HAL_GetTick>
 8006f42:	0003      	movs	r3, r0
 8006f44:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f46:	e008      	b.n	8006f5a <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f48:	f7fd fd1a 	bl	8004980 <HAL_GetTick>
 8006f4c:	0002      	movs	r2, r0
 8006f4e:	69bb      	ldr	r3, [r7, #24]
 8006f50:	1ad3      	subs	r3, r2, r3
 8006f52:	2b02      	cmp	r3, #2
 8006f54:	d901      	bls.n	8006f5a <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8006f56:	2303      	movs	r3, #3
 8006f58:	e15a      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f5a:	4b96      	ldr	r3, [pc, #600]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f5e:	2202      	movs	r2, #2
 8006f60:	4013      	ands	r3, r2
 8006f62:	d1f1      	bne.n	8006f48 <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	2204      	movs	r2, #4
 8006f6a:	4013      	ands	r3, r2
 8006f6c:	d100      	bne.n	8006f70 <HAL_RCC_OscConfig+0x428>
 8006f6e:	e0ae      	b.n	80070ce <HAL_RCC_OscConfig+0x586>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f70:	2027      	movs	r0, #39	@ 0x27
 8006f72:	183b      	adds	r3, r7, r0
 8006f74:	2200      	movs	r2, #0
 8006f76:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f78:	4b8e      	ldr	r3, [pc, #568]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f7c:	2380      	movs	r3, #128	@ 0x80
 8006f7e:	055b      	lsls	r3, r3, #21
 8006f80:	4013      	ands	r3, r2
 8006f82:	d109      	bne.n	8006f98 <HAL_RCC_OscConfig+0x450>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f84:	4b8b      	ldr	r3, [pc, #556]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f88:	4b8a      	ldr	r3, [pc, #552]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006f8a:	2180      	movs	r1, #128	@ 0x80
 8006f8c:	0549      	lsls	r1, r1, #21
 8006f8e:	430a      	orrs	r2, r1
 8006f90:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006f92:	183b      	adds	r3, r7, r0
 8006f94:	2201      	movs	r2, #1
 8006f96:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f98:	4b88      	ldr	r3, [pc, #544]	@ (80071bc <HAL_RCC_OscConfig+0x674>)
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	2380      	movs	r3, #128	@ 0x80
 8006f9e:	005b      	lsls	r3, r3, #1
 8006fa0:	4013      	ands	r3, r2
 8006fa2:	d11a      	bne.n	8006fda <HAL_RCC_OscConfig+0x492>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fa4:	4b85      	ldr	r3, [pc, #532]	@ (80071bc <HAL_RCC_OscConfig+0x674>)
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	4b84      	ldr	r3, [pc, #528]	@ (80071bc <HAL_RCC_OscConfig+0x674>)
 8006faa:	2180      	movs	r1, #128	@ 0x80
 8006fac:	0049      	lsls	r1, r1, #1
 8006fae:	430a      	orrs	r2, r1
 8006fb0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fb2:	f7fd fce5 	bl	8004980 <HAL_GetTick>
 8006fb6:	0003      	movs	r3, r0
 8006fb8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fba:	e008      	b.n	8006fce <HAL_RCC_OscConfig+0x486>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fbc:	f7fd fce0 	bl	8004980 <HAL_GetTick>
 8006fc0:	0002      	movs	r2, r0
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	2b64      	cmp	r3, #100	@ 0x64
 8006fc8:	d901      	bls.n	8006fce <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e120      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fce:	4b7b      	ldr	r3, [pc, #492]	@ (80071bc <HAL_RCC_OscConfig+0x674>)
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	2380      	movs	r3, #128	@ 0x80
 8006fd4:	005b      	lsls	r3, r3, #1
 8006fd6:	4013      	ands	r3, r2
 8006fd8:	d0f0      	beq.n	8006fbc <HAL_RCC_OscConfig+0x474>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	689a      	ldr	r2, [r3, #8]
 8006fde:	2380      	movs	r3, #128	@ 0x80
 8006fe0:	005b      	lsls	r3, r3, #1
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d107      	bne.n	8006ff6 <HAL_RCC_OscConfig+0x4ae>
 8006fe6:	4b73      	ldr	r3, [pc, #460]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006fe8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006fea:	4b72      	ldr	r3, [pc, #456]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8006fec:	2180      	movs	r1, #128	@ 0x80
 8006fee:	0049      	lsls	r1, r1, #1
 8006ff0:	430a      	orrs	r2, r1
 8006ff2:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ff4:	e031      	b.n	800705a <HAL_RCC_OscConfig+0x512>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d10c      	bne.n	8007018 <HAL_RCC_OscConfig+0x4d0>
 8006ffe:	4b6d      	ldr	r3, [pc, #436]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007000:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007002:	4b6c      	ldr	r3, [pc, #432]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007004:	496c      	ldr	r1, [pc, #432]	@ (80071b8 <HAL_RCC_OscConfig+0x670>)
 8007006:	400a      	ands	r2, r1
 8007008:	651a      	str	r2, [r3, #80]	@ 0x50
 800700a:	4b6a      	ldr	r3, [pc, #424]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 800700c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800700e:	4b69      	ldr	r3, [pc, #420]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007010:	496b      	ldr	r1, [pc, #428]	@ (80071c0 <HAL_RCC_OscConfig+0x678>)
 8007012:	400a      	ands	r2, r1
 8007014:	651a      	str	r2, [r3, #80]	@ 0x50
 8007016:	e020      	b.n	800705a <HAL_RCC_OscConfig+0x512>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	689a      	ldr	r2, [r3, #8]
 800701c:	23a0      	movs	r3, #160	@ 0xa0
 800701e:	00db      	lsls	r3, r3, #3
 8007020:	429a      	cmp	r2, r3
 8007022:	d10e      	bne.n	8007042 <HAL_RCC_OscConfig+0x4fa>
 8007024:	4b63      	ldr	r3, [pc, #396]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007026:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007028:	4b62      	ldr	r3, [pc, #392]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 800702a:	2180      	movs	r1, #128	@ 0x80
 800702c:	00c9      	lsls	r1, r1, #3
 800702e:	430a      	orrs	r2, r1
 8007030:	651a      	str	r2, [r3, #80]	@ 0x50
 8007032:	4b60      	ldr	r3, [pc, #384]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007034:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007036:	4b5f      	ldr	r3, [pc, #380]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007038:	2180      	movs	r1, #128	@ 0x80
 800703a:	0049      	lsls	r1, r1, #1
 800703c:	430a      	orrs	r2, r1
 800703e:	651a      	str	r2, [r3, #80]	@ 0x50
 8007040:	e00b      	b.n	800705a <HAL_RCC_OscConfig+0x512>
 8007042:	4b5c      	ldr	r3, [pc, #368]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007044:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007046:	4b5b      	ldr	r3, [pc, #364]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007048:	495b      	ldr	r1, [pc, #364]	@ (80071b8 <HAL_RCC_OscConfig+0x670>)
 800704a:	400a      	ands	r2, r1
 800704c:	651a      	str	r2, [r3, #80]	@ 0x50
 800704e:	4b59      	ldr	r3, [pc, #356]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007050:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007052:	4b58      	ldr	r3, [pc, #352]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007054:	495a      	ldr	r1, [pc, #360]	@ (80071c0 <HAL_RCC_OscConfig+0x678>)
 8007056:	400a      	ands	r2, r1
 8007058:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d015      	beq.n	800708e <HAL_RCC_OscConfig+0x546>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007062:	f7fd fc8d 	bl	8004980 <HAL_GetTick>
 8007066:	0003      	movs	r3, r0
 8007068:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800706a:	e009      	b.n	8007080 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800706c:	f7fd fc88 	bl	8004980 <HAL_GetTick>
 8007070:	0002      	movs	r2, r0
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	1ad3      	subs	r3, r2, r3
 8007076:	4a53      	ldr	r2, [pc, #332]	@ (80071c4 <HAL_RCC_OscConfig+0x67c>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d901      	bls.n	8007080 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800707c:	2303      	movs	r3, #3
 800707e:	e0c7      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007080:	4b4c      	ldr	r3, [pc, #304]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007082:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007084:	2380      	movs	r3, #128	@ 0x80
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4013      	ands	r3, r2
 800708a:	d0ef      	beq.n	800706c <HAL_RCC_OscConfig+0x524>
 800708c:	e014      	b.n	80070b8 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800708e:	f7fd fc77 	bl	8004980 <HAL_GetTick>
 8007092:	0003      	movs	r3, r0
 8007094:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007096:	e009      	b.n	80070ac <HAL_RCC_OscConfig+0x564>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007098:	f7fd fc72 	bl	8004980 <HAL_GetTick>
 800709c:	0002      	movs	r2, r0
 800709e:	69bb      	ldr	r3, [r7, #24]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	4a48      	ldr	r2, [pc, #288]	@ (80071c4 <HAL_RCC_OscConfig+0x67c>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d901      	bls.n	80070ac <HAL_RCC_OscConfig+0x564>
        {
          return HAL_TIMEOUT;
 80070a8:	2303      	movs	r3, #3
 80070aa:	e0b1      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80070ac:	4b41      	ldr	r3, [pc, #260]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 80070ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070b0:	2380      	movs	r3, #128	@ 0x80
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	4013      	ands	r3, r2
 80070b6:	d1ef      	bne.n	8007098 <HAL_RCC_OscConfig+0x550>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80070b8:	2327      	movs	r3, #39	@ 0x27
 80070ba:	18fb      	adds	r3, r7, r3
 80070bc:	781b      	ldrb	r3, [r3, #0]
 80070be:	2b01      	cmp	r3, #1
 80070c0:	d105      	bne.n	80070ce <HAL_RCC_OscConfig+0x586>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070c2:	4b3c      	ldr	r3, [pc, #240]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 80070c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070c6:	4b3b      	ldr	r3, [pc, #236]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 80070c8:	493f      	ldr	r1, [pc, #252]	@ (80071c8 <HAL_RCC_OscConfig+0x680>)
 80070ca:	400a      	ands	r2, r1
 80070cc:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d100      	bne.n	80070d8 <HAL_RCC_OscConfig+0x590>
 80070d6:	e09a      	b.n	800720e <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80070d8:	6a3b      	ldr	r3, [r7, #32]
 80070da:	2b0c      	cmp	r3, #12
 80070dc:	d064      	beq.n	80071a8 <HAL_RCC_OscConfig+0x660>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	d145      	bne.n	8007172 <HAL_RCC_OscConfig+0x62a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070e6:	4b33      	ldr	r3, [pc, #204]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	4b32      	ldr	r3, [pc, #200]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 80070ec:	4937      	ldr	r1, [pc, #220]	@ (80071cc <HAL_RCC_OscConfig+0x684>)
 80070ee:	400a      	ands	r2, r1
 80070f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070f2:	f7fd fc45 	bl	8004980 <HAL_GetTick>
 80070f6:	0003      	movs	r3, r0
 80070f8:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80070fa:	e008      	b.n	800710e <HAL_RCC_OscConfig+0x5c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80070fc:	f7fd fc40 	bl	8004980 <HAL_GetTick>
 8007100:	0002      	movs	r2, r0
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	2b02      	cmp	r3, #2
 8007108:	d901      	bls.n	800710e <HAL_RCC_OscConfig+0x5c6>
          {
            return HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	e080      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800710e:	4b29      	ldr	r3, [pc, #164]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	2380      	movs	r3, #128	@ 0x80
 8007114:	049b      	lsls	r3, r3, #18
 8007116:	4013      	ands	r3, r2
 8007118:	d1f0      	bne.n	80070fc <HAL_RCC_OscConfig+0x5b4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800711a:	4b26      	ldr	r3, [pc, #152]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 800711c:	68db      	ldr	r3, [r3, #12]
 800711e:	4a2c      	ldr	r2, [pc, #176]	@ (80071d0 <HAL_RCC_OscConfig+0x688>)
 8007120:	4013      	ands	r3, r2
 8007122:	0019      	movs	r1, r3
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712c:	431a      	orrs	r2, r3
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007132:	431a      	orrs	r2, r3
 8007134:	4b1f      	ldr	r3, [pc, #124]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007136:	430a      	orrs	r2, r1
 8007138:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800713a:	4b1e      	ldr	r3, [pc, #120]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	4b1d      	ldr	r3, [pc, #116]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007140:	2180      	movs	r1, #128	@ 0x80
 8007142:	0449      	lsls	r1, r1, #17
 8007144:	430a      	orrs	r2, r1
 8007146:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007148:	f7fd fc1a 	bl	8004980 <HAL_GetTick>
 800714c:	0003      	movs	r3, r0
 800714e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007150:	e008      	b.n	8007164 <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007152:	f7fd fc15 	bl	8004980 <HAL_GetTick>
 8007156:	0002      	movs	r2, r0
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	1ad3      	subs	r3, r2, r3
 800715c:	2b02      	cmp	r3, #2
 800715e:	d901      	bls.n	8007164 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e055      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007164:	4b13      	ldr	r3, [pc, #76]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007166:	681a      	ldr	r2, [r3, #0]
 8007168:	2380      	movs	r3, #128	@ 0x80
 800716a:	049b      	lsls	r3, r3, #18
 800716c:	4013      	ands	r3, r2
 800716e:	d0f0      	beq.n	8007152 <HAL_RCC_OscConfig+0x60a>
 8007170:	e04d      	b.n	800720e <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007172:	4b10      	ldr	r3, [pc, #64]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	4b0f      	ldr	r3, [pc, #60]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 8007178:	4914      	ldr	r1, [pc, #80]	@ (80071cc <HAL_RCC_OscConfig+0x684>)
 800717a:	400a      	ands	r2, r1
 800717c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800717e:	f7fd fbff 	bl	8004980 <HAL_GetTick>
 8007182:	0003      	movs	r3, r0
 8007184:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007186:	e008      	b.n	800719a <HAL_RCC_OscConfig+0x652>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007188:	f7fd fbfa 	bl	8004980 <HAL_GetTick>
 800718c:	0002      	movs	r2, r0
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	1ad3      	subs	r3, r2, r3
 8007192:	2b02      	cmp	r3, #2
 8007194:	d901      	bls.n	800719a <HAL_RCC_OscConfig+0x652>
          {
            return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e03a      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800719a:	4b06      	ldr	r3, [pc, #24]	@ (80071b4 <HAL_RCC_OscConfig+0x66c>)
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	2380      	movs	r3, #128	@ 0x80
 80071a0:	049b      	lsls	r3, r3, #18
 80071a2:	4013      	ands	r3, r2
 80071a4:	d1f0      	bne.n	8007188 <HAL_RCC_OscConfig+0x640>
 80071a6:	e032      	b.n	800720e <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ac:	2b01      	cmp	r3, #1
 80071ae:	d111      	bne.n	80071d4 <HAL_RCC_OscConfig+0x68c>
      {
        return HAL_ERROR;
 80071b0:	2301      	movs	r3, #1
 80071b2:	e02d      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
 80071b4:	40021000 	.word	0x40021000
 80071b8:	fffffeff 	.word	0xfffffeff
 80071bc:	40007000 	.word	0x40007000
 80071c0:	fffffbff 	.word	0xfffffbff
 80071c4:	00001388 	.word	0x00001388
 80071c8:	efffffff 	.word	0xefffffff
 80071cc:	feffffff 	.word	0xfeffffff
 80071d0:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80071d4:	4b10      	ldr	r3, [pc, #64]	@ (8007218 <HAL_RCC_OscConfig+0x6d0>)
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071da:	69fa      	ldr	r2, [r7, #28]
 80071dc:	2380      	movs	r3, #128	@ 0x80
 80071de:	025b      	lsls	r3, r3, #9
 80071e0:	401a      	ands	r2, r3
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e6:	429a      	cmp	r2, r3
 80071e8:	d10f      	bne.n	800720a <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80071ea:	69fa      	ldr	r2, [r7, #28]
 80071ec:	23f0      	movs	r3, #240	@ 0xf0
 80071ee:	039b      	lsls	r3, r3, #14
 80071f0:	401a      	ands	r2, r3
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d107      	bne.n	800720a <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80071fa:	69fa      	ldr	r2, [r7, #28]
 80071fc:	23c0      	movs	r3, #192	@ 0xc0
 80071fe:	041b      	lsls	r3, r3, #16
 8007200:	401a      	ands	r2, r3
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007206:	429a      	cmp	r2, r3
 8007208:	d001      	beq.n	800720e <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e000      	b.n	8007210 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }
  return HAL_OK;
 800720e:	2300      	movs	r3, #0
}
 8007210:	0018      	movs	r0, r3
 8007212:	46bd      	mov	sp, r7
 8007214:	b00a      	add	sp, #40	@ 0x28
 8007216:	bdb0      	pop	{r4, r5, r7, pc}
 8007218:	40021000 	.word	0x40021000

0800721c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800721c:	b5b0      	push	{r4, r5, r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
 8007224:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	e128      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007230:	4b96      	ldr	r3, [pc, #600]	@ (800748c <HAL_RCC_ClockConfig+0x270>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2201      	movs	r2, #1
 8007236:	4013      	ands	r3, r2
 8007238:	683a      	ldr	r2, [r7, #0]
 800723a:	429a      	cmp	r2, r3
 800723c:	d91e      	bls.n	800727c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800723e:	4b93      	ldr	r3, [pc, #588]	@ (800748c <HAL_RCC_ClockConfig+0x270>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	2201      	movs	r2, #1
 8007244:	4393      	bics	r3, r2
 8007246:	0019      	movs	r1, r3
 8007248:	4b90      	ldr	r3, [pc, #576]	@ (800748c <HAL_RCC_ClockConfig+0x270>)
 800724a:	683a      	ldr	r2, [r7, #0]
 800724c:	430a      	orrs	r2, r1
 800724e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007250:	f7fd fb96 	bl	8004980 <HAL_GetTick>
 8007254:	0003      	movs	r3, r0
 8007256:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007258:	e009      	b.n	800726e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800725a:	f7fd fb91 	bl	8004980 <HAL_GetTick>
 800725e:	0002      	movs	r2, r0
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	4a8a      	ldr	r2, [pc, #552]	@ (8007490 <HAL_RCC_ClockConfig+0x274>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d901      	bls.n	800726e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800726a:	2303      	movs	r3, #3
 800726c:	e109      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800726e:	4b87      	ldr	r3, [pc, #540]	@ (800748c <HAL_RCC_ClockConfig+0x270>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	2201      	movs	r2, #1
 8007274:	4013      	ands	r3, r2
 8007276:	683a      	ldr	r2, [r7, #0]
 8007278:	429a      	cmp	r2, r3
 800727a:	d1ee      	bne.n	800725a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	2202      	movs	r2, #2
 8007282:	4013      	ands	r3, r2
 8007284:	d009      	beq.n	800729a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007286:	4b83      	ldr	r3, [pc, #524]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007288:	68db      	ldr	r3, [r3, #12]
 800728a:	22f0      	movs	r2, #240	@ 0xf0
 800728c:	4393      	bics	r3, r2
 800728e:	0019      	movs	r1, r3
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	689a      	ldr	r2, [r3, #8]
 8007294:	4b7f      	ldr	r3, [pc, #508]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007296:	430a      	orrs	r2, r1
 8007298:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2201      	movs	r2, #1
 80072a0:	4013      	ands	r3, r2
 80072a2:	d100      	bne.n	80072a6 <HAL_RCC_ClockConfig+0x8a>
 80072a4:	e089      	b.n	80073ba <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	2b02      	cmp	r3, #2
 80072ac:	d107      	bne.n	80072be <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80072ae:	4b79      	ldr	r3, [pc, #484]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 80072b0:	681a      	ldr	r2, [r3, #0]
 80072b2:	2380      	movs	r3, #128	@ 0x80
 80072b4:	029b      	lsls	r3, r3, #10
 80072b6:	4013      	ands	r3, r2
 80072b8:	d120      	bne.n	80072fc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e0e1      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	2b03      	cmp	r3, #3
 80072c4:	d107      	bne.n	80072d6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80072c6:	4b73      	ldr	r3, [pc, #460]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	2380      	movs	r3, #128	@ 0x80
 80072cc:	049b      	lsls	r3, r3, #18
 80072ce:	4013      	ands	r3, r2
 80072d0:	d114      	bne.n	80072fc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e0d5      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d106      	bne.n	80072ec <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80072de:	4b6d      	ldr	r3, [pc, #436]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	2204      	movs	r2, #4
 80072e4:	4013      	ands	r3, r2
 80072e6:	d109      	bne.n	80072fc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	e0ca      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80072ec:	4b69      	ldr	r3, [pc, #420]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	2380      	movs	r3, #128	@ 0x80
 80072f2:	009b      	lsls	r3, r3, #2
 80072f4:	4013      	ands	r3, r2
 80072f6:	d101      	bne.n	80072fc <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80072f8:	2301      	movs	r3, #1
 80072fa:	e0c2      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80072fc:	4b65      	ldr	r3, [pc, #404]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 80072fe:	68db      	ldr	r3, [r3, #12]
 8007300:	2203      	movs	r2, #3
 8007302:	4393      	bics	r3, r2
 8007304:	0019      	movs	r1, r3
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	685a      	ldr	r2, [r3, #4]
 800730a:	4b62      	ldr	r3, [pc, #392]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 800730c:	430a      	orrs	r2, r1
 800730e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007310:	f7fd fb36 	bl	8004980 <HAL_GetTick>
 8007314:	0003      	movs	r3, r0
 8007316:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	2b02      	cmp	r3, #2
 800731e:	d111      	bne.n	8007344 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007320:	e009      	b.n	8007336 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007322:	f7fd fb2d 	bl	8004980 <HAL_GetTick>
 8007326:	0002      	movs	r2, r0
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	4a58      	ldr	r2, [pc, #352]	@ (8007490 <HAL_RCC_ClockConfig+0x274>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d901      	bls.n	8007336 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e0a5      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007336:	4b57      	ldr	r3, [pc, #348]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	220c      	movs	r2, #12
 800733c:	4013      	ands	r3, r2
 800733e:	2b08      	cmp	r3, #8
 8007340:	d1ef      	bne.n	8007322 <HAL_RCC_ClockConfig+0x106>
 8007342:	e03a      	b.n	80073ba <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	2b03      	cmp	r3, #3
 800734a:	d111      	bne.n	8007370 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800734c:	e009      	b.n	8007362 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800734e:	f7fd fb17 	bl	8004980 <HAL_GetTick>
 8007352:	0002      	movs	r2, r0
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	1ad3      	subs	r3, r2, r3
 8007358:	4a4d      	ldr	r2, [pc, #308]	@ (8007490 <HAL_RCC_ClockConfig+0x274>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d901      	bls.n	8007362 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800735e:	2303      	movs	r3, #3
 8007360:	e08f      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007362:	4b4c      	ldr	r3, [pc, #304]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	220c      	movs	r2, #12
 8007368:	4013      	ands	r3, r2
 800736a:	2b0c      	cmp	r3, #12
 800736c:	d1ef      	bne.n	800734e <HAL_RCC_ClockConfig+0x132>
 800736e:	e024      	b.n	80073ba <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	2b01      	cmp	r3, #1
 8007376:	d11b      	bne.n	80073b0 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007378:	e009      	b.n	800738e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800737a:	f7fd fb01 	bl	8004980 <HAL_GetTick>
 800737e:	0002      	movs	r2, r0
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	4a42      	ldr	r2, [pc, #264]	@ (8007490 <HAL_RCC_ClockConfig+0x274>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d901      	bls.n	800738e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e079      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800738e:	4b41      	ldr	r3, [pc, #260]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	220c      	movs	r2, #12
 8007394:	4013      	ands	r3, r2
 8007396:	2b04      	cmp	r3, #4
 8007398:	d1ef      	bne.n	800737a <HAL_RCC_ClockConfig+0x15e>
 800739a:	e00e      	b.n	80073ba <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800739c:	f7fd faf0 	bl	8004980 <HAL_GetTick>
 80073a0:	0002      	movs	r2, r0
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	4a3a      	ldr	r2, [pc, #232]	@ (8007490 <HAL_RCC_ClockConfig+0x274>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d901      	bls.n	80073b0 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e068      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80073b0:	4b38      	ldr	r3, [pc, #224]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	220c      	movs	r2, #12
 80073b6:	4013      	ands	r3, r2
 80073b8:	d1f0      	bne.n	800739c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80073ba:	4b34      	ldr	r3, [pc, #208]	@ (800748c <HAL_RCC_ClockConfig+0x270>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	2201      	movs	r2, #1
 80073c0:	4013      	ands	r3, r2
 80073c2:	683a      	ldr	r2, [r7, #0]
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d21e      	bcs.n	8007406 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073c8:	4b30      	ldr	r3, [pc, #192]	@ (800748c <HAL_RCC_ClockConfig+0x270>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2201      	movs	r2, #1
 80073ce:	4393      	bics	r3, r2
 80073d0:	0019      	movs	r1, r3
 80073d2:	4b2e      	ldr	r3, [pc, #184]	@ (800748c <HAL_RCC_ClockConfig+0x270>)
 80073d4:	683a      	ldr	r2, [r7, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80073da:	f7fd fad1 	bl	8004980 <HAL_GetTick>
 80073de:	0003      	movs	r3, r0
 80073e0:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073e2:	e009      	b.n	80073f8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073e4:	f7fd facc 	bl	8004980 <HAL_GetTick>
 80073e8:	0002      	movs	r2, r0
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	4a28      	ldr	r2, [pc, #160]	@ (8007490 <HAL_RCC_ClockConfig+0x274>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d901      	bls.n	80073f8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80073f4:	2303      	movs	r3, #3
 80073f6:	e044      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073f8:	4b24      	ldr	r3, [pc, #144]	@ (800748c <HAL_RCC_ClockConfig+0x270>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2201      	movs	r2, #1
 80073fe:	4013      	ands	r3, r2
 8007400:	683a      	ldr	r2, [r7, #0]
 8007402:	429a      	cmp	r2, r3
 8007404:	d1ee      	bne.n	80073e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	2204      	movs	r2, #4
 800740c:	4013      	ands	r3, r2
 800740e:	d009      	beq.n	8007424 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007410:	4b20      	ldr	r3, [pc, #128]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007412:	68db      	ldr	r3, [r3, #12]
 8007414:	4a20      	ldr	r2, [pc, #128]	@ (8007498 <HAL_RCC_ClockConfig+0x27c>)
 8007416:	4013      	ands	r3, r2
 8007418:	0019      	movs	r1, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	68da      	ldr	r2, [r3, #12]
 800741e:	4b1d      	ldr	r3, [pc, #116]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007420:	430a      	orrs	r2, r1
 8007422:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2208      	movs	r2, #8
 800742a:	4013      	ands	r3, r2
 800742c:	d00a      	beq.n	8007444 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800742e:	4b19      	ldr	r3, [pc, #100]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	4a1a      	ldr	r2, [pc, #104]	@ (800749c <HAL_RCC_ClockConfig+0x280>)
 8007434:	4013      	ands	r3, r2
 8007436:	0019      	movs	r1, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	691b      	ldr	r3, [r3, #16]
 800743c:	00da      	lsls	r2, r3, #3
 800743e:	4b15      	ldr	r3, [pc, #84]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 8007440:	430a      	orrs	r2, r1
 8007442:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007444:	f000 f8b6 	bl	80075b4 <HAL_RCC_GetSysClockFreq>
 8007448:	0001      	movs	r1, r0
 800744a:	4b12      	ldr	r3, [pc, #72]	@ (8007494 <HAL_RCC_ClockConfig+0x278>)
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	091b      	lsrs	r3, r3, #4
 8007450:	220f      	movs	r2, #15
 8007452:	4013      	ands	r3, r2
 8007454:	4a12      	ldr	r2, [pc, #72]	@ (80074a0 <HAL_RCC_ClockConfig+0x284>)
 8007456:	5cd3      	ldrb	r3, [r2, r3]
 8007458:	000a      	movs	r2, r1
 800745a:	40da      	lsrs	r2, r3
 800745c:	4b11      	ldr	r3, [pc, #68]	@ (80074a4 <HAL_RCC_ClockConfig+0x288>)
 800745e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007460:	4b11      	ldr	r3, [pc, #68]	@ (80074a8 <HAL_RCC_ClockConfig+0x28c>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	250b      	movs	r5, #11
 8007466:	197c      	adds	r4, r7, r5
 8007468:	0018      	movs	r0, r3
 800746a:	f7fd fa43 	bl	80048f4 <HAL_InitTick>
 800746e:	0003      	movs	r3, r0
 8007470:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8007472:	197b      	adds	r3, r7, r5
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d002      	beq.n	8007480 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800747a:	197b      	adds	r3, r7, r5
 800747c:	781b      	ldrb	r3, [r3, #0]
 800747e:	e000      	b.n	8007482 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	0018      	movs	r0, r3
 8007484:	46bd      	mov	sp, r7
 8007486:	b004      	add	sp, #16
 8007488:	bdb0      	pop	{r4, r5, r7, pc}
 800748a:	46c0      	nop			@ (mov r8, r8)
 800748c:	40022000 	.word	0x40022000
 8007490:	00001388 	.word	0x00001388
 8007494:	40021000 	.word	0x40021000
 8007498:	fffff8ff 	.word	0xfffff8ff
 800749c:	ffffc7ff 	.word	0xffffc7ff
 80074a0:	0800c8cc 	.word	0x0800c8cc
 80074a4:	20000000 	.word	0x20000000
 80074a8:	20000004 	.word	0x20000004

080074ac <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80074ac:	b590      	push	{r4, r7, lr}
 80074ae:	b08d      	sub	sp, #52	@ 0x34
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	60f8      	str	r0, [r7, #12]
 80074b4:	60b9      	str	r1, [r7, #8]
 80074b6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0};
 80074b8:	241c      	movs	r4, #28
 80074ba:	193b      	adds	r3, r7, r4
 80074bc:	0018      	movs	r0, r3
 80074be:	2314      	movs	r3, #20
 80074c0:	001a      	movs	r2, r3
 80074c2:	2100      	movs	r1, #0
 80074c4:	f003 f9dc 	bl	800a880 <memset>
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80074c8:	0020      	movs	r0, r4
 80074ca:	183b      	adds	r3, r7, r0
 80074cc:	2202      	movs	r2, #2
 80074ce:	605a      	str	r2, [r3, #4]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80074d0:	183b      	adds	r3, r7, r0
 80074d2:	2202      	movs	r2, #2
 80074d4:	60da      	str	r2, [r3, #12]
  gpio.Pull      = GPIO_NOPULL;
 80074d6:	183b      	adds	r3, r7, r0
 80074d8:	2200      	movs	r2, #0
 80074da:	609a      	str	r2, [r3, #8]
  if(RCC_MCOx == RCC_MCO1)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d11a      	bne.n	8007518 <HAL_RCC_MCOConfig+0x6c>
  {
    gpio.Pin       = MCO1_PIN;
 80074e2:	183b      	adds	r3, r7, r0
 80074e4:	2280      	movs	r2, #128	@ 0x80
 80074e6:	0052      	lsls	r2, r2, #1
 80074e8:	601a      	str	r2, [r3, #0]
    gpio.Alternate = GPIO_AF0_MCO;
 80074ea:	183b      	adds	r3, r7, r0
 80074ec:	2200      	movs	r2, #0
 80074ee:	611a      	str	r2, [r3, #16]

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 80074f0:	4b2d      	ldr	r3, [pc, #180]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 80074f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f4:	4b2c      	ldr	r3, [pc, #176]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 80074f6:	2101      	movs	r1, #1
 80074f8:	430a      	orrs	r2, r1
 80074fa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80074fc:	4b2a      	ldr	r3, [pc, #168]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 80074fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007500:	2201      	movs	r2, #1
 8007502:	4013      	ands	r3, r2
 8007504:	61bb      	str	r3, [r7, #24]
 8007506:	69bb      	ldr	r3, [r7, #24]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8007508:	183a      	adds	r2, r7, r0
 800750a:	23a0      	movs	r3, #160	@ 0xa0
 800750c:	05db      	lsls	r3, r3, #23
 800750e:	0011      	movs	r1, r2
 8007510:	0018      	movs	r0, r3
 8007512:	f7fd fcbb 	bl	8004e8c <HAL_GPIO_Init>
 8007516:	e038      	b.n	800758a <HAL_RCC_MCOConfig+0xde>
  }
#if defined(RCC_MCO3_SUPPORT)
  else if (RCC_MCOx == RCC_MCO3)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2b02      	cmp	r3, #2
 800751c:	d11a      	bne.n	8007554 <HAL_RCC_MCOConfig+0xa8>
  {
    gpio.Pin       = MCO3_PIN;
 800751e:	201c      	movs	r0, #28
 8007520:	183b      	adds	r3, r7, r0
 8007522:	2280      	movs	r2, #128	@ 0x80
 8007524:	0192      	lsls	r2, r2, #6
 8007526:	601a      	str	r2, [r3, #0]
    gpio.Alternate = MCO3_GPIO_AF;
 8007528:	183b      	adds	r3, r7, r0
 800752a:	2200      	movs	r2, #0
 800752c:	611a      	str	r2, [r3, #16]

    /* MCO3 Clock Enable */
    MCO3_CLK_ENABLE();
 800752e:	4b1e      	ldr	r3, [pc, #120]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 8007530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007532:	4b1d      	ldr	r3, [pc, #116]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 8007534:	2102      	movs	r1, #2
 8007536:	430a      	orrs	r2, r1
 8007538:	62da      	str	r2, [r3, #44]	@ 0x2c
 800753a:	4b1b      	ldr	r3, [pc, #108]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 800753c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800753e:	2202      	movs	r2, #2
 8007540:	4013      	ands	r3, r2
 8007542:	617b      	str	r3, [r7, #20]
 8007544:	697b      	ldr	r3, [r7, #20]
    HAL_GPIO_Init(MCO3_GPIO_PORT, &gpio);
 8007546:	183b      	adds	r3, r7, r0
 8007548:	4a18      	ldr	r2, [pc, #96]	@ (80075ac <HAL_RCC_MCOConfig+0x100>)
 800754a:	0019      	movs	r1, r3
 800754c:	0010      	movs	r0, r2
 800754e:	f7fd fc9d 	bl	8004e8c <HAL_GPIO_Init>
 8007552:	e01a      	b.n	800758a <HAL_RCC_MCOConfig+0xde>
  }
#endif /* RCC_MCO3_SUPPORT */
  else
  {
    gpio.Pin       = MCO2_PIN;
 8007554:	201c      	movs	r0, #28
 8007556:	183b      	adds	r3, r7, r0
 8007558:	2280      	movs	r2, #128	@ 0x80
 800755a:	0092      	lsls	r2, r2, #2
 800755c:	601a      	str	r2, [r3, #0]
    gpio.Alternate = GPIO_AF0_MCO;
 800755e:	183b      	adds	r3, r7, r0
 8007560:	2200      	movs	r2, #0
 8007562:	611a      	str	r2, [r3, #16]

    /* MCO2 Clock Enable */
    MCO2_CLK_ENABLE();
 8007564:	4b10      	ldr	r3, [pc, #64]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 8007566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007568:	4b0f      	ldr	r3, [pc, #60]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 800756a:	2101      	movs	r1, #1
 800756c:	430a      	orrs	r2, r1
 800756e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007570:	4b0d      	ldr	r3, [pc, #52]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 8007572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007574:	2201      	movs	r2, #1
 8007576:	4013      	ands	r3, r2
 8007578:	613b      	str	r3, [r7, #16]
 800757a:	693b      	ldr	r3, [r7, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &gpio);
 800757c:	183a      	adds	r2, r7, r0
 800757e:	23a0      	movs	r3, #160	@ 0xa0
 8007580:	05db      	lsls	r3, r3, #23
 8007582:	0011      	movs	r1, r2
 8007584:	0018      	movs	r0, r3
 8007586:	f7fd fc81 	bl	8004e8c <HAL_GPIO_Init>
  }

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 800758a:	4b07      	ldr	r3, [pc, #28]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	4a08      	ldr	r2, [pc, #32]	@ (80075b0 <HAL_RCC_MCOConfig+0x104>)
 8007590:	4013      	ands	r3, r2
 8007592:	0019      	movs	r1, r3
 8007594:	68ba      	ldr	r2, [r7, #8]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	431a      	orrs	r2, r3
 800759a:	4b03      	ldr	r3, [pc, #12]	@ (80075a8 <HAL_RCC_MCOConfig+0xfc>)
 800759c:	430a      	orrs	r2, r1
 800759e:	60da      	str	r2, [r3, #12]
}
 80075a0:	46c0      	nop			@ (mov r8, r8)
 80075a2:	46bd      	mov	sp, r7
 80075a4:	b00d      	add	sp, #52	@ 0x34
 80075a6:	bd90      	pop	{r4, r7, pc}
 80075a8:	40021000 	.word	0x40021000
 80075ac:	50000400 	.word	0x50000400
 80075b0:	80ffffff 	.word	0x80ffffff

080075b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b086      	sub	sp, #24
 80075b8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80075ba:	4b3c      	ldr	r3, [pc, #240]	@ (80076ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	220c      	movs	r2, #12
 80075c4:	4013      	ands	r3, r2
 80075c6:	2b0c      	cmp	r3, #12
 80075c8:	d013      	beq.n	80075f2 <HAL_RCC_GetSysClockFreq+0x3e>
 80075ca:	d85c      	bhi.n	8007686 <HAL_RCC_GetSysClockFreq+0xd2>
 80075cc:	2b04      	cmp	r3, #4
 80075ce:	d002      	beq.n	80075d6 <HAL_RCC_GetSysClockFreq+0x22>
 80075d0:	2b08      	cmp	r3, #8
 80075d2:	d00b      	beq.n	80075ec <HAL_RCC_GetSysClockFreq+0x38>
 80075d4:	e057      	b.n	8007686 <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80075d6:	4b35      	ldr	r3, [pc, #212]	@ (80076ac <HAL_RCC_GetSysClockFreq+0xf8>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	2210      	movs	r2, #16
 80075dc:	4013      	ands	r3, r2
 80075de:	d002      	beq.n	80075e6 <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80075e0:	4b33      	ldr	r3, [pc, #204]	@ (80076b0 <HAL_RCC_GetSysClockFreq+0xfc>)
 80075e2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80075e4:	e05d      	b.n	80076a2 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 80075e6:	4b33      	ldr	r3, [pc, #204]	@ (80076b4 <HAL_RCC_GetSysClockFreq+0x100>)
 80075e8:	613b      	str	r3, [r7, #16]
      break;
 80075ea:	e05a      	b.n	80076a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80075ec:	4b32      	ldr	r3, [pc, #200]	@ (80076b8 <HAL_RCC_GetSysClockFreq+0x104>)
 80075ee:	613b      	str	r3, [r7, #16]
      break;
 80075f0:	e057      	b.n	80076a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	0c9b      	lsrs	r3, r3, #18
 80075f6:	220f      	movs	r2, #15
 80075f8:	4013      	ands	r3, r2
 80075fa:	4a30      	ldr	r2, [pc, #192]	@ (80076bc <HAL_RCC_GetSysClockFreq+0x108>)
 80075fc:	5cd3      	ldrb	r3, [r2, r3]
 80075fe:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	0d9b      	lsrs	r3, r3, #22
 8007604:	2203      	movs	r2, #3
 8007606:	4013      	ands	r3, r2
 8007608:	3301      	adds	r3, #1
 800760a:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800760c:	4b27      	ldr	r3, [pc, #156]	@ (80076ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800760e:	68da      	ldr	r2, [r3, #12]
 8007610:	2380      	movs	r3, #128	@ 0x80
 8007612:	025b      	lsls	r3, r3, #9
 8007614:	4013      	ands	r3, r2
 8007616:	d00f      	beq.n	8007638 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8007618:	68b9      	ldr	r1, [r7, #8]
 800761a:	000a      	movs	r2, r1
 800761c:	0152      	lsls	r2, r2, #5
 800761e:	1a52      	subs	r2, r2, r1
 8007620:	0193      	lsls	r3, r2, #6
 8007622:	1a9b      	subs	r3, r3, r2
 8007624:	00db      	lsls	r3, r3, #3
 8007626:	185b      	adds	r3, r3, r1
 8007628:	025b      	lsls	r3, r3, #9
 800762a:	6879      	ldr	r1, [r7, #4]
 800762c:	0018      	movs	r0, r3
 800762e:	f7f8 fd87 	bl	8000140 <__udivsi3>
 8007632:	0003      	movs	r3, r0
 8007634:	617b      	str	r3, [r7, #20]
 8007636:	e023      	b.n	8007680 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007638:	4b1c      	ldr	r3, [pc, #112]	@ (80076ac <HAL_RCC_GetSysClockFreq+0xf8>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2210      	movs	r2, #16
 800763e:	4013      	ands	r3, r2
 8007640:	d00f      	beq.n	8007662 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8007642:	68b9      	ldr	r1, [r7, #8]
 8007644:	000a      	movs	r2, r1
 8007646:	0152      	lsls	r2, r2, #5
 8007648:	1a52      	subs	r2, r2, r1
 800764a:	0193      	lsls	r3, r2, #6
 800764c:	1a9b      	subs	r3, r3, r2
 800764e:	00db      	lsls	r3, r3, #3
 8007650:	185b      	adds	r3, r3, r1
 8007652:	021b      	lsls	r3, r3, #8
 8007654:	6879      	ldr	r1, [r7, #4]
 8007656:	0018      	movs	r0, r3
 8007658:	f7f8 fd72 	bl	8000140 <__udivsi3>
 800765c:	0003      	movs	r3, r0
 800765e:	617b      	str	r3, [r7, #20]
 8007660:	e00e      	b.n	8007680 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8007662:	68b9      	ldr	r1, [r7, #8]
 8007664:	000a      	movs	r2, r1
 8007666:	0152      	lsls	r2, r2, #5
 8007668:	1a52      	subs	r2, r2, r1
 800766a:	0193      	lsls	r3, r2, #6
 800766c:	1a9b      	subs	r3, r3, r2
 800766e:	00db      	lsls	r3, r3, #3
 8007670:	185b      	adds	r3, r3, r1
 8007672:	029b      	lsls	r3, r3, #10
 8007674:	6879      	ldr	r1, [r7, #4]
 8007676:	0018      	movs	r0, r3
 8007678:	f7f8 fd62 	bl	8000140 <__udivsi3>
 800767c:	0003      	movs	r3, r0
 800767e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	613b      	str	r3, [r7, #16]
      break;
 8007684:	e00d      	b.n	80076a2 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8007686:	4b09      	ldr	r3, [pc, #36]	@ (80076ac <HAL_RCC_GetSysClockFreq+0xf8>)
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	0b5b      	lsrs	r3, r3, #13
 800768c:	2207      	movs	r2, #7
 800768e:	4013      	ands	r3, r2
 8007690:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	3301      	adds	r3, #1
 8007696:	2280      	movs	r2, #128	@ 0x80
 8007698:	0212      	lsls	r2, r2, #8
 800769a:	409a      	lsls	r2, r3
 800769c:	0013      	movs	r3, r2
 800769e:	613b      	str	r3, [r7, #16]
      break;
 80076a0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80076a2:	693b      	ldr	r3, [r7, #16]
}
 80076a4:	0018      	movs	r0, r3
 80076a6:	46bd      	mov	sp, r7
 80076a8:	b006      	add	sp, #24
 80076aa:	bd80      	pop	{r7, pc}
 80076ac:	40021000 	.word	0x40021000
 80076b0:	003d0900 	.word	0x003d0900
 80076b4:	00f42400 	.word	0x00f42400
 80076b8:	007a1200 	.word	0x007a1200
 80076bc:	0800c8e4 	.word	0x0800c8e4

080076c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076c4:	4b02      	ldr	r3, [pc, #8]	@ (80076d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80076c6:	681b      	ldr	r3, [r3, #0]
}
 80076c8:	0018      	movs	r0, r3
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	46c0      	nop			@ (mov r8, r8)
 80076d0:	20000000 	.word	0x20000000

080076d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80076d8:	f7ff fff2 	bl	80076c0 <HAL_RCC_GetHCLKFreq>
 80076dc:	0001      	movs	r1, r0
 80076de:	4b06      	ldr	r3, [pc, #24]	@ (80076f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	0a1b      	lsrs	r3, r3, #8
 80076e4:	2207      	movs	r2, #7
 80076e6:	4013      	ands	r3, r2
 80076e8:	4a04      	ldr	r2, [pc, #16]	@ (80076fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80076ea:	5cd3      	ldrb	r3, [r2, r3]
 80076ec:	40d9      	lsrs	r1, r3
 80076ee:	000b      	movs	r3, r1
}
 80076f0:	0018      	movs	r0, r3
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	46c0      	nop			@ (mov r8, r8)
 80076f8:	40021000 	.word	0x40021000
 80076fc:	0800c8dc 	.word	0x0800c8dc

08007700 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007704:	f7ff ffdc 	bl	80076c0 <HAL_RCC_GetHCLKFreq>
 8007708:	0001      	movs	r1, r0
 800770a:	4b06      	ldr	r3, [pc, #24]	@ (8007724 <HAL_RCC_GetPCLK2Freq+0x24>)
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	0adb      	lsrs	r3, r3, #11
 8007710:	2207      	movs	r2, #7
 8007712:	4013      	ands	r3, r2
 8007714:	4a04      	ldr	r2, [pc, #16]	@ (8007728 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007716:	5cd3      	ldrb	r3, [r2, r3]
 8007718:	40d9      	lsrs	r1, r3
 800771a:	000b      	movs	r3, r1
}
 800771c:	0018      	movs	r0, r3
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	46c0      	nop			@ (mov r8, r8)
 8007724:	40021000 	.word	0x40021000
 8007728:	0800c8dc 	.word	0x0800c8dc

0800772c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800772c:	b580      	push	{r7, lr}
 800772e:	b086      	sub	sp, #24
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8007734:	2017      	movs	r0, #23
 8007736:	183b      	adds	r3, r7, r0
 8007738:	2200      	movs	r2, #0
 800773a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2220      	movs	r2, #32
 8007742:	4013      	ands	r3, r2
 8007744:	d100      	bne.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8007746:	e0c7      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007748:	4b8b      	ldr	r3, [pc, #556]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800774a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800774c:	2380      	movs	r3, #128	@ 0x80
 800774e:	055b      	lsls	r3, r3, #21
 8007750:	4013      	ands	r3, r2
 8007752:	d109      	bne.n	8007768 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007754:	4b88      	ldr	r3, [pc, #544]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007756:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007758:	4b87      	ldr	r3, [pc, #540]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800775a:	2180      	movs	r1, #128	@ 0x80
 800775c:	0549      	lsls	r1, r1, #21
 800775e:	430a      	orrs	r2, r1
 8007760:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8007762:	183b      	adds	r3, r7, r0
 8007764:	2201      	movs	r2, #1
 8007766:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007768:	4b84      	ldr	r3, [pc, #528]	@ (800797c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800776a:	681a      	ldr	r2, [r3, #0]
 800776c:	2380      	movs	r3, #128	@ 0x80
 800776e:	005b      	lsls	r3, r3, #1
 8007770:	4013      	ands	r3, r2
 8007772:	d11a      	bne.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007774:	4b81      	ldr	r3, [pc, #516]	@ (800797c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	4b80      	ldr	r3, [pc, #512]	@ (800797c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800777a:	2180      	movs	r1, #128	@ 0x80
 800777c:	0049      	lsls	r1, r1, #1
 800777e:	430a      	orrs	r2, r1
 8007780:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007782:	f7fd f8fd 	bl	8004980 <HAL_GetTick>
 8007786:	0003      	movs	r3, r0
 8007788:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800778a:	e008      	b.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800778c:	f7fd f8f8 	bl	8004980 <HAL_GetTick>
 8007790:	0002      	movs	r2, r0
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	1ad3      	subs	r3, r2, r3
 8007796:	2b64      	cmp	r3, #100	@ 0x64
 8007798:	d901      	bls.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e0e8      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x244>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800779e:	4b77      	ldr	r3, [pc, #476]	@ (800797c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	2380      	movs	r3, #128	@ 0x80
 80077a4:	005b      	lsls	r3, r3, #1
 80077a6:	4013      	ands	r3, r2
 80077a8:	d0f0      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80077aa:	4b73      	ldr	r3, [pc, #460]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80077ac:	681a      	ldr	r2, [r3, #0]
 80077ae:	23c0      	movs	r3, #192	@ 0xc0
 80077b0:	039b      	lsls	r3, r3, #14
 80077b2:	4013      	ands	r3, r2
 80077b4:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	685a      	ldr	r2, [r3, #4]
 80077ba:	23c0      	movs	r3, #192	@ 0xc0
 80077bc:	039b      	lsls	r3, r3, #14
 80077be:	4013      	ands	r3, r2
 80077c0:	68fa      	ldr	r2, [r7, #12]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d013      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	23c0      	movs	r3, #192	@ 0xc0
 80077cc:	029b      	lsls	r3, r3, #10
 80077ce:	401a      	ands	r2, r3
 80077d0:	23c0      	movs	r3, #192	@ 0xc0
 80077d2:	029b      	lsls	r3, r3, #10
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d10a      	bne.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80077d8:	4b67      	ldr	r3, [pc, #412]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	2380      	movs	r3, #128	@ 0x80
 80077de:	029b      	lsls	r3, r3, #10
 80077e0:	401a      	ands	r2, r3
 80077e2:	2380      	movs	r3, #128	@ 0x80
 80077e4:	029b      	lsls	r3, r3, #10
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d101      	bne.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e0c0      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x244>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80077ee:	4b62      	ldr	r3, [pc, #392]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80077f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80077f2:	23c0      	movs	r3, #192	@ 0xc0
 80077f4:	029b      	lsls	r3, r3, #10
 80077f6:	4013      	ands	r3, r2
 80077f8:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d03b      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	685a      	ldr	r2, [r3, #4]
 8007804:	23c0      	movs	r3, #192	@ 0xc0
 8007806:	029b      	lsls	r3, r3, #10
 8007808:	4013      	ands	r3, r2
 800780a:	68fa      	ldr	r2, [r7, #12]
 800780c:	429a      	cmp	r2, r3
 800780e:	d033      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2220      	movs	r2, #32
 8007816:	4013      	ands	r3, r2
 8007818:	d02e      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800781a:	4b57      	ldr	r3, [pc, #348]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800781c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800781e:	4a58      	ldr	r2, [pc, #352]	@ (8007980 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8007820:	4013      	ands	r3, r2
 8007822:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007824:	4b54      	ldr	r3, [pc, #336]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007826:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007828:	4b53      	ldr	r3, [pc, #332]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800782a:	2180      	movs	r1, #128	@ 0x80
 800782c:	0309      	lsls	r1, r1, #12
 800782e:	430a      	orrs	r2, r1
 8007830:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007832:	4b51      	ldr	r3, [pc, #324]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007834:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007836:	4b50      	ldr	r3, [pc, #320]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007838:	4952      	ldr	r1, [pc, #328]	@ (8007984 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800783a:	400a      	ands	r2, r1
 800783c:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800783e:	4b4e      	ldr	r3, [pc, #312]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007840:	68fa      	ldr	r2, [r7, #12]
 8007842:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	2380      	movs	r3, #128	@ 0x80
 8007848:	005b      	lsls	r3, r3, #1
 800784a:	4013      	ands	r3, r2
 800784c:	d014      	beq.n	8007878 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800784e:	f7fd f897 	bl	8004980 <HAL_GetTick>
 8007852:	0003      	movs	r3, r0
 8007854:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007856:	e009      	b.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007858:	f7fd f892 	bl	8004980 <HAL_GetTick>
 800785c:	0002      	movs	r2, r0
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	1ad3      	subs	r3, r2, r3
 8007862:	4a49      	ldr	r2, [pc, #292]	@ (8007988 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d901      	bls.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8007868:	2303      	movs	r3, #3
 800786a:	e081      	b.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800786c:	4b42      	ldr	r3, [pc, #264]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800786e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007870:	2380      	movs	r3, #128	@ 0x80
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	4013      	ands	r3, r2
 8007876:	d0ef      	beq.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2220      	movs	r2, #32
 800787e:	4013      	ands	r3, r2
 8007880:	d01f      	beq.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	23c0      	movs	r3, #192	@ 0xc0
 8007888:	029b      	lsls	r3, r3, #10
 800788a:	401a      	ands	r2, r3
 800788c:	23c0      	movs	r3, #192	@ 0xc0
 800788e:	029b      	lsls	r3, r3, #10
 8007890:	429a      	cmp	r2, r3
 8007892:	d10c      	bne.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x182>
 8007894:	4b38      	ldr	r3, [pc, #224]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a3c      	ldr	r2, [pc, #240]	@ (800798c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800789a:	4013      	ands	r3, r2
 800789c:	0019      	movs	r1, r3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685a      	ldr	r2, [r3, #4]
 80078a2:	23c0      	movs	r3, #192	@ 0xc0
 80078a4:	039b      	lsls	r3, r3, #14
 80078a6:	401a      	ands	r2, r3
 80078a8:	4b33      	ldr	r3, [pc, #204]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80078aa:	430a      	orrs	r2, r1
 80078ac:	601a      	str	r2, [r3, #0]
 80078ae:	4b32      	ldr	r3, [pc, #200]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80078b0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	23c0      	movs	r3, #192	@ 0xc0
 80078b8:	029b      	lsls	r3, r3, #10
 80078ba:	401a      	ands	r2, r3
 80078bc:	4b2e      	ldr	r3, [pc, #184]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80078be:	430a      	orrs	r2, r1
 80078c0:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80078c2:	2317      	movs	r3, #23
 80078c4:	18fb      	adds	r3, r7, r3
 80078c6:	781b      	ldrb	r3, [r3, #0]
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d105      	bne.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078cc:	4b2a      	ldr	r3, [pc, #168]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80078ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078d0:	4b29      	ldr	r3, [pc, #164]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80078d2:	492f      	ldr	r1, [pc, #188]	@ (8007990 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80078d4:	400a      	ands	r2, r1
 80078d6:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2201      	movs	r2, #1
 80078de:	4013      	ands	r3, r2
 80078e0:	d009      	beq.n	80078f6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078e2:	4b25      	ldr	r3, [pc, #148]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80078e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078e6:	2203      	movs	r2, #3
 80078e8:	4393      	bics	r3, r2
 80078ea:	0019      	movs	r1, r3
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689a      	ldr	r2, [r3, #8]
 80078f0:	4b21      	ldr	r3, [pc, #132]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80078f2:	430a      	orrs	r2, r1
 80078f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2202      	movs	r2, #2
 80078fc:	4013      	ands	r3, r2
 80078fe:	d009      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007900:	4b1d      	ldr	r3, [pc, #116]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007904:	220c      	movs	r2, #12
 8007906:	4393      	bics	r3, r2
 8007908:	0019      	movs	r1, r3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68da      	ldr	r2, [r3, #12]
 800790e:	4b1a      	ldr	r3, [pc, #104]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007910:	430a      	orrs	r2, r1
 8007912:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	2204      	movs	r2, #4
 800791a:	4013      	ands	r3, r2
 800791c:	d009      	beq.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800791e:	4b16      	ldr	r3, [pc, #88]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8007920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007922:	4a1c      	ldr	r2, [pc, #112]	@ (8007994 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007924:	4013      	ands	r3, r2
 8007926:	0019      	movs	r1, r3
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	691a      	ldr	r2, [r3, #16]
 800792c:	4b12      	ldr	r3, [pc, #72]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800792e:	430a      	orrs	r2, r1
 8007930:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	2208      	movs	r2, #8
 8007938:	4013      	ands	r3, r2
 800793a:	d009      	beq.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800793c:	4b0e      	ldr	r3, [pc, #56]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800793e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007940:	4a15      	ldr	r2, [pc, #84]	@ (8007998 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007942:	4013      	ands	r3, r2
 8007944:	0019      	movs	r1, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	695a      	ldr	r2, [r3, #20]
 800794a:	4b0b      	ldr	r3, [pc, #44]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800794c:	430a      	orrs	r2, r1
 800794e:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2280      	movs	r2, #128	@ 0x80
 8007956:	4013      	ands	r3, r2
 8007958:	d009      	beq.n	800796e <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800795a:	4b07      	ldr	r3, [pc, #28]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800795c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800795e:	4a0f      	ldr	r2, [pc, #60]	@ (800799c <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8007960:	4013      	ands	r3, r2
 8007962:	0019      	movs	r1, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	699a      	ldr	r2, [r3, #24]
 8007968:	4b03      	ldr	r3, [pc, #12]	@ (8007978 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800796a:	430a      	orrs	r2, r1
 800796c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800796e:	2300      	movs	r3, #0
}
 8007970:	0018      	movs	r0, r3
 8007972:	46bd      	mov	sp, r7
 8007974:	b006      	add	sp, #24
 8007976:	bd80      	pop	{r7, pc}
 8007978:	40021000 	.word	0x40021000
 800797c:	40007000 	.word	0x40007000
 8007980:	fffcffff 	.word	0xfffcffff
 8007984:	fff7ffff 	.word	0xfff7ffff
 8007988:	00001388 	.word	0x00001388
 800798c:	ffcfffff 	.word	0xffcfffff
 8007990:	efffffff 	.word	0xefffffff
 8007994:	fffff3ff 	.word	0xfffff3ff
 8007998:	ffffcfff 	.word	0xffffcfff
 800799c:	fff3ffff 	.word	0xfff3ffff

080079a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b082      	sub	sp, #8
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d101      	bne.n	80079b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e083      	b.n	8007aba <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d109      	bne.n	80079ce <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685a      	ldr	r2, [r3, #4]
 80079be:	2382      	movs	r3, #130	@ 0x82
 80079c0:	005b      	lsls	r3, r3, #1
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d009      	beq.n	80079da <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	61da      	str	r2, [r3, #28]
 80079cc:	e005      	b.n	80079da <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2200      	movs	r2, #0
 80079de:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2251      	movs	r2, #81	@ 0x51
 80079e4:	5c9b      	ldrb	r3, [r3, r2]
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d107      	bne.n	80079fc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2250      	movs	r2, #80	@ 0x50
 80079f0:	2100      	movs	r1, #0
 80079f2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	0018      	movs	r0, r3
 80079f8:	f7fc fc58 	bl	80042ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2251      	movs	r2, #81	@ 0x51
 8007a00:	2102      	movs	r1, #2
 8007a02:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681a      	ldr	r2, [r3, #0]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	2140      	movs	r1, #64	@ 0x40
 8007a10:	438a      	bics	r2, r1
 8007a12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	685a      	ldr	r2, [r3, #4]
 8007a18:	2382      	movs	r3, #130	@ 0x82
 8007a1a:	005b      	lsls	r3, r3, #1
 8007a1c:	401a      	ands	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6899      	ldr	r1, [r3, #8]
 8007a22:	2384      	movs	r3, #132	@ 0x84
 8007a24:	021b      	lsls	r3, r3, #8
 8007a26:	400b      	ands	r3, r1
 8007a28:	431a      	orrs	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	68d9      	ldr	r1, [r3, #12]
 8007a2e:	2380      	movs	r3, #128	@ 0x80
 8007a30:	011b      	lsls	r3, r3, #4
 8007a32:	400b      	ands	r3, r1
 8007a34:	431a      	orrs	r2, r3
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	691b      	ldr	r3, [r3, #16]
 8007a3a:	2102      	movs	r1, #2
 8007a3c:	400b      	ands	r3, r1
 8007a3e:	431a      	orrs	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	695b      	ldr	r3, [r3, #20]
 8007a44:	2101      	movs	r1, #1
 8007a46:	400b      	ands	r3, r1
 8007a48:	431a      	orrs	r2, r3
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6999      	ldr	r1, [r3, #24]
 8007a4e:	2380      	movs	r3, #128	@ 0x80
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	400b      	ands	r3, r1
 8007a54:	431a      	orrs	r2, r3
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	69db      	ldr	r3, [r3, #28]
 8007a5a:	2138      	movs	r1, #56	@ 0x38
 8007a5c:	400b      	ands	r3, r1
 8007a5e:	431a      	orrs	r2, r3
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6a1b      	ldr	r3, [r3, #32]
 8007a64:	2180      	movs	r1, #128	@ 0x80
 8007a66:	400b      	ands	r3, r1
 8007a68:	431a      	orrs	r2, r3
 8007a6a:	0011      	movs	r1, r2
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a70:	2380      	movs	r3, #128	@ 0x80
 8007a72:	019b      	lsls	r3, r3, #6
 8007a74:	401a      	ands	r2, r3
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	430a      	orrs	r2, r1
 8007a7c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	699b      	ldr	r3, [r3, #24]
 8007a82:	0c1b      	lsrs	r3, r3, #16
 8007a84:	2204      	movs	r2, #4
 8007a86:	4013      	ands	r3, r2
 8007a88:	0019      	movs	r1, r3
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a8e:	2210      	movs	r2, #16
 8007a90:	401a      	ands	r2, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	430a      	orrs	r2, r1
 8007a98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	69da      	ldr	r2, [r3, #28]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	4907      	ldr	r1, [pc, #28]	@ (8007ac4 <HAL_SPI_Init+0x124>)
 8007aa6:	400a      	ands	r2, r1
 8007aa8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2251      	movs	r2, #81	@ 0x51
 8007ab4:	2101      	movs	r1, #1
 8007ab6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ab8:	2300      	movs	r3, #0
}
 8007aba:	0018      	movs	r0, r3
 8007abc:	46bd      	mov	sp, r7
 8007abe:	b002      	add	sp, #8
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	46c0      	nop			@ (mov r8, r8)
 8007ac4:	fffff7ff 	.word	0xfffff7ff

08007ac8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b08a      	sub	sp, #40	@ 0x28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	001a      	movs	r2, r3
 8007ad6:	1cbb      	adds	r3, r7, #2
 8007ad8:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007ada:	2301      	movs	r3, #1
 8007adc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007ade:	f7fc ff4f 	bl	8004980 <HAL_GetTick>
 8007ae2:	0003      	movs	r3, r0
 8007ae4:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007ae6:	201f      	movs	r0, #31
 8007ae8:	183b      	adds	r3, r7, r0
 8007aea:	68fa      	ldr	r2, [r7, #12]
 8007aec:	2151      	movs	r1, #81	@ 0x51
 8007aee:	5c52      	ldrb	r2, [r2, r1]
 8007af0:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	685b      	ldr	r3, [r3, #4]
 8007af6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007af8:	2316      	movs	r3, #22
 8007afa:	18fb      	adds	r3, r7, r3
 8007afc:	1cba      	adds	r2, r7, #2
 8007afe:	8812      	ldrh	r2, [r2, #0]
 8007b00:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b02:	183b      	adds	r3, r7, r0
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d00e      	beq.n	8007b28 <HAL_SPI_TransmitReceive+0x60>
 8007b0a:	69ba      	ldr	r2, [r7, #24]
 8007b0c:	2382      	movs	r3, #130	@ 0x82
 8007b0e:	005b      	lsls	r3, r3, #1
 8007b10:	429a      	cmp	r2, r3
 8007b12:	d107      	bne.n	8007b24 <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d103      	bne.n	8007b24 <HAL_SPI_TransmitReceive+0x5c>
 8007b1c:	183b      	adds	r3, r7, r0
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	2b04      	cmp	r3, #4
 8007b22:	d001      	beq.n	8007b28 <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007b24:	2302      	movs	r3, #2
 8007b26:	e18a      	b.n	8007e3e <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d006      	beq.n	8007b3c <HAL_SPI_TransmitReceive+0x74>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d003      	beq.n	8007b3c <HAL_SPI_TransmitReceive+0x74>
 8007b34:	1cbb      	adds	r3, r7, #2
 8007b36:	881b      	ldrh	r3, [r3, #0]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d101      	bne.n	8007b40 <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e17e      	b.n	8007e3e <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2250      	movs	r2, #80	@ 0x50
 8007b44:	5c9b      	ldrb	r3, [r3, r2]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d101      	bne.n	8007b4e <HAL_SPI_TransmitReceive+0x86>
 8007b4a:	2302      	movs	r3, #2
 8007b4c:	e177      	b.n	8007e3e <HAL_SPI_TransmitReceive+0x376>
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2250      	movs	r2, #80	@ 0x50
 8007b52:	2101      	movs	r1, #1
 8007b54:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2251      	movs	r2, #81	@ 0x51
 8007b5a:	5c9b      	ldrb	r3, [r3, r2]
 8007b5c:	b2db      	uxtb	r3, r3
 8007b5e:	2b04      	cmp	r3, #4
 8007b60:	d003      	beq.n	8007b6a <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2251      	movs	r2, #81	@ 0x51
 8007b66:	2105      	movs	r1, #5
 8007b68:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	1cba      	adds	r2, r7, #2
 8007b7a:	8812      	ldrh	r2, [r2, #0]
 8007b7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	1cba      	adds	r2, r7, #2
 8007b82:	8812      	ldrh	r2, [r2, #0]
 8007b84:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	68ba      	ldr	r2, [r7, #8]
 8007b8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	1cba      	adds	r2, r7, #2
 8007b90:	8812      	ldrh	r2, [r2, #0]
 8007b92:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	1cba      	adds	r2, r7, #2
 8007b98:	8812      	ldrh	r2, [r2, #0]
 8007b9a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	2240      	movs	r2, #64	@ 0x40
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	2b40      	cmp	r3, #64	@ 0x40
 8007bb4:	d007      	beq.n	8007bc6 <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	681a      	ldr	r2, [r3, #0]
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2140      	movs	r1, #64	@ 0x40
 8007bc2:	430a      	orrs	r2, r1
 8007bc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	68da      	ldr	r2, [r3, #12]
 8007bca:	2380      	movs	r3, #128	@ 0x80
 8007bcc:	011b      	lsls	r3, r3, #4
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d000      	beq.n	8007bd4 <HAL_SPI_TransmitReceive+0x10c>
 8007bd2:	e080      	b.n	8007cd6 <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d005      	beq.n	8007be8 <HAL_SPI_TransmitReceive+0x120>
 8007bdc:	2316      	movs	r3, #22
 8007bde:	18fb      	adds	r3, r7, r3
 8007be0:	881b      	ldrh	r3, [r3, #0]
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d000      	beq.n	8007be8 <HAL_SPI_TransmitReceive+0x120>
 8007be6:	e06b      	b.n	8007cc0 <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bec:	881a      	ldrh	r2, [r3, #0]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf8:	1c9a      	adds	r2, r3, #2
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c02:	b29b      	uxth	r3, r3
 8007c04:	3b01      	subs	r3, #1
 8007c06:	b29a      	uxth	r2, r3
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c0c:	e058      	b.n	8007cc0 <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	689b      	ldr	r3, [r3, #8]
 8007c14:	2202      	movs	r2, #2
 8007c16:	4013      	ands	r3, r2
 8007c18:	2b02      	cmp	r3, #2
 8007c1a:	d11b      	bne.n	8007c54 <HAL_SPI_TransmitReceive+0x18c>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d016      	beq.n	8007c54 <HAL_SPI_TransmitReceive+0x18c>
 8007c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d113      	bne.n	8007c54 <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c30:	881a      	ldrh	r2, [r3, #0]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c3c:	1c9a      	adds	r2, r3, #2
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007c46:	b29b      	uxth	r3, r3
 8007c48:	3b01      	subs	r3, #1
 8007c4a:	b29a      	uxth	r2, r3
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c50:	2300      	movs	r3, #0
 8007c52:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	4013      	ands	r3, r2
 8007c5e:	2b01      	cmp	r3, #1
 8007c60:	d119      	bne.n	8007c96 <HAL_SPI_TransmitReceive+0x1ce>
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c66:	b29b      	uxth	r3, r3
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d014      	beq.n	8007c96 <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68da      	ldr	r2, [r3, #12]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c76:	b292      	uxth	r2, r2
 8007c78:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c7e:	1c9a      	adds	r2, r3, #2
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	3b01      	subs	r3, #1
 8007c8c:	b29a      	uxth	r2, r3
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007c92:	2301      	movs	r3, #1
 8007c94:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007c96:	f7fc fe73 	bl	8004980 <HAL_GetTick>
 8007c9a:	0002      	movs	r2, r0
 8007c9c:	6a3b      	ldr	r3, [r7, #32]
 8007c9e:	1ad3      	subs	r3, r2, r3
 8007ca0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ca2:	429a      	cmp	r2, r3
 8007ca4:	d80c      	bhi.n	8007cc0 <HAL_SPI_TransmitReceive+0x1f8>
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ca8:	3301      	adds	r3, #1
 8007caa:	d009      	beq.n	8007cc0 <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2251      	movs	r2, #81	@ 0x51
 8007cb0:	2101      	movs	r1, #1
 8007cb2:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2250      	movs	r2, #80	@ 0x50
 8007cb8:	2100      	movs	r1, #0
 8007cba:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8007cbc:	2303      	movs	r3, #3
 8007cbe:	e0be      	b.n	8007e3e <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1a1      	bne.n	8007c0e <HAL_SPI_TransmitReceive+0x146>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d19c      	bne.n	8007c0e <HAL_SPI_TransmitReceive+0x146>
 8007cd4:	e084      	b.n	8007de0 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d005      	beq.n	8007cea <HAL_SPI_TransmitReceive+0x222>
 8007cde:	2316      	movs	r3, #22
 8007ce0:	18fb      	adds	r3, r7, r3
 8007ce2:	881b      	ldrh	r3, [r3, #0]
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d000      	beq.n	8007cea <HAL_SPI_TransmitReceive+0x222>
 8007ce8:	e070      	b.n	8007dcc <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	330c      	adds	r3, #12
 8007cf4:	7812      	ldrb	r2, [r2, #0]
 8007cf6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007cfc:	1c5a      	adds	r2, r3, #1
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	3b01      	subs	r3, #1
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d10:	e05c      	b.n	8007dcc <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	2202      	movs	r2, #2
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d11c      	bne.n	8007d5a <HAL_SPI_TransmitReceive+0x292>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d017      	beq.n	8007d5a <HAL_SPI_TransmitReceive+0x292>
 8007d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d114      	bne.n	8007d5a <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	330c      	adds	r3, #12
 8007d3a:	7812      	ldrb	r2, [r2, #0]
 8007d3c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d42:	1c5a      	adds	r2, r3, #1
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d4c:	b29b      	uxth	r3, r3
 8007d4e:	3b01      	subs	r3, #1
 8007d50:	b29a      	uxth	r2, r3
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d56:	2300      	movs	r3, #0
 8007d58:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	2201      	movs	r2, #1
 8007d62:	4013      	ands	r3, r2
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d119      	bne.n	8007d9c <HAL_SPI_TransmitReceive+0x2d4>
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d6c:	b29b      	uxth	r3, r3
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d014      	beq.n	8007d9c <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	68da      	ldr	r2, [r3, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d7c:	b2d2      	uxtb	r2, r2
 8007d7e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d84:	1c5a      	adds	r2, r3, #1
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d9c:	f7fc fdf0 	bl	8004980 <HAL_GetTick>
 8007da0:	0002      	movs	r2, r0
 8007da2:	6a3b      	ldr	r3, [r7, #32]
 8007da4:	1ad3      	subs	r3, r2, r3
 8007da6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d802      	bhi.n	8007db2 <HAL_SPI_TransmitReceive+0x2ea>
 8007dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dae:	3301      	adds	r3, #1
 8007db0:	d102      	bne.n	8007db8 <HAL_SPI_TransmitReceive+0x2f0>
 8007db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d109      	bne.n	8007dcc <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2251      	movs	r2, #81	@ 0x51
 8007dbc:	2101      	movs	r1, #1
 8007dbe:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2250      	movs	r2, #80	@ 0x50
 8007dc4:	2100      	movs	r1, #0
 8007dc6:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8007dc8:	2303      	movs	r3, #3
 8007dca:	e038      	b.n	8007e3e <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d19d      	bne.n	8007d12 <HAL_SPI_TransmitReceive+0x24a>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d198      	bne.n	8007d12 <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007de0:	6a3a      	ldr	r2, [r7, #32]
 8007de2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	0018      	movs	r0, r3
 8007de8:	f000 f8bc 	bl	8007f64 <SPI_EndRxTxTransaction>
 8007dec:	1e03      	subs	r3, r0, #0
 8007dee:	d008      	beq.n	8007e02 <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2220      	movs	r2, #32
 8007df4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2250      	movs	r2, #80	@ 0x50
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e01d      	b.n	8007e3e <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d10a      	bne.n	8007e20 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	613b      	str	r3, [r7, #16]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	613b      	str	r3, [r7, #16]
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	613b      	str	r3, [r7, #16]
 8007e1e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2251      	movs	r2, #81	@ 0x51
 8007e24:	2101      	movs	r1, #1
 8007e26:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	2250      	movs	r2, #80	@ 0x50
 8007e2c:	2100      	movs	r1, #0
 8007e2e:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d001      	beq.n	8007e3c <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e000      	b.n	8007e3e <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 8007e3c:	2300      	movs	r3, #0
  }
}
 8007e3e:	0018      	movs	r0, r3
 8007e40:	46bd      	mov	sp, r7
 8007e42:	b00a      	add	sp, #40	@ 0x28
 8007e44:	bd80      	pop	{r7, pc}
	...

08007e48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b088      	sub	sp, #32
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	603b      	str	r3, [r7, #0]
 8007e54:	1dfb      	adds	r3, r7, #7
 8007e56:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e58:	f7fc fd92 	bl	8004980 <HAL_GetTick>
 8007e5c:	0002      	movs	r2, r0
 8007e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e60:	1a9b      	subs	r3, r3, r2
 8007e62:	683a      	ldr	r2, [r7, #0]
 8007e64:	18d3      	adds	r3, r2, r3
 8007e66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e68:	f7fc fd8a 	bl	8004980 <HAL_GetTick>
 8007e6c:	0003      	movs	r3, r0
 8007e6e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e70:	4b3a      	ldr	r3, [pc, #232]	@ (8007f5c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	015b      	lsls	r3, r3, #5
 8007e76:	0d1b      	lsrs	r3, r3, #20
 8007e78:	69fa      	ldr	r2, [r7, #28]
 8007e7a:	4353      	muls	r3, r2
 8007e7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e7e:	e059      	b.n	8007f34 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	3301      	adds	r3, #1
 8007e84:	d056      	beq.n	8007f34 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e86:	f7fc fd7b 	bl	8004980 <HAL_GetTick>
 8007e8a:	0002      	movs	r2, r0
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	1ad3      	subs	r3, r2, r3
 8007e90:	69fa      	ldr	r2, [r7, #28]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d902      	bls.n	8007e9c <SPI_WaitFlagStateUntilTimeout+0x54>
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d142      	bne.n	8007f22 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	685a      	ldr	r2, [r3, #4]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	21e0      	movs	r1, #224	@ 0xe0
 8007ea8:	438a      	bics	r2, r1
 8007eaa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	2382      	movs	r3, #130	@ 0x82
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d113      	bne.n	8007ee0 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	689a      	ldr	r2, [r3, #8]
 8007ebc:	2380      	movs	r3, #128	@ 0x80
 8007ebe:	021b      	lsls	r3, r3, #8
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d005      	beq.n	8007ed0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	689a      	ldr	r2, [r3, #8]
 8007ec8:	2380      	movs	r3, #128	@ 0x80
 8007eca:	00db      	lsls	r3, r3, #3
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d107      	bne.n	8007ee0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	681a      	ldr	r2, [r3, #0]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	2140      	movs	r1, #64	@ 0x40
 8007edc:	438a      	bics	r2, r1
 8007ede:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ee4:	2380      	movs	r3, #128	@ 0x80
 8007ee6:	019b      	lsls	r3, r3, #6
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d110      	bne.n	8007f0e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	681a      	ldr	r2, [r3, #0]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	491a      	ldr	r1, [pc, #104]	@ (8007f60 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007ef8:	400a      	ands	r2, r1
 8007efa:	601a      	str	r2, [r3, #0]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	681a      	ldr	r2, [r3, #0]
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2180      	movs	r1, #128	@ 0x80
 8007f08:	0189      	lsls	r1, r1, #6
 8007f0a:	430a      	orrs	r2, r1
 8007f0c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2251      	movs	r2, #81	@ 0x51
 8007f12:	2101      	movs	r1, #1
 8007f14:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2250      	movs	r2, #80	@ 0x50
 8007f1a:	2100      	movs	r1, #0
 8007f1c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007f1e:	2303      	movs	r3, #3
 8007f20:	e018      	b.n	8007f54 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d102      	bne.n	8007f2e <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	61fb      	str	r3, [r7, #28]
 8007f2c:	e002      	b.n	8007f34 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	3b01      	subs	r3, #1
 8007f32:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	68ba      	ldr	r2, [r7, #8]
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	425a      	negs	r2, r3
 8007f44:	4153      	adcs	r3, r2
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	001a      	movs	r2, r3
 8007f4a:	1dfb      	adds	r3, r7, #7
 8007f4c:	781b      	ldrb	r3, [r3, #0]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d196      	bne.n	8007e80 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	0018      	movs	r0, r3
 8007f56:	46bd      	mov	sp, r7
 8007f58:	b008      	add	sp, #32
 8007f5a:	bd80      	pop	{r7, pc}
 8007f5c:	20000000 	.word	0x20000000
 8007f60:	ffffdfff 	.word	0xffffdfff

08007f64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b088      	sub	sp, #32
 8007f68:	af02      	add	r7, sp, #8
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007f70:	68ba      	ldr	r2, [r7, #8]
 8007f72:	68f8      	ldr	r0, [r7, #12]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	9300      	str	r3, [sp, #0]
 8007f78:	0013      	movs	r3, r2
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	2102      	movs	r1, #2
 8007f7e:	f7ff ff63 	bl	8007e48 <SPI_WaitFlagStateUntilTimeout>
 8007f82:	1e03      	subs	r3, r0, #0
 8007f84:	d007      	beq.n	8007f96 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f8a:	2220      	movs	r2, #32
 8007f8c:	431a      	orrs	r2, r3
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e037      	b.n	8008006 <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f96:	4b1e      	ldr	r3, [pc, #120]	@ (8008010 <SPI_EndRxTxTransaction+0xac>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	491e      	ldr	r1, [pc, #120]	@ (8008014 <SPI_EndRxTxTransaction+0xb0>)
 8007f9c:	0018      	movs	r0, r3
 8007f9e:	f7f8 f8cf 	bl	8000140 <__udivsi3>
 8007fa2:	0003      	movs	r3, r0
 8007fa4:	001a      	movs	r2, r3
 8007fa6:	0013      	movs	r3, r2
 8007fa8:	015b      	lsls	r3, r3, #5
 8007faa:	1a9b      	subs	r3, r3, r2
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	189b      	adds	r3, r3, r2
 8007fb0:	00db      	lsls	r3, r3, #3
 8007fb2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	685a      	ldr	r2, [r3, #4]
 8007fb8:	2382      	movs	r3, #130	@ 0x82
 8007fba:	005b      	lsls	r3, r3, #1
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d112      	bne.n	8007fe6 <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007fc0:	68ba      	ldr	r2, [r7, #8]
 8007fc2:	68f8      	ldr	r0, [r7, #12]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	0013      	movs	r3, r2
 8007fca:	2200      	movs	r2, #0
 8007fcc:	2180      	movs	r1, #128	@ 0x80
 8007fce:	f7ff ff3b 	bl	8007e48 <SPI_WaitFlagStateUntilTimeout>
 8007fd2:	1e03      	subs	r3, r0, #0
 8007fd4:	d016      	beq.n	8008004 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fda:	2220      	movs	r2, #32
 8007fdc:	431a      	orrs	r2, r3
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	e00f      	b.n	8008006 <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d00a      	beq.n	8008002 <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	2280      	movs	r2, #128	@ 0x80
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	2b80      	cmp	r3, #128	@ 0x80
 8007ffe:	d0f2      	beq.n	8007fe6 <SPI_EndRxTxTransaction+0x82>
 8008000:	e000      	b.n	8008004 <SPI_EndRxTxTransaction+0xa0>
        break;
 8008002:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8008004:	2300      	movs	r3, #0
}
 8008006:	0018      	movs	r0, r3
 8008008:	46bd      	mov	sp, r7
 800800a:	b006      	add	sp, #24
 800800c:	bd80      	pop	{r7, pc}
 800800e:	46c0      	nop			@ (mov r8, r8)
 8008010:	20000000 	.word	0x20000000
 8008014:	016e3600 	.word	0x016e3600

08008018 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b082      	sub	sp, #8
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d101      	bne.n	800802a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e032      	b.n	8008090 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2239      	movs	r2, #57	@ 0x39
 800802e:	5c9b      	ldrb	r3, [r3, r2]
 8008030:	b2db      	uxtb	r3, r3
 8008032:	2b00      	cmp	r3, #0
 8008034:	d107      	bne.n	8008046 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2238      	movs	r2, #56	@ 0x38
 800803a:	2100      	movs	r1, #0
 800803c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	0018      	movs	r0, r3
 8008042:	f7fc f977 	bl	8004334 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2239      	movs	r2, #57	@ 0x39
 800804a:	2102      	movs	r1, #2
 800804c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	3304      	adds	r3, #4
 8008056:	0019      	movs	r1, r3
 8008058:	0010      	movs	r0, r2
 800805a:	f000 fe07 	bl	8008c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	223e      	movs	r2, #62	@ 0x3e
 8008062:	2101      	movs	r1, #1
 8008064:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	223a      	movs	r2, #58	@ 0x3a
 800806a:	2101      	movs	r1, #1
 800806c:	5499      	strb	r1, [r3, r2]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	223b      	movs	r2, #59	@ 0x3b
 8008072:	2101      	movs	r1, #1
 8008074:	5499      	strb	r1, [r3, r2]
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	223c      	movs	r2, #60	@ 0x3c
 800807a:	2101      	movs	r1, #1
 800807c:	5499      	strb	r1, [r3, r2]
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	223d      	movs	r2, #61	@ 0x3d
 8008082:	2101      	movs	r1, #1
 8008084:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2239      	movs	r2, #57	@ 0x39
 800808a:	2101      	movs	r1, #1
 800808c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800808e:	2300      	movs	r3, #0
}
 8008090:	0018      	movs	r0, r3
 8008092:	46bd      	mov	sp, r7
 8008094:	b002      	add	sp, #8
 8008096:	bd80      	pop	{r7, pc}

08008098 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2239      	movs	r2, #57	@ 0x39
 80080a4:	5c9b      	ldrb	r3, [r3, r2]
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	2b01      	cmp	r3, #1
 80080aa:	d001      	beq.n	80080b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80080ac:	2301      	movs	r3, #1
 80080ae:	e036      	b.n	800811e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2239      	movs	r2, #57	@ 0x39
 80080b4:	2102      	movs	r1, #2
 80080b6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68da      	ldr	r2, [r3, #12]
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	2101      	movs	r1, #1
 80080c4:	430a      	orrs	r2, r1
 80080c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	2380      	movs	r3, #128	@ 0x80
 80080ce:	05db      	lsls	r3, r3, #23
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d009      	beq.n	80080e8 <HAL_TIM_Base_Start_IT+0x50>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a13      	ldr	r2, [pc, #76]	@ (8008128 <HAL_TIM_Base_Start_IT+0x90>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d004      	beq.n	80080e8 <HAL_TIM_Base_Start_IT+0x50>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4a12      	ldr	r2, [pc, #72]	@ (800812c <HAL_TIM_Base_Start_IT+0x94>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d111      	bne.n	800810c <HAL_TIM_Base_Start_IT+0x74>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	689b      	ldr	r3, [r3, #8]
 80080ee:	2207      	movs	r2, #7
 80080f0:	4013      	ands	r3, r2
 80080f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	2b06      	cmp	r3, #6
 80080f8:	d010      	beq.n	800811c <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2101      	movs	r1, #1
 8008106:	430a      	orrs	r2, r1
 8008108:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800810a:	e007      	b.n	800811c <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	2101      	movs	r1, #1
 8008118:	430a      	orrs	r2, r1
 800811a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800811c:	2300      	movs	r3, #0
}
 800811e:	0018      	movs	r0, r3
 8008120:	46bd      	mov	sp, r7
 8008122:	b004      	add	sp, #16
 8008124:	bd80      	pop	{r7, pc}
 8008126:	46c0      	nop			@ (mov r8, r8)
 8008128:	40010800 	.word	0x40010800
 800812c:	40011400 	.word	0x40011400

08008130 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b082      	sub	sp, #8
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	68da      	ldr	r2, [r3, #12]
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2101      	movs	r1, #1
 8008144:	438a      	bics	r2, r1
 8008146:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6a1b      	ldr	r3, [r3, #32]
 800814e:	4a0a      	ldr	r2, [pc, #40]	@ (8008178 <HAL_TIM_Base_Stop_IT+0x48>)
 8008150:	4013      	ands	r3, r2
 8008152:	d107      	bne.n	8008164 <HAL_TIM_Base_Stop_IT+0x34>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2101      	movs	r1, #1
 8008160:	438a      	bics	r2, r1
 8008162:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2239      	movs	r2, #57	@ 0x39
 8008168:	2101      	movs	r1, #1
 800816a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	0018      	movs	r0, r3
 8008170:	46bd      	mov	sp, r7
 8008172:	b002      	add	sp, #8
 8008174:	bd80      	pop	{r7, pc}
 8008176:	46c0      	nop			@ (mov r8, r8)
 8008178:	00001111 	.word	0x00001111

0800817c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d101      	bne.n	800818e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e032      	b.n	80081f4 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2239      	movs	r2, #57	@ 0x39
 8008192:	5c9b      	ldrb	r3, [r3, r2]
 8008194:	b2db      	uxtb	r3, r3
 8008196:	2b00      	cmp	r3, #0
 8008198:	d107      	bne.n	80081aa <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	2238      	movs	r2, #56	@ 0x38
 800819e:	2100      	movs	r1, #0
 80081a0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	0018      	movs	r0, r3
 80081a6:	f000 f829 	bl	80081fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2239      	movs	r2, #57	@ 0x39
 80081ae:	2102      	movs	r1, #2
 80081b0:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681a      	ldr	r2, [r3, #0]
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	3304      	adds	r3, #4
 80081ba:	0019      	movs	r1, r3
 80081bc:	0010      	movs	r0, r2
 80081be:	f000 fd55 	bl	8008c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	223e      	movs	r2, #62	@ 0x3e
 80081c6:	2101      	movs	r1, #1
 80081c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	223a      	movs	r2, #58	@ 0x3a
 80081ce:	2101      	movs	r1, #1
 80081d0:	5499      	strb	r1, [r3, r2]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	223b      	movs	r2, #59	@ 0x3b
 80081d6:	2101      	movs	r1, #1
 80081d8:	5499      	strb	r1, [r3, r2]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	223c      	movs	r2, #60	@ 0x3c
 80081de:	2101      	movs	r1, #1
 80081e0:	5499      	strb	r1, [r3, r2]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	223d      	movs	r2, #61	@ 0x3d
 80081e6:	2101      	movs	r1, #1
 80081e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2239      	movs	r2, #57	@ 0x39
 80081ee:	2101      	movs	r1, #1
 80081f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80081f2:	2300      	movs	r3, #0
}
 80081f4:	0018      	movs	r0, r3
 80081f6:	46bd      	mov	sp, r7
 80081f8:	b002      	add	sp, #8
 80081fa:	bd80      	pop	{r7, pc}

080081fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b082      	sub	sp, #8
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008204:	46c0      	nop			@ (mov r8, r8)
 8008206:	46bd      	mov	sp, r7
 8008208:	b002      	add	sp, #8
 800820a:	bd80      	pop	{r7, pc}

0800820c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b084      	sub	sp, #16
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d108      	bne.n	800822e <HAL_TIM_PWM_Start+0x22>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	223a      	movs	r2, #58	@ 0x3a
 8008220:	5c9b      	ldrb	r3, [r3, r2]
 8008222:	b2db      	uxtb	r3, r3
 8008224:	3b01      	subs	r3, #1
 8008226:	1e5a      	subs	r2, r3, #1
 8008228:	4193      	sbcs	r3, r2
 800822a:	b2db      	uxtb	r3, r3
 800822c:	e01f      	b.n	800826e <HAL_TIM_PWM_Start+0x62>
 800822e:	683b      	ldr	r3, [r7, #0]
 8008230:	2b04      	cmp	r3, #4
 8008232:	d108      	bne.n	8008246 <HAL_TIM_PWM_Start+0x3a>
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	223b      	movs	r2, #59	@ 0x3b
 8008238:	5c9b      	ldrb	r3, [r3, r2]
 800823a:	b2db      	uxtb	r3, r3
 800823c:	3b01      	subs	r3, #1
 800823e:	1e5a      	subs	r2, r3, #1
 8008240:	4193      	sbcs	r3, r2
 8008242:	b2db      	uxtb	r3, r3
 8008244:	e013      	b.n	800826e <HAL_TIM_PWM_Start+0x62>
 8008246:	683b      	ldr	r3, [r7, #0]
 8008248:	2b08      	cmp	r3, #8
 800824a:	d108      	bne.n	800825e <HAL_TIM_PWM_Start+0x52>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	223c      	movs	r2, #60	@ 0x3c
 8008250:	5c9b      	ldrb	r3, [r3, r2]
 8008252:	b2db      	uxtb	r3, r3
 8008254:	3b01      	subs	r3, #1
 8008256:	1e5a      	subs	r2, r3, #1
 8008258:	4193      	sbcs	r3, r2
 800825a:	b2db      	uxtb	r3, r3
 800825c:	e007      	b.n	800826e <HAL_TIM_PWM_Start+0x62>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	223d      	movs	r2, #61	@ 0x3d
 8008262:	5c9b      	ldrb	r3, [r3, r2]
 8008264:	b2db      	uxtb	r3, r3
 8008266:	3b01      	subs	r3, #1
 8008268:	1e5a      	subs	r2, r3, #1
 800826a:	4193      	sbcs	r3, r2
 800826c:	b2db      	uxtb	r3, r3
 800826e:	2b00      	cmp	r3, #0
 8008270:	d001      	beq.n	8008276 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	e04d      	b.n	8008312 <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d104      	bne.n	8008286 <HAL_TIM_PWM_Start+0x7a>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	223a      	movs	r2, #58	@ 0x3a
 8008280:	2102      	movs	r1, #2
 8008282:	5499      	strb	r1, [r3, r2]
 8008284:	e013      	b.n	80082ae <HAL_TIM_PWM_Start+0xa2>
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	2b04      	cmp	r3, #4
 800828a:	d104      	bne.n	8008296 <HAL_TIM_PWM_Start+0x8a>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	223b      	movs	r2, #59	@ 0x3b
 8008290:	2102      	movs	r1, #2
 8008292:	5499      	strb	r1, [r3, r2]
 8008294:	e00b      	b.n	80082ae <HAL_TIM_PWM_Start+0xa2>
 8008296:	683b      	ldr	r3, [r7, #0]
 8008298:	2b08      	cmp	r3, #8
 800829a:	d104      	bne.n	80082a6 <HAL_TIM_PWM_Start+0x9a>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	223c      	movs	r2, #60	@ 0x3c
 80082a0:	2102      	movs	r1, #2
 80082a2:	5499      	strb	r1, [r3, r2]
 80082a4:	e003      	b.n	80082ae <HAL_TIM_PWM_Start+0xa2>
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	223d      	movs	r2, #61	@ 0x3d
 80082aa:	2102      	movs	r1, #2
 80082ac:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	6839      	ldr	r1, [r7, #0]
 80082b4:	2201      	movs	r2, #1
 80082b6:	0018      	movs	r0, r3
 80082b8:	f000 ffee 	bl	8009298 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681a      	ldr	r2, [r3, #0]
 80082c0:	2380      	movs	r3, #128	@ 0x80
 80082c2:	05db      	lsls	r3, r3, #23
 80082c4:	429a      	cmp	r2, r3
 80082c6:	d009      	beq.n	80082dc <HAL_TIM_PWM_Start+0xd0>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a13      	ldr	r2, [pc, #76]	@ (800831c <HAL_TIM_PWM_Start+0x110>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d004      	beq.n	80082dc <HAL_TIM_PWM_Start+0xd0>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a12      	ldr	r2, [pc, #72]	@ (8008320 <HAL_TIM_PWM_Start+0x114>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d111      	bne.n	8008300 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	2207      	movs	r2, #7
 80082e4:	4013      	ands	r3, r2
 80082e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2b06      	cmp	r3, #6
 80082ec:	d010      	beq.n	8008310 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	681a      	ldr	r2, [r3, #0]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2101      	movs	r1, #1
 80082fa:	430a      	orrs	r2, r1
 80082fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082fe:	e007      	b.n	8008310 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2101      	movs	r1, #1
 800830c:	430a      	orrs	r2, r1
 800830e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	0018      	movs	r0, r3
 8008314:	46bd      	mov	sp, r7
 8008316:	b004      	add	sp, #16
 8008318:	bd80      	pop	{r7, pc}
 800831a:	46c0      	nop			@ (mov r8, r8)
 800831c:	40010800 	.word	0x40010800
 8008320:	40011400 	.word	0x40011400

08008324 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	6839      	ldr	r1, [r7, #0]
 8008334:	2200      	movs	r2, #0
 8008336:	0018      	movs	r0, r3
 8008338:	f000 ffae 	bl	8009298 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	6a1b      	ldr	r3, [r3, #32]
 8008342:	4a16      	ldr	r2, [pc, #88]	@ (800839c <HAL_TIM_PWM_Stop+0x78>)
 8008344:	4013      	ands	r3, r2
 8008346:	d107      	bne.n	8008358 <HAL_TIM_PWM_Stop+0x34>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	2101      	movs	r1, #1
 8008354:	438a      	bics	r2, r1
 8008356:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d104      	bne.n	8008368 <HAL_TIM_PWM_Stop+0x44>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	223a      	movs	r2, #58	@ 0x3a
 8008362:	2101      	movs	r1, #1
 8008364:	5499      	strb	r1, [r3, r2]
 8008366:	e013      	b.n	8008390 <HAL_TIM_PWM_Stop+0x6c>
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	2b04      	cmp	r3, #4
 800836c:	d104      	bne.n	8008378 <HAL_TIM_PWM_Stop+0x54>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	223b      	movs	r2, #59	@ 0x3b
 8008372:	2101      	movs	r1, #1
 8008374:	5499      	strb	r1, [r3, r2]
 8008376:	e00b      	b.n	8008390 <HAL_TIM_PWM_Stop+0x6c>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	2b08      	cmp	r3, #8
 800837c:	d104      	bne.n	8008388 <HAL_TIM_PWM_Stop+0x64>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	223c      	movs	r2, #60	@ 0x3c
 8008382:	2101      	movs	r1, #1
 8008384:	5499      	strb	r1, [r3, r2]
 8008386:	e003      	b.n	8008390 <HAL_TIM_PWM_Stop+0x6c>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	223d      	movs	r2, #61	@ 0x3d
 800838c:	2101      	movs	r1, #1
 800838e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8008390:	2300      	movs	r3, #0
}
 8008392:	0018      	movs	r0, r3
 8008394:	46bd      	mov	sp, r7
 8008396:	b002      	add	sp, #8
 8008398:	bd80      	pop	{r7, pc}
 800839a:	46c0      	nop			@ (mov r8, r8)
 800839c:	00001111 	.word	0x00001111

080083a0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b082      	sub	sp, #8
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d101      	bne.n	80083b2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80083ae:	2301      	movs	r3, #1
 80083b0:	e032      	b.n	8008418 <HAL_TIM_IC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2239      	movs	r2, #57	@ 0x39
 80083b6:	5c9b      	ldrb	r3, [r3, r2]
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d107      	bne.n	80083ce <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2238      	movs	r2, #56	@ 0x38
 80083c2:	2100      	movs	r1, #0
 80083c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	0018      	movs	r0, r3
 80083ca:	f000 f829 	bl	8008420 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2239      	movs	r2, #57	@ 0x39
 80083d2:	2102      	movs	r1, #2
 80083d4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	3304      	adds	r3, #4
 80083de:	0019      	movs	r1, r3
 80083e0:	0010      	movs	r0, r2
 80083e2:	f000 fc43 	bl	8008c6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	223e      	movs	r2, #62	@ 0x3e
 80083ea:	2101      	movs	r1, #1
 80083ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	223a      	movs	r2, #58	@ 0x3a
 80083f2:	2101      	movs	r1, #1
 80083f4:	5499      	strb	r1, [r3, r2]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	223b      	movs	r2, #59	@ 0x3b
 80083fa:	2101      	movs	r1, #1
 80083fc:	5499      	strb	r1, [r3, r2]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	223c      	movs	r2, #60	@ 0x3c
 8008402:	2101      	movs	r1, #1
 8008404:	5499      	strb	r1, [r3, r2]
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	223d      	movs	r2, #61	@ 0x3d
 800840a:	2101      	movs	r1, #1
 800840c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2239      	movs	r2, #57	@ 0x39
 8008412:	2101      	movs	r1, #1
 8008414:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008416:	2300      	movs	r3, #0
}
 8008418:	0018      	movs	r0, r3
 800841a:	46bd      	mov	sp, r7
 800841c:	b002      	add	sp, #8
 800841e:	bd80      	pop	{r7, pc}

08008420 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b082      	sub	sp, #8
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8008428:	46c0      	nop			@ (mov r8, r8)
 800842a:	46bd      	mov	sp, r7
 800842c:	b002      	add	sp, #8
 800842e:	bd80      	pop	{r7, pc}

08008430 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
 8008438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800843a:	230f      	movs	r3, #15
 800843c:	18fb      	adds	r3, r7, r3
 800843e:	2200      	movs	r2, #0
 8008440:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d104      	bne.n	8008452 <HAL_TIM_IC_Start_IT+0x22>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	223a      	movs	r2, #58	@ 0x3a
 800844c:	5c9b      	ldrb	r3, [r3, r2]
 800844e:	b2db      	uxtb	r3, r3
 8008450:	e013      	b.n	800847a <HAL_TIM_IC_Start_IT+0x4a>
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	2b04      	cmp	r3, #4
 8008456:	d104      	bne.n	8008462 <HAL_TIM_IC_Start_IT+0x32>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	223b      	movs	r2, #59	@ 0x3b
 800845c:	5c9b      	ldrb	r3, [r3, r2]
 800845e:	b2db      	uxtb	r3, r3
 8008460:	e00b      	b.n	800847a <HAL_TIM_IC_Start_IT+0x4a>
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	2b08      	cmp	r3, #8
 8008466:	d104      	bne.n	8008472 <HAL_TIM_IC_Start_IT+0x42>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	223c      	movs	r2, #60	@ 0x3c
 800846c:	5c9b      	ldrb	r3, [r3, r2]
 800846e:	b2db      	uxtb	r3, r3
 8008470:	e003      	b.n	800847a <HAL_TIM_IC_Start_IT+0x4a>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	223d      	movs	r2, #61	@ 0x3d
 8008476:	5c9b      	ldrb	r3, [r3, r2]
 8008478:	b2db      	uxtb	r3, r3
 800847a:	210e      	movs	r1, #14
 800847c:	187a      	adds	r2, r7, r1
 800847e:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8008480:	187b      	adds	r3, r7, r1
 8008482:	781b      	ldrb	r3, [r3, #0]
 8008484:	2b01      	cmp	r3, #1
 8008486:	d001      	beq.n	800848c <HAL_TIM_IC_Start_IT+0x5c>
  {
    return HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	e090      	b.n	80085ae <HAL_TIM_IC_Start_IT+0x17e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d104      	bne.n	800849c <HAL_TIM_IC_Start_IT+0x6c>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	223a      	movs	r2, #58	@ 0x3a
 8008496:	2102      	movs	r1, #2
 8008498:	5499      	strb	r1, [r3, r2]
 800849a:	e013      	b.n	80084c4 <HAL_TIM_IC_Start_IT+0x94>
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	2b04      	cmp	r3, #4
 80084a0:	d104      	bne.n	80084ac <HAL_TIM_IC_Start_IT+0x7c>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	223b      	movs	r2, #59	@ 0x3b
 80084a6:	2102      	movs	r1, #2
 80084a8:	5499      	strb	r1, [r3, r2]
 80084aa:	e00b      	b.n	80084c4 <HAL_TIM_IC_Start_IT+0x94>
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	2b08      	cmp	r3, #8
 80084b0:	d104      	bne.n	80084bc <HAL_TIM_IC_Start_IT+0x8c>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	223c      	movs	r2, #60	@ 0x3c
 80084b6:	2102      	movs	r1, #2
 80084b8:	5499      	strb	r1, [r3, r2]
 80084ba:	e003      	b.n	80084c4 <HAL_TIM_IC_Start_IT+0x94>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	223d      	movs	r2, #61	@ 0x3d
 80084c0:	2102      	movs	r1, #2
 80084c2:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	2b0c      	cmp	r3, #12
 80084c8:	d02a      	beq.n	8008520 <HAL_TIM_IC_Start_IT+0xf0>
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	2b0c      	cmp	r3, #12
 80084ce:	d830      	bhi.n	8008532 <HAL_TIM_IC_Start_IT+0x102>
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	2b08      	cmp	r3, #8
 80084d4:	d01b      	beq.n	800850e <HAL_TIM_IC_Start_IT+0xde>
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	2b08      	cmp	r3, #8
 80084da:	d82a      	bhi.n	8008532 <HAL_TIM_IC_Start_IT+0x102>
 80084dc:	683b      	ldr	r3, [r7, #0]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d003      	beq.n	80084ea <HAL_TIM_IC_Start_IT+0xba>
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	2b04      	cmp	r3, #4
 80084e6:	d009      	beq.n	80084fc <HAL_TIM_IC_Start_IT+0xcc>
 80084e8:	e023      	b.n	8008532 <HAL_TIM_IC_Start_IT+0x102>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	68da      	ldr	r2, [r3, #12]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2102      	movs	r1, #2
 80084f6:	430a      	orrs	r2, r1
 80084f8:	60da      	str	r2, [r3, #12]
      break;
 80084fa:	e01f      	b.n	800853c <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	68da      	ldr	r2, [r3, #12]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	2104      	movs	r1, #4
 8008508:	430a      	orrs	r2, r1
 800850a:	60da      	str	r2, [r3, #12]
      break;
 800850c:	e016      	b.n	800853c <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	68da      	ldr	r2, [r3, #12]
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2108      	movs	r1, #8
 800851a:	430a      	orrs	r2, r1
 800851c:	60da      	str	r2, [r3, #12]
      break;
 800851e:	e00d      	b.n	800853c <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	68da      	ldr	r2, [r3, #12]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2110      	movs	r1, #16
 800852c:	430a      	orrs	r2, r1
 800852e:	60da      	str	r2, [r3, #12]
      break;
 8008530:	e004      	b.n	800853c <HAL_TIM_IC_Start_IT+0x10c>
    }

    default:
      status = HAL_ERROR;
 8008532:	230f      	movs	r3, #15
 8008534:	18fb      	adds	r3, r7, r3
 8008536:	2201      	movs	r2, #1
 8008538:	701a      	strb	r2, [r3, #0]
      break;
 800853a:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 800853c:	230f      	movs	r3, #15
 800853e:	18fb      	adds	r3, r7, r3
 8008540:	781b      	ldrb	r3, [r3, #0]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d130      	bne.n	80085a8 <HAL_TIM_IC_Start_IT+0x178>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	6839      	ldr	r1, [r7, #0]
 800854c:	2201      	movs	r2, #1
 800854e:	0018      	movs	r0, r3
 8008550:	f000 fea2 	bl	8009298 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	2380      	movs	r3, #128	@ 0x80
 800855a:	05db      	lsls	r3, r3, #23
 800855c:	429a      	cmp	r2, r3
 800855e:	d009      	beq.n	8008574 <HAL_TIM_IC_Start_IT+0x144>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a14      	ldr	r2, [pc, #80]	@ (80085b8 <HAL_TIM_IC_Start_IT+0x188>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d004      	beq.n	8008574 <HAL_TIM_IC_Start_IT+0x144>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4a13      	ldr	r2, [pc, #76]	@ (80085bc <HAL_TIM_IC_Start_IT+0x18c>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d111      	bne.n	8008598 <HAL_TIM_IC_Start_IT+0x168>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	2207      	movs	r2, #7
 800857c:	4013      	ands	r3, r2
 800857e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	2b06      	cmp	r3, #6
 8008584:	d010      	beq.n	80085a8 <HAL_TIM_IC_Start_IT+0x178>
      {
        __HAL_TIM_ENABLE(htim);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2101      	movs	r1, #1
 8008592:	430a      	orrs	r2, r1
 8008594:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008596:	e007      	b.n	80085a8 <HAL_TIM_IC_Start_IT+0x178>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	681a      	ldr	r2, [r3, #0]
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2101      	movs	r1, #1
 80085a4:	430a      	orrs	r2, r1
 80085a6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80085a8:	230f      	movs	r3, #15
 80085aa:	18fb      	adds	r3, r7, r3
 80085ac:	781b      	ldrb	r3, [r3, #0]
}
 80085ae:	0018      	movs	r0, r3
 80085b0:	46bd      	mov	sp, r7
 80085b2:	b004      	add	sp, #16
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	46c0      	nop			@ (mov r8, r8)
 80085b8:	40010800 	.word	0x40010800
 80085bc:	40011400 	.word	0x40011400

080085c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b084      	sub	sp, #16
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	68db      	ldr	r3, [r3, #12]
 80085ce:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	2202      	movs	r2, #2
 80085dc:	4013      	ands	r3, r2
 80085de:	d021      	beq.n	8008624 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2202      	movs	r2, #2
 80085e4:	4013      	ands	r3, r2
 80085e6:	d01d      	beq.n	8008624 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2203      	movs	r2, #3
 80085ee:	4252      	negs	r2, r2
 80085f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2201      	movs	r2, #1
 80085f6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	699b      	ldr	r3, [r3, #24]
 80085fe:	2203      	movs	r2, #3
 8008600:	4013      	ands	r3, r2
 8008602:	d004      	beq.n	800860e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	0018      	movs	r0, r3
 8008608:	f7fa fc3a 	bl	8002e80 <HAL_TIM_IC_CaptureCallback>
 800860c:	e007      	b.n	800861e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	0018      	movs	r0, r3
 8008612:	f000 fb13 	bl	8008c3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	0018      	movs	r0, r3
 800861a:	f000 fb17 	bl	8008c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2200      	movs	r2, #0
 8008622:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2204      	movs	r2, #4
 8008628:	4013      	ands	r3, r2
 800862a:	d022      	beq.n	8008672 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2204      	movs	r2, #4
 8008630:	4013      	ands	r3, r2
 8008632:	d01e      	beq.n	8008672 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2205      	movs	r2, #5
 800863a:	4252      	negs	r2, r2
 800863c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2202      	movs	r2, #2
 8008642:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	699a      	ldr	r2, [r3, #24]
 800864a:	23c0      	movs	r3, #192	@ 0xc0
 800864c:	009b      	lsls	r3, r3, #2
 800864e:	4013      	ands	r3, r2
 8008650:	d004      	beq.n	800865c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	0018      	movs	r0, r3
 8008656:	f7fa fc13 	bl	8002e80 <HAL_TIM_IC_CaptureCallback>
 800865a:	e007      	b.n	800866c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	0018      	movs	r0, r3
 8008660:	f000 faec 	bl	8008c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	0018      	movs	r0, r3
 8008668:	f000 faf0 	bl	8008c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	2208      	movs	r2, #8
 8008676:	4013      	ands	r3, r2
 8008678:	d021      	beq.n	80086be <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2208      	movs	r2, #8
 800867e:	4013      	ands	r3, r2
 8008680:	d01d      	beq.n	80086be <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2209      	movs	r2, #9
 8008688:	4252      	negs	r2, r2
 800868a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2204      	movs	r2, #4
 8008690:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	69db      	ldr	r3, [r3, #28]
 8008698:	2203      	movs	r2, #3
 800869a:	4013      	ands	r3, r2
 800869c:	d004      	beq.n	80086a8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	0018      	movs	r0, r3
 80086a2:	f7fa fbed 	bl	8002e80 <HAL_TIM_IC_CaptureCallback>
 80086a6:	e007      	b.n	80086b8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	0018      	movs	r0, r3
 80086ac:	f000 fac6 	bl	8008c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	0018      	movs	r0, r3
 80086b4:	f000 faca 	bl	8008c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2200      	movs	r2, #0
 80086bc:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	2210      	movs	r2, #16
 80086c2:	4013      	ands	r3, r2
 80086c4:	d022      	beq.n	800870c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2210      	movs	r2, #16
 80086ca:	4013      	ands	r3, r2
 80086cc:	d01e      	beq.n	800870c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	2211      	movs	r2, #17
 80086d4:	4252      	negs	r2, r2
 80086d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2208      	movs	r2, #8
 80086dc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	69da      	ldr	r2, [r3, #28]
 80086e4:	23c0      	movs	r3, #192	@ 0xc0
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	4013      	ands	r3, r2
 80086ea:	d004      	beq.n	80086f6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	0018      	movs	r0, r3
 80086f0:	f7fa fbc6 	bl	8002e80 <HAL_TIM_IC_CaptureCallback>
 80086f4:	e007      	b.n	8008706 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	0018      	movs	r0, r3
 80086fa:	f000 fa9f 	bl	8008c3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	0018      	movs	r0, r3
 8008702:	f000 faa3 	bl	8008c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2200      	movs	r2, #0
 800870a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800870c:	68bb      	ldr	r3, [r7, #8]
 800870e:	2201      	movs	r2, #1
 8008710:	4013      	ands	r3, r2
 8008712:	d00c      	beq.n	800872e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2201      	movs	r2, #1
 8008718:	4013      	ands	r3, r2
 800871a:	d008      	beq.n	800872e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	2202      	movs	r2, #2
 8008722:	4252      	negs	r2, r2
 8008724:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	0018      	movs	r0, r3
 800872a:	f7fa fbcd 	bl	8002ec8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	2240      	movs	r2, #64	@ 0x40
 8008732:	4013      	ands	r3, r2
 8008734:	d00c      	beq.n	8008750 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2240      	movs	r2, #64	@ 0x40
 800873a:	4013      	ands	r3, r2
 800873c:	d008      	beq.n	8008750 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2241      	movs	r2, #65	@ 0x41
 8008744:	4252      	negs	r2, r2
 8008746:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	0018      	movs	r0, r3
 800874c:	f000 fa86 	bl	8008c5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008750:	46c0      	nop			@ (mov r8, r8)
 8008752:	46bd      	mov	sp, r7
 8008754:	b004      	add	sp, #16
 8008756:	bd80      	pop	{r7, pc}

08008758 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b086      	sub	sp, #24
 800875c:	af00      	add	r7, sp, #0
 800875e:	60f8      	str	r0, [r7, #12]
 8008760:	60b9      	str	r1, [r7, #8]
 8008762:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008764:	2317      	movs	r3, #23
 8008766:	18fb      	adds	r3, r7, r3
 8008768:	2200      	movs	r2, #0
 800876a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2238      	movs	r2, #56	@ 0x38
 8008770:	5c9b      	ldrb	r3, [r3, r2]
 8008772:	2b01      	cmp	r3, #1
 8008774:	d101      	bne.n	800877a <HAL_TIM_IC_ConfigChannel+0x22>
 8008776:	2302      	movs	r3, #2
 8008778:	e08c      	b.n	8008894 <HAL_TIM_IC_ConfigChannel+0x13c>
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	2238      	movs	r2, #56	@ 0x38
 800877e:	2101      	movs	r1, #1
 8008780:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d11b      	bne.n	80087c0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008798:	f000 fbc6 	bl	8008f28 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	699a      	ldr	r2, [r3, #24]
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	210c      	movs	r1, #12
 80087a8:	438a      	bics	r2, r1
 80087aa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	6999      	ldr	r1, [r3, #24]
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	689a      	ldr	r2, [r3, #8]
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	430a      	orrs	r2, r1
 80087bc:	619a      	str	r2, [r3, #24]
 80087be:	e062      	b.n	8008886 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2b04      	cmp	r3, #4
 80087c4:	d11c      	bne.n	8008800 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80087ca:	68bb      	ldr	r3, [r7, #8]
 80087cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80087d6:	f000 fc2b 	bl	8009030 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	699a      	ldr	r2, [r3, #24]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	492d      	ldr	r1, [pc, #180]	@ (800889c <HAL_TIM_IC_ConfigChannel+0x144>)
 80087e6:	400a      	ands	r2, r1
 80087e8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	6999      	ldr	r1, [r3, #24]
 80087f0:	68bb      	ldr	r3, [r7, #8]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	021a      	lsls	r2, r3, #8
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	430a      	orrs	r2, r1
 80087fc:	619a      	str	r2, [r3, #24]
 80087fe:	e042      	b.n	8008886 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2b08      	cmp	r3, #8
 8008804:	d11b      	bne.n	800883e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008816:	f000 fc7f 	bl	8009118 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	69da      	ldr	r2, [r3, #28]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	210c      	movs	r1, #12
 8008826:	438a      	bics	r2, r1
 8008828:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	69d9      	ldr	r1, [r3, #28]
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	689a      	ldr	r2, [r3, #8]
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	430a      	orrs	r2, r1
 800883a:	61da      	str	r2, [r3, #28]
 800883c:	e023      	b.n	8008886 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2b0c      	cmp	r3, #12
 8008842:	d11c      	bne.n	800887e <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008848:	68bb      	ldr	r3, [r7, #8]
 800884a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008854:	f000 fca0 	bl	8009198 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	69da      	ldr	r2, [r3, #28]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	490e      	ldr	r1, [pc, #56]	@ (800889c <HAL_TIM_IC_ConfigChannel+0x144>)
 8008864:	400a      	ands	r2, r1
 8008866:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	69d9      	ldr	r1, [r3, #28]
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	021a      	lsls	r2, r3, #8
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	430a      	orrs	r2, r1
 800887a:	61da      	str	r2, [r3, #28]
 800887c:	e003      	b.n	8008886 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800887e:	2317      	movs	r3, #23
 8008880:	18fb      	adds	r3, r7, r3
 8008882:	2201      	movs	r2, #1
 8008884:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2238      	movs	r2, #56	@ 0x38
 800888a:	2100      	movs	r1, #0
 800888c:	5499      	strb	r1, [r3, r2]

  return status;
 800888e:	2317      	movs	r3, #23
 8008890:	18fb      	adds	r3, r7, r3
 8008892:	781b      	ldrb	r3, [r3, #0]
}
 8008894:	0018      	movs	r0, r3
 8008896:	46bd      	mov	sp, r7
 8008898:	b006      	add	sp, #24
 800889a:	bd80      	pop	{r7, pc}
 800889c:	fffff3ff 	.word	0xfffff3ff

080088a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b086      	sub	sp, #24
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088ac:	2317      	movs	r3, #23
 80088ae:	18fb      	adds	r3, r7, r3
 80088b0:	2200      	movs	r2, #0
 80088b2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	2238      	movs	r2, #56	@ 0x38
 80088b8:	5c9b      	ldrb	r3, [r3, r2]
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d101      	bne.n	80088c2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80088be:	2302      	movs	r3, #2
 80088c0:	e0ad      	b.n	8008a1e <HAL_TIM_PWM_ConfigChannel+0x17e>
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	2238      	movs	r2, #56	@ 0x38
 80088c6:	2101      	movs	r1, #1
 80088c8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2b0c      	cmp	r3, #12
 80088ce:	d100      	bne.n	80088d2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80088d0:	e076      	b.n	80089c0 <HAL_TIM_PWM_ConfigChannel+0x120>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2b0c      	cmp	r3, #12
 80088d6:	d900      	bls.n	80088da <HAL_TIM_PWM_ConfigChannel+0x3a>
 80088d8:	e095      	b.n	8008a06 <HAL_TIM_PWM_ConfigChannel+0x166>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2b08      	cmp	r3, #8
 80088de:	d04e      	beq.n	800897e <HAL_TIM_PWM_ConfigChannel+0xde>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2b08      	cmp	r3, #8
 80088e4:	d900      	bls.n	80088e8 <HAL_TIM_PWM_ConfigChannel+0x48>
 80088e6:	e08e      	b.n	8008a06 <HAL_TIM_PWM_ConfigChannel+0x166>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d003      	beq.n	80088f6 <HAL_TIM_PWM_ConfigChannel+0x56>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2b04      	cmp	r3, #4
 80088f2:	d021      	beq.n	8008938 <HAL_TIM_PWM_ConfigChannel+0x98>
 80088f4:	e087      	b.n	8008a06 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	0011      	movs	r1, r2
 80088fe:	0018      	movs	r0, r3
 8008900:	f000 fa0e 	bl	8008d20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	699a      	ldr	r2, [r3, #24]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	2108      	movs	r1, #8
 8008910:	430a      	orrs	r2, r1
 8008912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	699a      	ldr	r2, [r3, #24]
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	2104      	movs	r1, #4
 8008920:	438a      	bics	r2, r1
 8008922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6999      	ldr	r1, [r3, #24]
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	68da      	ldr	r2, [r3, #12]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	430a      	orrs	r2, r1
 8008934:	619a      	str	r2, [r3, #24]
      break;
 8008936:	e06b      	b.n	8008a10 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68ba      	ldr	r2, [r7, #8]
 800893e:	0011      	movs	r1, r2
 8008940:	0018      	movs	r0, r3
 8008942:	f000 fa29 	bl	8008d98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	699a      	ldr	r2, [r3, #24]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2180      	movs	r1, #128	@ 0x80
 8008952:	0109      	lsls	r1, r1, #4
 8008954:	430a      	orrs	r2, r1
 8008956:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	699a      	ldr	r2, [r3, #24]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	4931      	ldr	r1, [pc, #196]	@ (8008a28 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8008964:	400a      	ands	r2, r1
 8008966:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	6999      	ldr	r1, [r3, #24]
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	68db      	ldr	r3, [r3, #12]
 8008972:	021a      	lsls	r2, r3, #8
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	430a      	orrs	r2, r1
 800897a:	619a      	str	r2, [r3, #24]
      break;
 800897c:	e048      	b.n	8008a10 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68ba      	ldr	r2, [r7, #8]
 8008984:	0011      	movs	r1, r2
 8008986:	0018      	movs	r0, r3
 8008988:	f000 fa48 	bl	8008e1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	69da      	ldr	r2, [r3, #28]
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	2108      	movs	r1, #8
 8008998:	430a      	orrs	r2, r1
 800899a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	69da      	ldr	r2, [r3, #28]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2104      	movs	r1, #4
 80089a8:	438a      	bics	r2, r1
 80089aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	69d9      	ldr	r1, [r3, #28]
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	68da      	ldr	r2, [r3, #12]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	430a      	orrs	r2, r1
 80089bc:	61da      	str	r2, [r3, #28]
      break;
 80089be:	e027      	b.n	8008a10 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68ba      	ldr	r2, [r7, #8]
 80089c6:	0011      	movs	r1, r2
 80089c8:	0018      	movs	r0, r3
 80089ca:	f000 fa67 	bl	8008e9c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	69da      	ldr	r2, [r3, #28]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	2180      	movs	r1, #128	@ 0x80
 80089da:	0109      	lsls	r1, r1, #4
 80089dc:	430a      	orrs	r2, r1
 80089de:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	69da      	ldr	r2, [r3, #28]
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	490f      	ldr	r1, [pc, #60]	@ (8008a28 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80089ec:	400a      	ands	r2, r1
 80089ee:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	69d9      	ldr	r1, [r3, #28]
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	021a      	lsls	r2, r3, #8
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	430a      	orrs	r2, r1
 8008a02:	61da      	str	r2, [r3, #28]
      break;
 8008a04:	e004      	b.n	8008a10 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8008a06:	2317      	movs	r3, #23
 8008a08:	18fb      	adds	r3, r7, r3
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	701a      	strb	r2, [r3, #0]
      break;
 8008a0e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2238      	movs	r2, #56	@ 0x38
 8008a14:	2100      	movs	r1, #0
 8008a16:	5499      	strb	r1, [r3, r2]

  return status;
 8008a18:	2317      	movs	r3, #23
 8008a1a:	18fb      	adds	r3, r7, r3
 8008a1c:	781b      	ldrb	r3, [r3, #0]
}
 8008a1e:	0018      	movs	r0, r3
 8008a20:	46bd      	mov	sp, r7
 8008a22:	b006      	add	sp, #24
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	46c0      	nop			@ (mov r8, r8)
 8008a28:	fffffbff 	.word	0xfffffbff

08008a2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b084      	sub	sp, #16
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
 8008a34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a36:	230f      	movs	r3, #15
 8008a38:	18fb      	adds	r3, r7, r3
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2238      	movs	r2, #56	@ 0x38
 8008a42:	5c9b      	ldrb	r3, [r3, r2]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d101      	bne.n	8008a4c <HAL_TIM_ConfigClockSource+0x20>
 8008a48:	2302      	movs	r3, #2
 8008a4a:	e0bc      	b.n	8008bc6 <HAL_TIM_ConfigClockSource+0x19a>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2238      	movs	r2, #56	@ 0x38
 8008a50:	2101      	movs	r1, #1
 8008a52:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2239      	movs	r2, #57	@ 0x39
 8008a58:	2102      	movs	r1, #2
 8008a5a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	2277      	movs	r2, #119	@ 0x77
 8008a68:	4393      	bics	r3, r2
 8008a6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	4a58      	ldr	r2, [pc, #352]	@ (8008bd0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8008a70:	4013      	ands	r3, r2
 8008a72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	68ba      	ldr	r2, [r7, #8]
 8008a7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2280      	movs	r2, #128	@ 0x80
 8008a82:	0192      	lsls	r2, r2, #6
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d040      	beq.n	8008b0a <HAL_TIM_ConfigClockSource+0xde>
 8008a88:	2280      	movs	r2, #128	@ 0x80
 8008a8a:	0192      	lsls	r2, r2, #6
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d900      	bls.n	8008a92 <HAL_TIM_ConfigClockSource+0x66>
 8008a90:	e088      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
 8008a92:	2280      	movs	r2, #128	@ 0x80
 8008a94:	0152      	lsls	r2, r2, #5
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d100      	bne.n	8008a9c <HAL_TIM_ConfigClockSource+0x70>
 8008a9a:	e088      	b.n	8008bae <HAL_TIM_ConfigClockSource+0x182>
 8008a9c:	2280      	movs	r2, #128	@ 0x80
 8008a9e:	0152      	lsls	r2, r2, #5
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d900      	bls.n	8008aa6 <HAL_TIM_ConfigClockSource+0x7a>
 8008aa4:	e07e      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
 8008aa6:	2b70      	cmp	r3, #112	@ 0x70
 8008aa8:	d018      	beq.n	8008adc <HAL_TIM_ConfigClockSource+0xb0>
 8008aaa:	d900      	bls.n	8008aae <HAL_TIM_ConfigClockSource+0x82>
 8008aac:	e07a      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
 8008aae:	2b60      	cmp	r3, #96	@ 0x60
 8008ab0:	d04f      	beq.n	8008b52 <HAL_TIM_ConfigClockSource+0x126>
 8008ab2:	d900      	bls.n	8008ab6 <HAL_TIM_ConfigClockSource+0x8a>
 8008ab4:	e076      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
 8008ab6:	2b50      	cmp	r3, #80	@ 0x50
 8008ab8:	d03b      	beq.n	8008b32 <HAL_TIM_ConfigClockSource+0x106>
 8008aba:	d900      	bls.n	8008abe <HAL_TIM_ConfigClockSource+0x92>
 8008abc:	e072      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
 8008abe:	2b40      	cmp	r3, #64	@ 0x40
 8008ac0:	d057      	beq.n	8008b72 <HAL_TIM_ConfigClockSource+0x146>
 8008ac2:	d900      	bls.n	8008ac6 <HAL_TIM_ConfigClockSource+0x9a>
 8008ac4:	e06e      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
 8008ac6:	2b30      	cmp	r3, #48	@ 0x30
 8008ac8:	d063      	beq.n	8008b92 <HAL_TIM_ConfigClockSource+0x166>
 8008aca:	d86b      	bhi.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
 8008acc:	2b20      	cmp	r3, #32
 8008ace:	d060      	beq.n	8008b92 <HAL_TIM_ConfigClockSource+0x166>
 8008ad0:	d868      	bhi.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d05d      	beq.n	8008b92 <HAL_TIM_ConfigClockSource+0x166>
 8008ad6:	2b10      	cmp	r3, #16
 8008ad8:	d05b      	beq.n	8008b92 <HAL_TIM_ConfigClockSource+0x166>
 8008ada:	e063      	b.n	8008ba4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008aec:	f000 fbb4 	bl	8009258 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2277      	movs	r2, #119	@ 0x77
 8008afc:	4313      	orrs	r3, r2
 8008afe:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	68ba      	ldr	r2, [r7, #8]
 8008b06:	609a      	str	r2, [r3, #8]
      break;
 8008b08:	e052      	b.n	8008bb0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008b1a:	f000 fb9d 	bl	8009258 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	689a      	ldr	r2, [r3, #8]
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2180      	movs	r1, #128	@ 0x80
 8008b2a:	01c9      	lsls	r1, r1, #7
 8008b2c:	430a      	orrs	r2, r1
 8008b2e:	609a      	str	r2, [r3, #8]
      break;
 8008b30:	e03e      	b.n	8008bb0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b3e:	001a      	movs	r2, r3
 8008b40:	f000 fa48 	bl	8008fd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2150      	movs	r1, #80	@ 0x50
 8008b4a:	0018      	movs	r0, r3
 8008b4c:	f000 fb6a 	bl	8009224 <TIM_ITRx_SetConfig>
      break;
 8008b50:	e02e      	b.n	8008bb0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008b5e:	001a      	movs	r2, r3
 8008b60:	f000 faa8 	bl	80090b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2160      	movs	r1, #96	@ 0x60
 8008b6a:	0018      	movs	r0, r3
 8008b6c:	f000 fb5a 	bl	8009224 <TIM_ITRx_SetConfig>
      break;
 8008b70:	e01e      	b.n	8008bb0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008b76:	683b      	ldr	r3, [r7, #0]
 8008b78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b7e:	001a      	movs	r2, r3
 8008b80:	f000 fa28 	bl	8008fd4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2140      	movs	r1, #64	@ 0x40
 8008b8a:	0018      	movs	r0, r3
 8008b8c:	f000 fb4a 	bl	8009224 <TIM_ITRx_SetConfig>
      break;
 8008b90:	e00e      	b.n	8008bb0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	0019      	movs	r1, r3
 8008b9c:	0010      	movs	r0, r2
 8008b9e:	f000 fb41 	bl	8009224 <TIM_ITRx_SetConfig>
      break;
 8008ba2:	e005      	b.n	8008bb0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8008ba4:	230f      	movs	r3, #15
 8008ba6:	18fb      	adds	r3, r7, r3
 8008ba8:	2201      	movs	r2, #1
 8008baa:	701a      	strb	r2, [r3, #0]
      break;
 8008bac:	e000      	b.n	8008bb0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8008bae:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2239      	movs	r2, #57	@ 0x39
 8008bb4:	2101      	movs	r1, #1
 8008bb6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2238      	movs	r2, #56	@ 0x38
 8008bbc:	2100      	movs	r1, #0
 8008bbe:	5499      	strb	r1, [r3, r2]

  return status;
 8008bc0:	230f      	movs	r3, #15
 8008bc2:	18fb      	adds	r3, r7, r3
 8008bc4:	781b      	ldrb	r3, [r3, #0]
}
 8008bc6:	0018      	movs	r0, r3
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	b004      	add	sp, #16
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	46c0      	nop			@ (mov r8, r8)
 8008bd0:	ffff00ff 	.word	0xffff00ff

08008bd4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008bde:	2300      	movs	r3, #0
 8008be0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	2b0c      	cmp	r3, #12
 8008be6:	d01e      	beq.n	8008c26 <HAL_TIM_ReadCapturedValue+0x52>
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	2b0c      	cmp	r3, #12
 8008bec:	d820      	bhi.n	8008c30 <HAL_TIM_ReadCapturedValue+0x5c>
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	2b08      	cmp	r3, #8
 8008bf2:	d013      	beq.n	8008c1c <HAL_TIM_ReadCapturedValue+0x48>
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	2b08      	cmp	r3, #8
 8008bf8:	d81a      	bhi.n	8008c30 <HAL_TIM_ReadCapturedValue+0x5c>
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d003      	beq.n	8008c08 <HAL_TIM_ReadCapturedValue+0x34>
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	2b04      	cmp	r3, #4
 8008c04:	d005      	beq.n	8008c12 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8008c06:	e013      	b.n	8008c30 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c0e:	60fb      	str	r3, [r7, #12]
      break;
 8008c10:	e00f      	b.n	8008c32 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c18:	60fb      	str	r3, [r7, #12]
      break;
 8008c1a:	e00a      	b.n	8008c32 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c22:	60fb      	str	r3, [r7, #12]
      break;
 8008c24:	e005      	b.n	8008c32 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c2c:	60fb      	str	r3, [r7, #12]
      break;
 8008c2e:	e000      	b.n	8008c32 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8008c30:	46c0      	nop			@ (mov r8, r8)
  }

  return tmpreg;
 8008c32:	68fb      	ldr	r3, [r7, #12]
}
 8008c34:	0018      	movs	r0, r3
 8008c36:	46bd      	mov	sp, r7
 8008c38:	b004      	add	sp, #16
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b082      	sub	sp, #8
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c44:	46c0      	nop			@ (mov r8, r8)
 8008c46:	46bd      	mov	sp, r7
 8008c48:	b002      	add	sp, #8
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b082      	sub	sp, #8
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c54:	46c0      	nop			@ (mov r8, r8)
 8008c56:	46bd      	mov	sp, r7
 8008c58:	b002      	add	sp, #8
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b082      	sub	sp, #8
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c64:	46c0      	nop			@ (mov r8, r8)
 8008c66:	46bd      	mov	sp, r7
 8008c68:	b002      	add	sp, #8
 8008c6a:	bd80      	pop	{r7, pc}

08008c6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	2380      	movs	r3, #128	@ 0x80
 8008c80:	05db      	lsls	r3, r3, #23
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d007      	beq.n	8008c96 <TIM_Base_SetConfig+0x2a>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a22      	ldr	r2, [pc, #136]	@ (8008d14 <TIM_Base_SetConfig+0xa8>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d003      	beq.n	8008c96 <TIM_Base_SetConfig+0x2a>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a21      	ldr	r2, [pc, #132]	@ (8008d18 <TIM_Base_SetConfig+0xac>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d108      	bne.n	8008ca8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2270      	movs	r2, #112	@ 0x70
 8008c9a:	4393      	bics	r3, r2
 8008c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	685b      	ldr	r3, [r3, #4]
 8008ca2:	68fa      	ldr	r2, [r7, #12]
 8008ca4:	4313      	orrs	r3, r2
 8008ca6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ca8:	687a      	ldr	r2, [r7, #4]
 8008caa:	2380      	movs	r3, #128	@ 0x80
 8008cac:	05db      	lsls	r3, r3, #23
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d007      	beq.n	8008cc2 <TIM_Base_SetConfig+0x56>
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a17      	ldr	r2, [pc, #92]	@ (8008d14 <TIM_Base_SetConfig+0xa8>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d003      	beq.n	8008cc2 <TIM_Base_SetConfig+0x56>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a16      	ldr	r2, [pc, #88]	@ (8008d18 <TIM_Base_SetConfig+0xac>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d108      	bne.n	8008cd4 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	4a15      	ldr	r2, [pc, #84]	@ (8008d1c <TIM_Base_SetConfig+0xb0>)
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	68db      	ldr	r3, [r3, #12]
 8008cce:	68fa      	ldr	r2, [r7, #12]
 8008cd0:	4313      	orrs	r3, r2
 8008cd2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2280      	movs	r2, #128	@ 0x80
 8008cd8:	4393      	bics	r3, r2
 8008cda:	001a      	movs	r2, r3
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	691b      	ldr	r3, [r3, #16]
 8008ce0:	4313      	orrs	r3, r2
 8008ce2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	689a      	ldr	r2, [r3, #8]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2204      	movs	r2, #4
 8008cfa:	431a      	orrs	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2201      	movs	r2, #1
 8008d04:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	68fa      	ldr	r2, [r7, #12]
 8008d0a:	601a      	str	r2, [r3, #0]
}
 8008d0c:	46c0      	nop			@ (mov r8, r8)
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	b004      	add	sp, #16
 8008d12:	bd80      	pop	{r7, pc}
 8008d14:	40010800 	.word	0x40010800
 8008d18:	40011400 	.word	0x40011400
 8008d1c:	fffffcff 	.word	0xfffffcff

08008d20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b086      	sub	sp, #24
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a1b      	ldr	r3, [r3, #32]
 8008d2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6a1b      	ldr	r3, [r3, #32]
 8008d34:	2201      	movs	r2, #1
 8008d36:	4393      	bics	r3, r2
 8008d38:	001a      	movs	r2, r3
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	699b      	ldr	r3, [r3, #24]
 8008d48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	2270      	movs	r2, #112	@ 0x70
 8008d4e:	4393      	bics	r3, r2
 8008d50:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	2203      	movs	r2, #3
 8008d56:	4393      	bics	r3, r2
 8008d58:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	4313      	orrs	r3, r2
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	2202      	movs	r2, #2
 8008d68:	4393      	bics	r3, r2
 8008d6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	689b      	ldr	r3, [r3, #8]
 8008d70:	697a      	ldr	r2, [r7, #20]
 8008d72:	4313      	orrs	r3, r2
 8008d74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	693a      	ldr	r2, [r7, #16]
 8008d7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	685a      	ldr	r2, [r3, #4]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	697a      	ldr	r2, [r7, #20]
 8008d8e:	621a      	str	r2, [r3, #32]
}
 8008d90:	46c0      	nop			@ (mov r8, r8)
 8008d92:	46bd      	mov	sp, r7
 8008d94:	b006      	add	sp, #24
 8008d96:	bd80      	pop	{r7, pc}

08008d98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b086      	sub	sp, #24
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a1b      	ldr	r3, [r3, #32]
 8008da6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6a1b      	ldr	r3, [r3, #32]
 8008dac:	2210      	movs	r2, #16
 8008dae:	4393      	bics	r3, r2
 8008db0:	001a      	movs	r2, r3
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	699b      	ldr	r3, [r3, #24]
 8008dc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	4a13      	ldr	r2, [pc, #76]	@ (8008e14 <TIM_OC2_SetConfig+0x7c>)
 8008dc6:	4013      	ands	r3, r2
 8008dc8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	4a12      	ldr	r2, [pc, #72]	@ (8008e18 <TIM_OC2_SetConfig+0x80>)
 8008dce:	4013      	ands	r3, r2
 8008dd0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	021b      	lsls	r3, r3, #8
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	4313      	orrs	r3, r2
 8008ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	2220      	movs	r2, #32
 8008de2:	4393      	bics	r3, r2
 8008de4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	011b      	lsls	r3, r3, #4
 8008dec:	697a      	ldr	r2, [r7, #20]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	693a      	ldr	r2, [r7, #16]
 8008df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	68fa      	ldr	r2, [r7, #12]
 8008dfc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	685a      	ldr	r2, [r3, #4]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	697a      	ldr	r2, [r7, #20]
 8008e0a:	621a      	str	r2, [r3, #32]
}
 8008e0c:	46c0      	nop			@ (mov r8, r8)
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	b006      	add	sp, #24
 8008e12:	bd80      	pop	{r7, pc}
 8008e14:	ffff8fff 	.word	0xffff8fff
 8008e18:	fffffcff 	.word	0xfffffcff

08008e1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b086      	sub	sp, #24
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6a1b      	ldr	r3, [r3, #32]
 8008e2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6a1b      	ldr	r3, [r3, #32]
 8008e30:	4a18      	ldr	r2, [pc, #96]	@ (8008e94 <TIM_OC3_SetConfig+0x78>)
 8008e32:	401a      	ands	r2, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	69db      	ldr	r3, [r3, #28]
 8008e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2270      	movs	r2, #112	@ 0x70
 8008e48:	4393      	bics	r3, r2
 8008e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	2203      	movs	r2, #3
 8008e50:	4393      	bics	r3, r2
 8008e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	4313      	orrs	r3, r2
 8008e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	4a0d      	ldr	r2, [pc, #52]	@ (8008e98 <TIM_OC3_SetConfig+0x7c>)
 8008e62:	4013      	ands	r3, r2
 8008e64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	021b      	lsls	r3, r3, #8
 8008e6c:	697a      	ldr	r2, [r7, #20]
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	693a      	ldr	r2, [r7, #16]
 8008e76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	68fa      	ldr	r2, [r7, #12]
 8008e7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	685a      	ldr	r2, [r3, #4]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	697a      	ldr	r2, [r7, #20]
 8008e8a:	621a      	str	r2, [r3, #32]
}
 8008e8c:	46c0      	nop			@ (mov r8, r8)
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	b006      	add	sp, #24
 8008e92:	bd80      	pop	{r7, pc}
 8008e94:	fffffeff 	.word	0xfffffeff
 8008e98:	fffffdff 	.word	0xfffffdff

08008e9c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b086      	sub	sp, #24
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
 8008ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	6a1b      	ldr	r3, [r3, #32]
 8008eaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6a1b      	ldr	r3, [r3, #32]
 8008eb0:	4a19      	ldr	r2, [pc, #100]	@ (8008f18 <TIM_OC4_SetConfig+0x7c>)
 8008eb2:	401a      	ands	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	69db      	ldr	r3, [r3, #28]
 8008ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	4a15      	ldr	r2, [pc, #84]	@ (8008f1c <TIM_OC4_SetConfig+0x80>)
 8008ec8:	4013      	ands	r3, r2
 8008eca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	4a14      	ldr	r2, [pc, #80]	@ (8008f20 <TIM_OC4_SetConfig+0x84>)
 8008ed0:	4013      	ands	r3, r2
 8008ed2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	021b      	lsls	r3, r3, #8
 8008eda:	68fa      	ldr	r2, [r7, #12]
 8008edc:	4313      	orrs	r3, r2
 8008ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	4a10      	ldr	r2, [pc, #64]	@ (8008f24 <TIM_OC4_SetConfig+0x88>)
 8008ee4:	4013      	ands	r3, r2
 8008ee6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	689b      	ldr	r3, [r3, #8]
 8008eec:	031b      	lsls	r3, r3, #12
 8008eee:	697a      	ldr	r2, [r7, #20]
 8008ef0:	4313      	orrs	r3, r2
 8008ef2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	693a      	ldr	r2, [r7, #16]
 8008ef8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	685a      	ldr	r2, [r3, #4]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	697a      	ldr	r2, [r7, #20]
 8008f0c:	621a      	str	r2, [r3, #32]
}
 8008f0e:	46c0      	nop			@ (mov r8, r8)
 8008f10:	46bd      	mov	sp, r7
 8008f12:	b006      	add	sp, #24
 8008f14:	bd80      	pop	{r7, pc}
 8008f16:	46c0      	nop			@ (mov r8, r8)
 8008f18:	ffffefff 	.word	0xffffefff
 8008f1c:	ffff8fff 	.word	0xffff8fff
 8008f20:	fffffcff 	.word	0xfffffcff
 8008f24:	ffffdfff 	.word	0xffffdfff

08008f28 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b086      	sub	sp, #24
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	60f8      	str	r0, [r7, #12]
 8008f30:	60b9      	str	r1, [r7, #8]
 8008f32:	607a      	str	r2, [r7, #4]
 8008f34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	6a1b      	ldr	r3, [r3, #32]
 8008f3a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	6a1b      	ldr	r3, [r3, #32]
 8008f40:	2201      	movs	r2, #1
 8008f42:	4393      	bics	r3, r2
 8008f44:	001a      	movs	r2, r3
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	699b      	ldr	r3, [r3, #24]
 8008f4e:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008f50:	68fa      	ldr	r2, [r7, #12]
 8008f52:	2380      	movs	r3, #128	@ 0x80
 8008f54:	05db      	lsls	r3, r3, #23
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d007      	beq.n	8008f6a <TIM_TI1_SetConfig+0x42>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8008fcc <TIM_TI1_SetConfig+0xa4>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d003      	beq.n	8008f6a <TIM_TI1_SetConfig+0x42>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	4a1a      	ldr	r2, [pc, #104]	@ (8008fd0 <TIM_TI1_SetConfig+0xa8>)
 8008f66:	4293      	cmp	r3, r2
 8008f68:	d101      	bne.n	8008f6e <TIM_TI1_SetConfig+0x46>
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	e000      	b.n	8008f70 <TIM_TI1_SetConfig+0x48>
 8008f6e:	2300      	movs	r3, #0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d008      	beq.n	8008f86 <TIM_TI1_SetConfig+0x5e>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	2203      	movs	r2, #3
 8008f78:	4393      	bics	r3, r2
 8008f7a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008f7c:	697a      	ldr	r2, [r7, #20]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	617b      	str	r3, [r7, #20]
 8008f84:	e003      	b.n	8008f8e <TIM_TI1_SetConfig+0x66>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	2201      	movs	r2, #1
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	22f0      	movs	r2, #240	@ 0xf0
 8008f92:	4393      	bics	r3, r2
 8008f94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	011b      	lsls	r3, r3, #4
 8008f9a:	22ff      	movs	r2, #255	@ 0xff
 8008f9c:	4013      	ands	r3, r2
 8008f9e:	697a      	ldr	r2, [r7, #20]
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008fa4:	693b      	ldr	r3, [r7, #16]
 8008fa6:	220a      	movs	r2, #10
 8008fa8:	4393      	bics	r3, r2
 8008faa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	220a      	movs	r2, #10
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	693a      	ldr	r2, [r7, #16]
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	693a      	ldr	r2, [r7, #16]
 8008fc2:	621a      	str	r2, [r3, #32]
}
 8008fc4:	46c0      	nop			@ (mov r8, r8)
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	b006      	add	sp, #24
 8008fca:	bd80      	pop	{r7, pc}
 8008fcc:	40010800 	.word	0x40010800
 8008fd0:	40011400 	.word	0x40011400

08008fd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b086      	sub	sp, #24
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6a1b      	ldr	r3, [r3, #32]
 8008fe4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	6a1b      	ldr	r3, [r3, #32]
 8008fea:	2201      	movs	r2, #1
 8008fec:	4393      	bics	r3, r2
 8008fee:	001a      	movs	r2, r3
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	699b      	ldr	r3, [r3, #24]
 8008ff8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	22f0      	movs	r2, #240	@ 0xf0
 8008ffe:	4393      	bics	r3, r2
 8009000:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	011b      	lsls	r3, r3, #4
 8009006:	693a      	ldr	r2, [r7, #16]
 8009008:	4313      	orrs	r3, r2
 800900a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	220a      	movs	r2, #10
 8009010:	4393      	bics	r3, r2
 8009012:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009014:	697a      	ldr	r2, [r7, #20]
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	4313      	orrs	r3, r2
 800901a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	693a      	ldr	r2, [r7, #16]
 8009020:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	697a      	ldr	r2, [r7, #20]
 8009026:	621a      	str	r2, [r3, #32]
}
 8009028:	46c0      	nop			@ (mov r8, r8)
 800902a:	46bd      	mov	sp, r7
 800902c:	b006      	add	sp, #24
 800902e:	bd80      	pop	{r7, pc}

08009030 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b086      	sub	sp, #24
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	607a      	str	r2, [r7, #4]
 800903c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	6a1b      	ldr	r3, [r3, #32]
 8009048:	2210      	movs	r2, #16
 800904a:	4393      	bics	r3, r2
 800904c:	001a      	movs	r2, r3
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	699b      	ldr	r3, [r3, #24]
 8009056:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009058:	693b      	ldr	r3, [r7, #16]
 800905a:	4a14      	ldr	r2, [pc, #80]	@ (80090ac <TIM_TI2_SetConfig+0x7c>)
 800905c:	4013      	ands	r3, r2
 800905e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	021b      	lsls	r3, r3, #8
 8009064:	693a      	ldr	r2, [r7, #16]
 8009066:	4313      	orrs	r3, r2
 8009068:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800906a:	693b      	ldr	r3, [r7, #16]
 800906c:	4a10      	ldr	r2, [pc, #64]	@ (80090b0 <TIM_TI2_SetConfig+0x80>)
 800906e:	4013      	ands	r3, r2
 8009070:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	031b      	lsls	r3, r3, #12
 8009076:	041b      	lsls	r3, r3, #16
 8009078:	0c1b      	lsrs	r3, r3, #16
 800907a:	693a      	ldr	r2, [r7, #16]
 800907c:	4313      	orrs	r3, r2
 800907e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	22a0      	movs	r2, #160	@ 0xa0
 8009084:	4393      	bics	r3, r2
 8009086:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	011b      	lsls	r3, r3, #4
 800908c:	22a0      	movs	r2, #160	@ 0xa0
 800908e:	4013      	ands	r3, r2
 8009090:	697a      	ldr	r2, [r7, #20]
 8009092:	4313      	orrs	r3, r2
 8009094:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	693a      	ldr	r2, [r7, #16]
 800909a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	697a      	ldr	r2, [r7, #20]
 80090a0:	621a      	str	r2, [r3, #32]
}
 80090a2:	46c0      	nop			@ (mov r8, r8)
 80090a4:	46bd      	mov	sp, r7
 80090a6:	b006      	add	sp, #24
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	46c0      	nop			@ (mov r8, r8)
 80090ac:	fffffcff 	.word	0xfffffcff
 80090b0:	ffff0fff 	.word	0xffff0fff

080090b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b086      	sub	sp, #24
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	60f8      	str	r0, [r7, #12]
 80090bc:	60b9      	str	r1, [r7, #8]
 80090be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	6a1b      	ldr	r3, [r3, #32]
 80090c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	6a1b      	ldr	r3, [r3, #32]
 80090ca:	2210      	movs	r2, #16
 80090cc:	4393      	bics	r3, r2
 80090ce:	001a      	movs	r2, r3
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	699b      	ldr	r3, [r3, #24]
 80090d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	4a0d      	ldr	r2, [pc, #52]	@ (8009114 <TIM_TI2_ConfigInputStage+0x60>)
 80090de:	4013      	ands	r3, r2
 80090e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	031b      	lsls	r3, r3, #12
 80090e6:	693a      	ldr	r2, [r7, #16]
 80090e8:	4313      	orrs	r3, r2
 80090ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80090ec:	697b      	ldr	r3, [r7, #20]
 80090ee:	22a0      	movs	r2, #160	@ 0xa0
 80090f0:	4393      	bics	r3, r2
 80090f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	011b      	lsls	r3, r3, #4
 80090f8:	697a      	ldr	r2, [r7, #20]
 80090fa:	4313      	orrs	r3, r2
 80090fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	693a      	ldr	r2, [r7, #16]
 8009102:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	697a      	ldr	r2, [r7, #20]
 8009108:	621a      	str	r2, [r3, #32]
}
 800910a:	46c0      	nop			@ (mov r8, r8)
 800910c:	46bd      	mov	sp, r7
 800910e:	b006      	add	sp, #24
 8009110:	bd80      	pop	{r7, pc}
 8009112:	46c0      	nop			@ (mov r8, r8)
 8009114:	ffff0fff 	.word	0xffff0fff

08009118 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b086      	sub	sp, #24
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	607a      	str	r2, [r7, #4]
 8009124:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6a1b      	ldr	r3, [r3, #32]
 800912a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	6a1b      	ldr	r3, [r3, #32]
 8009130:	4a17      	ldr	r2, [pc, #92]	@ (8009190 <TIM_TI3_SetConfig+0x78>)
 8009132:	401a      	ands	r2, r3
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	69db      	ldr	r3, [r3, #28]
 800913c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800913e:	693b      	ldr	r3, [r7, #16]
 8009140:	2203      	movs	r2, #3
 8009142:	4393      	bics	r3, r2
 8009144:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009146:	693a      	ldr	r2, [r7, #16]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4313      	orrs	r3, r2
 800914c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	22f0      	movs	r2, #240	@ 0xf0
 8009152:	4393      	bics	r3, r2
 8009154:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	011b      	lsls	r3, r3, #4
 800915a:	22ff      	movs	r2, #255	@ 0xff
 800915c:	4013      	ands	r3, r2
 800915e:	693a      	ldr	r2, [r7, #16]
 8009160:	4313      	orrs	r3, r2
 8009162:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	4a0b      	ldr	r2, [pc, #44]	@ (8009194 <TIM_TI3_SetConfig+0x7c>)
 8009168:	4013      	ands	r3, r2
 800916a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	021a      	lsls	r2, r3, #8
 8009170:	23a0      	movs	r3, #160	@ 0xa0
 8009172:	011b      	lsls	r3, r3, #4
 8009174:	4013      	ands	r3, r2
 8009176:	697a      	ldr	r2, [r7, #20]
 8009178:	4313      	orrs	r3, r2
 800917a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	693a      	ldr	r2, [r7, #16]
 8009180:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	697a      	ldr	r2, [r7, #20]
 8009186:	621a      	str	r2, [r3, #32]
}
 8009188:	46c0      	nop			@ (mov r8, r8)
 800918a:	46bd      	mov	sp, r7
 800918c:	b006      	add	sp, #24
 800918e:	bd80      	pop	{r7, pc}
 8009190:	fffffeff 	.word	0xfffffeff
 8009194:	fffff5ff 	.word	0xfffff5ff

08009198 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b086      	sub	sp, #24
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	607a      	str	r2, [r7, #4]
 80091a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6a1b      	ldr	r3, [r3, #32]
 80091aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	6a1b      	ldr	r3, [r3, #32]
 80091b0:	4a18      	ldr	r2, [pc, #96]	@ (8009214 <TIM_TI4_SetConfig+0x7c>)
 80091b2:	401a      	ands	r2, r3
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	69db      	ldr	r3, [r3, #28]
 80091bc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	4a15      	ldr	r2, [pc, #84]	@ (8009218 <TIM_TI4_SetConfig+0x80>)
 80091c2:	4013      	ands	r3, r2
 80091c4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	021b      	lsls	r3, r3, #8
 80091ca:	693a      	ldr	r2, [r7, #16]
 80091cc:	4313      	orrs	r3, r2
 80091ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80091d0:	693b      	ldr	r3, [r7, #16]
 80091d2:	4a12      	ldr	r2, [pc, #72]	@ (800921c <TIM_TI4_SetConfig+0x84>)
 80091d4:	4013      	ands	r3, r2
 80091d6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	031b      	lsls	r3, r3, #12
 80091dc:	041b      	lsls	r3, r3, #16
 80091de:	0c1b      	lsrs	r3, r3, #16
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	4313      	orrs	r3, r2
 80091e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	4a0d      	ldr	r2, [pc, #52]	@ (8009220 <TIM_TI4_SetConfig+0x88>)
 80091ea:	4013      	ands	r3, r2
 80091ec:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	031a      	lsls	r2, r3, #12
 80091f2:	23a0      	movs	r3, #160	@ 0xa0
 80091f4:	021b      	lsls	r3, r3, #8
 80091f6:	4013      	ands	r3, r2
 80091f8:	697a      	ldr	r2, [r7, #20]
 80091fa:	4313      	orrs	r3, r2
 80091fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	693a      	ldr	r2, [r7, #16]
 8009202:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	697a      	ldr	r2, [r7, #20]
 8009208:	621a      	str	r2, [r3, #32]
}
 800920a:	46c0      	nop			@ (mov r8, r8)
 800920c:	46bd      	mov	sp, r7
 800920e:	b006      	add	sp, #24
 8009210:	bd80      	pop	{r7, pc}
 8009212:	46c0      	nop			@ (mov r8, r8)
 8009214:	ffffefff 	.word	0xffffefff
 8009218:	fffffcff 	.word	0xfffffcff
 800921c:	ffff0fff 	.word	0xffff0fff
 8009220:	ffff5fff 	.word	0xffff5fff

08009224 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	689b      	ldr	r3, [r3, #8]
 8009232:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	2270      	movs	r2, #112	@ 0x70
 8009238:	4393      	bics	r3, r2
 800923a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800923c:	683a      	ldr	r2, [r7, #0]
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	4313      	orrs	r3, r2
 8009242:	2207      	movs	r2, #7
 8009244:	4313      	orrs	r3, r2
 8009246:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	68fa      	ldr	r2, [r7, #12]
 800924c:	609a      	str	r2, [r3, #8]
}
 800924e:	46c0      	nop			@ (mov r8, r8)
 8009250:	46bd      	mov	sp, r7
 8009252:	b004      	add	sp, #16
 8009254:	bd80      	pop	{r7, pc}
	...

08009258 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b086      	sub	sp, #24
 800925c:	af00      	add	r7, sp, #0
 800925e:	60f8      	str	r0, [r7, #12]
 8009260:	60b9      	str	r1, [r7, #8]
 8009262:	607a      	str	r2, [r7, #4]
 8009264:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	4a09      	ldr	r2, [pc, #36]	@ (8009294 <TIM_ETR_SetConfig+0x3c>)
 8009270:	4013      	ands	r3, r2
 8009272:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	021a      	lsls	r2, r3, #8
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	431a      	orrs	r2, r3
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	4313      	orrs	r3, r2
 8009280:	697a      	ldr	r2, [r7, #20]
 8009282:	4313      	orrs	r3, r2
 8009284:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	697a      	ldr	r2, [r7, #20]
 800928a:	609a      	str	r2, [r3, #8]
}
 800928c:	46c0      	nop			@ (mov r8, r8)
 800928e:	46bd      	mov	sp, r7
 8009290:	b006      	add	sp, #24
 8009292:	bd80      	pop	{r7, pc}
 8009294:	ffff00ff 	.word	0xffff00ff

08009298 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	60f8      	str	r0, [r7, #12]
 80092a0:	60b9      	str	r1, [r7, #8]
 80092a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	221f      	movs	r2, #31
 80092a8:	4013      	ands	r3, r2
 80092aa:	2201      	movs	r2, #1
 80092ac:	409a      	lsls	r2, r3
 80092ae:	0013      	movs	r3, r2
 80092b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	6a1b      	ldr	r3, [r3, #32]
 80092b6:	697a      	ldr	r2, [r7, #20]
 80092b8:	43d2      	mvns	r2, r2
 80092ba:	401a      	ands	r2, r3
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6a1a      	ldr	r2, [r3, #32]
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	211f      	movs	r1, #31
 80092c8:	400b      	ands	r3, r1
 80092ca:	6879      	ldr	r1, [r7, #4]
 80092cc:	4099      	lsls	r1, r3
 80092ce:	000b      	movs	r3, r1
 80092d0:	431a      	orrs	r2, r3
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	621a      	str	r2, [r3, #32]
}
 80092d6:	46c0      	nop			@ (mov r8, r8)
 80092d8:	46bd      	mov	sp, r7
 80092da:	b006      	add	sp, #24
 80092dc:	bd80      	pop	{r7, pc}
	...

080092e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b084      	sub	sp, #16
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2238      	movs	r2, #56	@ 0x38
 80092ee:	5c9b      	ldrb	r3, [r3, r2]
 80092f0:	2b01      	cmp	r3, #1
 80092f2:	d101      	bne.n	80092f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80092f4:	2302      	movs	r3, #2
 80092f6:	e042      	b.n	800937e <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2238      	movs	r2, #56	@ 0x38
 80092fc:	2101      	movs	r1, #1
 80092fe:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2239      	movs	r2, #57	@ 0x39
 8009304:	2102      	movs	r1, #2
 8009306:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	685b      	ldr	r3, [r3, #4]
 800930e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	689b      	ldr	r3, [r3, #8]
 8009316:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2270      	movs	r2, #112	@ 0x70
 800931c:	4393      	bics	r3, r2
 800931e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	68fa      	ldr	r2, [r7, #12]
 8009326:	4313      	orrs	r3, r2
 8009328:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	68fa      	ldr	r2, [r7, #12]
 8009330:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	2380      	movs	r3, #128	@ 0x80
 8009338:	05db      	lsls	r3, r3, #23
 800933a:	429a      	cmp	r2, r3
 800933c:	d009      	beq.n	8009352 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	4a11      	ldr	r2, [pc, #68]	@ (8009388 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8009344:	4293      	cmp	r3, r2
 8009346:	d004      	beq.n	8009352 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a0f      	ldr	r2, [pc, #60]	@ (800938c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d10c      	bne.n	800936c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	2280      	movs	r2, #128	@ 0x80
 8009356:	4393      	bics	r3, r2
 8009358:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	685b      	ldr	r3, [r3, #4]
 800935e:	68ba      	ldr	r2, [r7, #8]
 8009360:	4313      	orrs	r3, r2
 8009362:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	68ba      	ldr	r2, [r7, #8]
 800936a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	2239      	movs	r2, #57	@ 0x39
 8009370:	2101      	movs	r1, #1
 8009372:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2238      	movs	r2, #56	@ 0x38
 8009378:	2100      	movs	r1, #0
 800937a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800937c:	2300      	movs	r3, #0
}
 800937e:	0018      	movs	r0, r3
 8009380:	46bd      	mov	sp, r7
 8009382:	b004      	add	sp, #16
 8009384:	bd80      	pop	{r7, pc}
 8009386:	46c0      	nop			@ (mov r8, r8)
 8009388:	40010800 	.word	0x40010800
 800938c:	40011400 	.word	0x40011400

08009390 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b082      	sub	sp, #8
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d101      	bne.n	80093a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800939e:	2301      	movs	r3, #1
 80093a0:	e044      	b.n	800942c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d107      	bne.n	80093ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2278      	movs	r2, #120	@ 0x78
 80093ae:	2100      	movs	r1, #0
 80093b0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	0018      	movs	r0, r3
 80093b6:	f7fb f8e9 	bl	800458c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2224      	movs	r2, #36	@ 0x24
 80093be:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	2101      	movs	r1, #1
 80093cc:	438a      	bics	r2, r1
 80093ce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d003      	beq.n	80093e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	0018      	movs	r0, r3
 80093dc:	f000 fab0 	bl	8009940 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	0018      	movs	r0, r3
 80093e4:	f000 f828 	bl	8009438 <UART_SetConfig>
 80093e8:	0003      	movs	r3, r0
 80093ea:	2b01      	cmp	r3, #1
 80093ec:	d101      	bne.n	80093f2 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e01c      	b.n	800942c <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	685a      	ldr	r2, [r3, #4]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	490d      	ldr	r1, [pc, #52]	@ (8009434 <HAL_UART_Init+0xa4>)
 80093fe:	400a      	ands	r2, r1
 8009400:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	689a      	ldr	r2, [r3, #8]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	212a      	movs	r1, #42	@ 0x2a
 800940e:	438a      	bics	r2, r1
 8009410:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	681a      	ldr	r2, [r3, #0]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	2101      	movs	r1, #1
 800941e:	430a      	orrs	r2, r1
 8009420:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	0018      	movs	r0, r3
 8009426:	f000 fb3f 	bl	8009aa8 <UART_CheckIdleState>
 800942a:	0003      	movs	r3, r0
}
 800942c:	0018      	movs	r0, r3
 800942e:	46bd      	mov	sp, r7
 8009430:	b002      	add	sp, #8
 8009432:	bd80      	pop	{r7, pc}
 8009434:	ffffb7ff 	.word	0xffffb7ff

08009438 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009438:	b5b0      	push	{r4, r5, r7, lr}
 800943a:	b08e      	sub	sp, #56	@ 0x38
 800943c:	af00      	add	r7, sp, #0
 800943e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009440:	231a      	movs	r3, #26
 8009442:	2218      	movs	r2, #24
 8009444:	189b      	adds	r3, r3, r2
 8009446:	19db      	adds	r3, r3, r7
 8009448:	2200      	movs	r2, #0
 800944a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800944c:	69fb      	ldr	r3, [r7, #28]
 800944e:	689a      	ldr	r2, [r3, #8]
 8009450:	69fb      	ldr	r3, [r7, #28]
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	431a      	orrs	r2, r3
 8009456:	69fb      	ldr	r3, [r7, #28]
 8009458:	695b      	ldr	r3, [r3, #20]
 800945a:	431a      	orrs	r2, r3
 800945c:	69fb      	ldr	r3, [r7, #28]
 800945e:	69db      	ldr	r3, [r3, #28]
 8009460:	4313      	orrs	r3, r2
 8009462:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009464:	69fb      	ldr	r3, [r7, #28]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4ac6      	ldr	r2, [pc, #792]	@ (8009784 <UART_SetConfig+0x34c>)
 800946c:	4013      	ands	r3, r2
 800946e:	0019      	movs	r1, r3
 8009470:	69fb      	ldr	r3, [r7, #28]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009476:	430a      	orrs	r2, r1
 8009478:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800947a:	69fb      	ldr	r3, [r7, #28]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	4ac1      	ldr	r2, [pc, #772]	@ (8009788 <UART_SetConfig+0x350>)
 8009482:	4013      	ands	r3, r2
 8009484:	0019      	movs	r1, r3
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	68da      	ldr	r2, [r3, #12]
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	430a      	orrs	r2, r1
 8009490:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009492:	69fb      	ldr	r3, [r7, #28]
 8009494:	699b      	ldr	r3, [r3, #24]
 8009496:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4abb      	ldr	r2, [pc, #748]	@ (800978c <UART_SetConfig+0x354>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d004      	beq.n	80094ac <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80094a2:	69fb      	ldr	r3, [r7, #28]
 80094a4:	6a1b      	ldr	r3, [r3, #32]
 80094a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80094a8:	4313      	orrs	r3, r2
 80094aa:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80094ac:	69fb      	ldr	r3, [r7, #28]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	689b      	ldr	r3, [r3, #8]
 80094b2:	4ab7      	ldr	r2, [pc, #732]	@ (8009790 <UART_SetConfig+0x358>)
 80094b4:	4013      	ands	r3, r2
 80094b6:	0019      	movs	r1, r3
 80094b8:	69fb      	ldr	r3, [r7, #28]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80094be:	430a      	orrs	r2, r1
 80094c0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80094c2:	69fb      	ldr	r3, [r7, #28]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	4ab3      	ldr	r2, [pc, #716]	@ (8009794 <UART_SetConfig+0x35c>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d131      	bne.n	8009530 <UART_SetConfig+0xf8>
 80094cc:	4bb2      	ldr	r3, [pc, #712]	@ (8009798 <UART_SetConfig+0x360>)
 80094ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80094d0:	2203      	movs	r2, #3
 80094d2:	4013      	ands	r3, r2
 80094d4:	2b03      	cmp	r3, #3
 80094d6:	d01d      	beq.n	8009514 <UART_SetConfig+0xdc>
 80094d8:	d823      	bhi.n	8009522 <UART_SetConfig+0xea>
 80094da:	2b02      	cmp	r3, #2
 80094dc:	d00c      	beq.n	80094f8 <UART_SetConfig+0xc0>
 80094de:	d820      	bhi.n	8009522 <UART_SetConfig+0xea>
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d002      	beq.n	80094ea <UART_SetConfig+0xb2>
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d00e      	beq.n	8009506 <UART_SetConfig+0xce>
 80094e8:	e01b      	b.n	8009522 <UART_SetConfig+0xea>
 80094ea:	231b      	movs	r3, #27
 80094ec:	2218      	movs	r2, #24
 80094ee:	189b      	adds	r3, r3, r2
 80094f0:	19db      	adds	r3, r3, r7
 80094f2:	2201      	movs	r2, #1
 80094f4:	701a      	strb	r2, [r3, #0]
 80094f6:	e09c      	b.n	8009632 <UART_SetConfig+0x1fa>
 80094f8:	231b      	movs	r3, #27
 80094fa:	2218      	movs	r2, #24
 80094fc:	189b      	adds	r3, r3, r2
 80094fe:	19db      	adds	r3, r3, r7
 8009500:	2202      	movs	r2, #2
 8009502:	701a      	strb	r2, [r3, #0]
 8009504:	e095      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009506:	231b      	movs	r3, #27
 8009508:	2218      	movs	r2, #24
 800950a:	189b      	adds	r3, r3, r2
 800950c:	19db      	adds	r3, r3, r7
 800950e:	2204      	movs	r2, #4
 8009510:	701a      	strb	r2, [r3, #0]
 8009512:	e08e      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009514:	231b      	movs	r3, #27
 8009516:	2218      	movs	r2, #24
 8009518:	189b      	adds	r3, r3, r2
 800951a:	19db      	adds	r3, r3, r7
 800951c:	2208      	movs	r2, #8
 800951e:	701a      	strb	r2, [r3, #0]
 8009520:	e087      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009522:	231b      	movs	r3, #27
 8009524:	2218      	movs	r2, #24
 8009526:	189b      	adds	r3, r3, r2
 8009528:	19db      	adds	r3, r3, r7
 800952a:	2210      	movs	r2, #16
 800952c:	701a      	strb	r2, [r3, #0]
 800952e:	e080      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009530:	69fb      	ldr	r3, [r7, #28]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	4a99      	ldr	r2, [pc, #612]	@ (800979c <UART_SetConfig+0x364>)
 8009536:	4293      	cmp	r3, r2
 8009538:	d131      	bne.n	800959e <UART_SetConfig+0x166>
 800953a:	4b97      	ldr	r3, [pc, #604]	@ (8009798 <UART_SetConfig+0x360>)
 800953c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800953e:	220c      	movs	r2, #12
 8009540:	4013      	ands	r3, r2
 8009542:	2b0c      	cmp	r3, #12
 8009544:	d01d      	beq.n	8009582 <UART_SetConfig+0x14a>
 8009546:	d823      	bhi.n	8009590 <UART_SetConfig+0x158>
 8009548:	2b08      	cmp	r3, #8
 800954a:	d00c      	beq.n	8009566 <UART_SetConfig+0x12e>
 800954c:	d820      	bhi.n	8009590 <UART_SetConfig+0x158>
 800954e:	2b00      	cmp	r3, #0
 8009550:	d002      	beq.n	8009558 <UART_SetConfig+0x120>
 8009552:	2b04      	cmp	r3, #4
 8009554:	d00e      	beq.n	8009574 <UART_SetConfig+0x13c>
 8009556:	e01b      	b.n	8009590 <UART_SetConfig+0x158>
 8009558:	231b      	movs	r3, #27
 800955a:	2218      	movs	r2, #24
 800955c:	189b      	adds	r3, r3, r2
 800955e:	19db      	adds	r3, r3, r7
 8009560:	2200      	movs	r2, #0
 8009562:	701a      	strb	r2, [r3, #0]
 8009564:	e065      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009566:	231b      	movs	r3, #27
 8009568:	2218      	movs	r2, #24
 800956a:	189b      	adds	r3, r3, r2
 800956c:	19db      	adds	r3, r3, r7
 800956e:	2202      	movs	r2, #2
 8009570:	701a      	strb	r2, [r3, #0]
 8009572:	e05e      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009574:	231b      	movs	r3, #27
 8009576:	2218      	movs	r2, #24
 8009578:	189b      	adds	r3, r3, r2
 800957a:	19db      	adds	r3, r3, r7
 800957c:	2204      	movs	r2, #4
 800957e:	701a      	strb	r2, [r3, #0]
 8009580:	e057      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009582:	231b      	movs	r3, #27
 8009584:	2218      	movs	r2, #24
 8009586:	189b      	adds	r3, r3, r2
 8009588:	19db      	adds	r3, r3, r7
 800958a:	2208      	movs	r2, #8
 800958c:	701a      	strb	r2, [r3, #0]
 800958e:	e050      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009590:	231b      	movs	r3, #27
 8009592:	2218      	movs	r2, #24
 8009594:	189b      	adds	r3, r3, r2
 8009596:	19db      	adds	r3, r3, r7
 8009598:	2210      	movs	r2, #16
 800959a:	701a      	strb	r2, [r3, #0]
 800959c:	e049      	b.n	8009632 <UART_SetConfig+0x1fa>
 800959e:	69fb      	ldr	r3, [r7, #28]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a7a      	ldr	r2, [pc, #488]	@ (800978c <UART_SetConfig+0x354>)
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d13e      	bne.n	8009626 <UART_SetConfig+0x1ee>
 80095a8:	4b7b      	ldr	r3, [pc, #492]	@ (8009798 <UART_SetConfig+0x360>)
 80095aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80095ac:	23c0      	movs	r3, #192	@ 0xc0
 80095ae:	011b      	lsls	r3, r3, #4
 80095b0:	4013      	ands	r3, r2
 80095b2:	22c0      	movs	r2, #192	@ 0xc0
 80095b4:	0112      	lsls	r2, r2, #4
 80095b6:	4293      	cmp	r3, r2
 80095b8:	d027      	beq.n	800960a <UART_SetConfig+0x1d2>
 80095ba:	22c0      	movs	r2, #192	@ 0xc0
 80095bc:	0112      	lsls	r2, r2, #4
 80095be:	4293      	cmp	r3, r2
 80095c0:	d82a      	bhi.n	8009618 <UART_SetConfig+0x1e0>
 80095c2:	2280      	movs	r2, #128	@ 0x80
 80095c4:	0112      	lsls	r2, r2, #4
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d011      	beq.n	80095ee <UART_SetConfig+0x1b6>
 80095ca:	2280      	movs	r2, #128	@ 0x80
 80095cc:	0112      	lsls	r2, r2, #4
 80095ce:	4293      	cmp	r3, r2
 80095d0:	d822      	bhi.n	8009618 <UART_SetConfig+0x1e0>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d004      	beq.n	80095e0 <UART_SetConfig+0x1a8>
 80095d6:	2280      	movs	r2, #128	@ 0x80
 80095d8:	00d2      	lsls	r2, r2, #3
 80095da:	4293      	cmp	r3, r2
 80095dc:	d00e      	beq.n	80095fc <UART_SetConfig+0x1c4>
 80095de:	e01b      	b.n	8009618 <UART_SetConfig+0x1e0>
 80095e0:	231b      	movs	r3, #27
 80095e2:	2218      	movs	r2, #24
 80095e4:	189b      	adds	r3, r3, r2
 80095e6:	19db      	adds	r3, r3, r7
 80095e8:	2200      	movs	r2, #0
 80095ea:	701a      	strb	r2, [r3, #0]
 80095ec:	e021      	b.n	8009632 <UART_SetConfig+0x1fa>
 80095ee:	231b      	movs	r3, #27
 80095f0:	2218      	movs	r2, #24
 80095f2:	189b      	adds	r3, r3, r2
 80095f4:	19db      	adds	r3, r3, r7
 80095f6:	2202      	movs	r2, #2
 80095f8:	701a      	strb	r2, [r3, #0]
 80095fa:	e01a      	b.n	8009632 <UART_SetConfig+0x1fa>
 80095fc:	231b      	movs	r3, #27
 80095fe:	2218      	movs	r2, #24
 8009600:	189b      	adds	r3, r3, r2
 8009602:	19db      	adds	r3, r3, r7
 8009604:	2204      	movs	r2, #4
 8009606:	701a      	strb	r2, [r3, #0]
 8009608:	e013      	b.n	8009632 <UART_SetConfig+0x1fa>
 800960a:	231b      	movs	r3, #27
 800960c:	2218      	movs	r2, #24
 800960e:	189b      	adds	r3, r3, r2
 8009610:	19db      	adds	r3, r3, r7
 8009612:	2208      	movs	r2, #8
 8009614:	701a      	strb	r2, [r3, #0]
 8009616:	e00c      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009618:	231b      	movs	r3, #27
 800961a:	2218      	movs	r2, #24
 800961c:	189b      	adds	r3, r3, r2
 800961e:	19db      	adds	r3, r3, r7
 8009620:	2210      	movs	r2, #16
 8009622:	701a      	strb	r2, [r3, #0]
 8009624:	e005      	b.n	8009632 <UART_SetConfig+0x1fa>
 8009626:	231b      	movs	r3, #27
 8009628:	2218      	movs	r2, #24
 800962a:	189b      	adds	r3, r3, r2
 800962c:	19db      	adds	r3, r3, r7
 800962e:	2210      	movs	r2, #16
 8009630:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009632:	69fb      	ldr	r3, [r7, #28]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a55      	ldr	r2, [pc, #340]	@ (800978c <UART_SetConfig+0x354>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d000      	beq.n	800963e <UART_SetConfig+0x206>
 800963c:	e084      	b.n	8009748 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800963e:	231b      	movs	r3, #27
 8009640:	2218      	movs	r2, #24
 8009642:	189b      	adds	r3, r3, r2
 8009644:	19db      	adds	r3, r3, r7
 8009646:	781b      	ldrb	r3, [r3, #0]
 8009648:	2b08      	cmp	r3, #8
 800964a:	d01d      	beq.n	8009688 <UART_SetConfig+0x250>
 800964c:	dc20      	bgt.n	8009690 <UART_SetConfig+0x258>
 800964e:	2b04      	cmp	r3, #4
 8009650:	d015      	beq.n	800967e <UART_SetConfig+0x246>
 8009652:	dc1d      	bgt.n	8009690 <UART_SetConfig+0x258>
 8009654:	2b00      	cmp	r3, #0
 8009656:	d002      	beq.n	800965e <UART_SetConfig+0x226>
 8009658:	2b02      	cmp	r3, #2
 800965a:	d005      	beq.n	8009668 <UART_SetConfig+0x230>
 800965c:	e018      	b.n	8009690 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800965e:	f7fe f839 	bl	80076d4 <HAL_RCC_GetPCLK1Freq>
 8009662:	0003      	movs	r3, r0
 8009664:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009666:	e01c      	b.n	80096a2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009668:	4b4b      	ldr	r3, [pc, #300]	@ (8009798 <UART_SetConfig+0x360>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2210      	movs	r2, #16
 800966e:	4013      	ands	r3, r2
 8009670:	d002      	beq.n	8009678 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009672:	4b4b      	ldr	r3, [pc, #300]	@ (80097a0 <UART_SetConfig+0x368>)
 8009674:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009676:	e014      	b.n	80096a2 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8009678:	4b4a      	ldr	r3, [pc, #296]	@ (80097a4 <UART_SetConfig+0x36c>)
 800967a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800967c:	e011      	b.n	80096a2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800967e:	f7fd ff99 	bl	80075b4 <HAL_RCC_GetSysClockFreq>
 8009682:	0003      	movs	r3, r0
 8009684:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009686:	e00c      	b.n	80096a2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009688:	2380      	movs	r3, #128	@ 0x80
 800968a:	021b      	lsls	r3, r3, #8
 800968c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800968e:	e008      	b.n	80096a2 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8009690:	2300      	movs	r3, #0
 8009692:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8009694:	231a      	movs	r3, #26
 8009696:	2218      	movs	r2, #24
 8009698:	189b      	adds	r3, r3, r2
 800969a:	19db      	adds	r3, r3, r7
 800969c:	2201      	movs	r2, #1
 800969e:	701a      	strb	r2, [r3, #0]
        break;
 80096a0:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80096a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d100      	bne.n	80096aa <UART_SetConfig+0x272>
 80096a8:	e132      	b.n	8009910 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80096aa:	69fb      	ldr	r3, [r7, #28]
 80096ac:	685a      	ldr	r2, [r3, #4]
 80096ae:	0013      	movs	r3, r2
 80096b0:	005b      	lsls	r3, r3, #1
 80096b2:	189b      	adds	r3, r3, r2
 80096b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d305      	bcc.n	80096c6 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 80096ba:	69fb      	ldr	r3, [r7, #28]
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80096c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d906      	bls.n	80096d4 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 80096c6:	231a      	movs	r3, #26
 80096c8:	2218      	movs	r2, #24
 80096ca:	189b      	adds	r3, r3, r2
 80096cc:	19db      	adds	r3, r3, r7
 80096ce:	2201      	movs	r2, #1
 80096d0:	701a      	strb	r2, [r3, #0]
 80096d2:	e11d      	b.n	8009910 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80096d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d6:	613b      	str	r3, [r7, #16]
 80096d8:	2300      	movs	r3, #0
 80096da:	617b      	str	r3, [r7, #20]
 80096dc:	6939      	ldr	r1, [r7, #16]
 80096de:	697a      	ldr	r2, [r7, #20]
 80096e0:	000b      	movs	r3, r1
 80096e2:	0e1b      	lsrs	r3, r3, #24
 80096e4:	0010      	movs	r0, r2
 80096e6:	0205      	lsls	r5, r0, #8
 80096e8:	431d      	orrs	r5, r3
 80096ea:	000b      	movs	r3, r1
 80096ec:	021c      	lsls	r4, r3, #8
 80096ee:	69fb      	ldr	r3, [r7, #28]
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	085b      	lsrs	r3, r3, #1
 80096f4:	60bb      	str	r3, [r7, #8]
 80096f6:	2300      	movs	r3, #0
 80096f8:	60fb      	str	r3, [r7, #12]
 80096fa:	68b8      	ldr	r0, [r7, #8]
 80096fc:	68f9      	ldr	r1, [r7, #12]
 80096fe:	1900      	adds	r0, r0, r4
 8009700:	4169      	adcs	r1, r5
 8009702:	69fb      	ldr	r3, [r7, #28]
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	603b      	str	r3, [r7, #0]
 8009708:	2300      	movs	r3, #0
 800970a:	607b      	str	r3, [r7, #4]
 800970c:	683a      	ldr	r2, [r7, #0]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f7f6 ff04 	bl	800051c <__aeabi_uldivmod>
 8009714:	0002      	movs	r2, r0
 8009716:	000b      	movs	r3, r1
 8009718:	0013      	movs	r3, r2
 800971a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800971c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800971e:	23c0      	movs	r3, #192	@ 0xc0
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	429a      	cmp	r2, r3
 8009724:	d309      	bcc.n	800973a <UART_SetConfig+0x302>
 8009726:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009728:	2380      	movs	r3, #128	@ 0x80
 800972a:	035b      	lsls	r3, r3, #13
 800972c:	429a      	cmp	r2, r3
 800972e:	d204      	bcs.n	800973a <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8009730:	69fb      	ldr	r3, [r7, #28]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009736:	60da      	str	r2, [r3, #12]
 8009738:	e0ea      	b.n	8009910 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 800973a:	231a      	movs	r3, #26
 800973c:	2218      	movs	r2, #24
 800973e:	189b      	adds	r3, r3, r2
 8009740:	19db      	adds	r3, r3, r7
 8009742:	2201      	movs	r2, #1
 8009744:	701a      	strb	r2, [r3, #0]
 8009746:	e0e3      	b.n	8009910 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009748:	69fb      	ldr	r3, [r7, #28]
 800974a:	69da      	ldr	r2, [r3, #28]
 800974c:	2380      	movs	r3, #128	@ 0x80
 800974e:	021b      	lsls	r3, r3, #8
 8009750:	429a      	cmp	r2, r3
 8009752:	d000      	beq.n	8009756 <UART_SetConfig+0x31e>
 8009754:	e085      	b.n	8009862 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8009756:	231b      	movs	r3, #27
 8009758:	2218      	movs	r2, #24
 800975a:	189b      	adds	r3, r3, r2
 800975c:	19db      	adds	r3, r3, r7
 800975e:	781b      	ldrb	r3, [r3, #0]
 8009760:	2b08      	cmp	r3, #8
 8009762:	d837      	bhi.n	80097d4 <UART_SetConfig+0x39c>
 8009764:	009a      	lsls	r2, r3, #2
 8009766:	4b10      	ldr	r3, [pc, #64]	@ (80097a8 <UART_SetConfig+0x370>)
 8009768:	18d3      	adds	r3, r2, r3
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800976e:	f7fd ffb1 	bl	80076d4 <HAL_RCC_GetPCLK1Freq>
 8009772:	0003      	movs	r3, r0
 8009774:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009776:	e036      	b.n	80097e6 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009778:	f7fd ffc2 	bl	8007700 <HAL_RCC_GetPCLK2Freq>
 800977c:	0003      	movs	r3, r0
 800977e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009780:	e031      	b.n	80097e6 <UART_SetConfig+0x3ae>
 8009782:	46c0      	nop			@ (mov r8, r8)
 8009784:	efff69f3 	.word	0xefff69f3
 8009788:	ffffcfff 	.word	0xffffcfff
 800978c:	40004800 	.word	0x40004800
 8009790:	fffff4ff 	.word	0xfffff4ff
 8009794:	40013800 	.word	0x40013800
 8009798:	40021000 	.word	0x40021000
 800979c:	40004400 	.word	0x40004400
 80097a0:	003d0900 	.word	0x003d0900
 80097a4:	00f42400 	.word	0x00f42400
 80097a8:	0800c8f0 	.word	0x0800c8f0
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80097ac:	4b60      	ldr	r3, [pc, #384]	@ (8009930 <UART_SetConfig+0x4f8>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	2210      	movs	r2, #16
 80097b2:	4013      	ands	r3, r2
 80097b4:	d002      	beq.n	80097bc <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80097b6:	4b5f      	ldr	r3, [pc, #380]	@ (8009934 <UART_SetConfig+0x4fc>)
 80097b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80097ba:	e014      	b.n	80097e6 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 80097bc:	4b5e      	ldr	r3, [pc, #376]	@ (8009938 <UART_SetConfig+0x500>)
 80097be:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80097c0:	e011      	b.n	80097e6 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097c2:	f7fd fef7 	bl	80075b4 <HAL_RCC_GetSysClockFreq>
 80097c6:	0003      	movs	r3, r0
 80097c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80097ca:	e00c      	b.n	80097e6 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097cc:	2380      	movs	r3, #128	@ 0x80
 80097ce:	021b      	lsls	r3, r3, #8
 80097d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80097d2:	e008      	b.n	80097e6 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 80097d4:	2300      	movs	r3, #0
 80097d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80097d8:	231a      	movs	r3, #26
 80097da:	2218      	movs	r2, #24
 80097dc:	189b      	adds	r3, r3, r2
 80097de:	19db      	adds	r3, r3, r7
 80097e0:	2201      	movs	r2, #1
 80097e2:	701a      	strb	r2, [r3, #0]
        break;
 80097e4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80097e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d100      	bne.n	80097ee <UART_SetConfig+0x3b6>
 80097ec:	e090      	b.n	8009910 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80097ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097f0:	005a      	lsls	r2, r3, #1
 80097f2:	69fb      	ldr	r3, [r7, #28]
 80097f4:	685b      	ldr	r3, [r3, #4]
 80097f6:	085b      	lsrs	r3, r3, #1
 80097f8:	18d2      	adds	r2, r2, r3
 80097fa:	69fb      	ldr	r3, [r7, #28]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	0019      	movs	r1, r3
 8009800:	0010      	movs	r0, r2
 8009802:	f7f6 fc9d 	bl	8000140 <__udivsi3>
 8009806:	0003      	movs	r3, r0
 8009808:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800980a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800980c:	2b0f      	cmp	r3, #15
 800980e:	d921      	bls.n	8009854 <UART_SetConfig+0x41c>
 8009810:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009812:	2380      	movs	r3, #128	@ 0x80
 8009814:	025b      	lsls	r3, r3, #9
 8009816:	429a      	cmp	r2, r3
 8009818:	d21c      	bcs.n	8009854 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	b29a      	uxth	r2, r3
 800981e:	200e      	movs	r0, #14
 8009820:	2418      	movs	r4, #24
 8009822:	1903      	adds	r3, r0, r4
 8009824:	19db      	adds	r3, r3, r7
 8009826:	210f      	movs	r1, #15
 8009828:	438a      	bics	r2, r1
 800982a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800982c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800982e:	085b      	lsrs	r3, r3, #1
 8009830:	b29b      	uxth	r3, r3
 8009832:	2207      	movs	r2, #7
 8009834:	4013      	ands	r3, r2
 8009836:	b299      	uxth	r1, r3
 8009838:	1903      	adds	r3, r0, r4
 800983a:	19db      	adds	r3, r3, r7
 800983c:	1902      	adds	r2, r0, r4
 800983e:	19d2      	adds	r2, r2, r7
 8009840:	8812      	ldrh	r2, [r2, #0]
 8009842:	430a      	orrs	r2, r1
 8009844:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	1902      	adds	r2, r0, r4
 800984c:	19d2      	adds	r2, r2, r7
 800984e:	8812      	ldrh	r2, [r2, #0]
 8009850:	60da      	str	r2, [r3, #12]
 8009852:	e05d      	b.n	8009910 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8009854:	231a      	movs	r3, #26
 8009856:	2218      	movs	r2, #24
 8009858:	189b      	adds	r3, r3, r2
 800985a:	19db      	adds	r3, r3, r7
 800985c:	2201      	movs	r2, #1
 800985e:	701a      	strb	r2, [r3, #0]
 8009860:	e056      	b.n	8009910 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009862:	231b      	movs	r3, #27
 8009864:	2218      	movs	r2, #24
 8009866:	189b      	adds	r3, r3, r2
 8009868:	19db      	adds	r3, r3, r7
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	2b08      	cmp	r3, #8
 800986e:	d822      	bhi.n	80098b6 <UART_SetConfig+0x47e>
 8009870:	009a      	lsls	r2, r3, #2
 8009872:	4b32      	ldr	r3, [pc, #200]	@ (800993c <UART_SetConfig+0x504>)
 8009874:	18d3      	adds	r3, r2, r3
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800987a:	f7fd ff2b 	bl	80076d4 <HAL_RCC_GetPCLK1Freq>
 800987e:	0003      	movs	r3, r0
 8009880:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009882:	e021      	b.n	80098c8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009884:	f7fd ff3c 	bl	8007700 <HAL_RCC_GetPCLK2Freq>
 8009888:	0003      	movs	r3, r0
 800988a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800988c:	e01c      	b.n	80098c8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800988e:	4b28      	ldr	r3, [pc, #160]	@ (8009930 <UART_SetConfig+0x4f8>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	2210      	movs	r2, #16
 8009894:	4013      	ands	r3, r2
 8009896:	d002      	beq.n	800989e <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009898:	4b26      	ldr	r3, [pc, #152]	@ (8009934 <UART_SetConfig+0x4fc>)
 800989a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800989c:	e014      	b.n	80098c8 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 800989e:	4b26      	ldr	r3, [pc, #152]	@ (8009938 <UART_SetConfig+0x500>)
 80098a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80098a2:	e011      	b.n	80098c8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80098a4:	f7fd fe86 	bl	80075b4 <HAL_RCC_GetSysClockFreq>
 80098a8:	0003      	movs	r3, r0
 80098aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80098ac:	e00c      	b.n	80098c8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80098ae:	2380      	movs	r3, #128	@ 0x80
 80098b0:	021b      	lsls	r3, r3, #8
 80098b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80098b4:	e008      	b.n	80098c8 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80098b6:	2300      	movs	r3, #0
 80098b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80098ba:	231a      	movs	r3, #26
 80098bc:	2218      	movs	r2, #24
 80098be:	189b      	adds	r3, r3, r2
 80098c0:	19db      	adds	r3, r3, r7
 80098c2:	2201      	movs	r2, #1
 80098c4:	701a      	strb	r2, [r3, #0]
        break;
 80098c6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80098c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d020      	beq.n	8009910 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80098ce:	69fb      	ldr	r3, [r7, #28]
 80098d0:	685b      	ldr	r3, [r3, #4]
 80098d2:	085a      	lsrs	r2, r3, #1
 80098d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098d6:	18d2      	adds	r2, r2, r3
 80098d8:	69fb      	ldr	r3, [r7, #28]
 80098da:	685b      	ldr	r3, [r3, #4]
 80098dc:	0019      	movs	r1, r3
 80098de:	0010      	movs	r0, r2
 80098e0:	f7f6 fc2e 	bl	8000140 <__udivsi3>
 80098e4:	0003      	movs	r3, r0
 80098e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ea:	2b0f      	cmp	r3, #15
 80098ec:	d90a      	bls.n	8009904 <UART_SetConfig+0x4cc>
 80098ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80098f0:	2380      	movs	r3, #128	@ 0x80
 80098f2:	025b      	lsls	r3, r3, #9
 80098f4:	429a      	cmp	r2, r3
 80098f6:	d205      	bcs.n	8009904 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80098f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098fa:	b29a      	uxth	r2, r3
 80098fc:	69fb      	ldr	r3, [r7, #28]
 80098fe:	681b      	ldr	r3, [r3, #0]
 8009900:	60da      	str	r2, [r3, #12]
 8009902:	e005      	b.n	8009910 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8009904:	231a      	movs	r3, #26
 8009906:	2218      	movs	r2, #24
 8009908:	189b      	adds	r3, r3, r2
 800990a:	19db      	adds	r3, r3, r7
 800990c:	2201      	movs	r2, #1
 800990e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	2200      	movs	r2, #0
 8009914:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	2200      	movs	r2, #0
 800991a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800991c:	231a      	movs	r3, #26
 800991e:	2218      	movs	r2, #24
 8009920:	189b      	adds	r3, r3, r2
 8009922:	19db      	adds	r3, r3, r7
 8009924:	781b      	ldrb	r3, [r3, #0]
}
 8009926:	0018      	movs	r0, r3
 8009928:	46bd      	mov	sp, r7
 800992a:	b00e      	add	sp, #56	@ 0x38
 800992c:	bdb0      	pop	{r4, r5, r7, pc}
 800992e:	46c0      	nop			@ (mov r8, r8)
 8009930:	40021000 	.word	0x40021000
 8009934:	003d0900 	.word	0x003d0900
 8009938:	00f42400 	.word	0x00f42400
 800993c:	0800c914 	.word	0x0800c914

08009940 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b082      	sub	sp, #8
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994c:	2208      	movs	r2, #8
 800994e:	4013      	ands	r3, r2
 8009950:	d00b      	beq.n	800996a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	4a4a      	ldr	r2, [pc, #296]	@ (8009a84 <UART_AdvFeatureConfig+0x144>)
 800995a:	4013      	ands	r3, r2
 800995c:	0019      	movs	r1, r3
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	430a      	orrs	r2, r1
 8009968:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800996e:	2201      	movs	r2, #1
 8009970:	4013      	ands	r3, r2
 8009972:	d00b      	beq.n	800998c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	685b      	ldr	r3, [r3, #4]
 800997a:	4a43      	ldr	r2, [pc, #268]	@ (8009a88 <UART_AdvFeatureConfig+0x148>)
 800997c:	4013      	ands	r3, r2
 800997e:	0019      	movs	r1, r3
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	430a      	orrs	r2, r1
 800998a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009990:	2202      	movs	r2, #2
 8009992:	4013      	ands	r3, r2
 8009994:	d00b      	beq.n	80099ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	4a3b      	ldr	r2, [pc, #236]	@ (8009a8c <UART_AdvFeatureConfig+0x14c>)
 800999e:	4013      	ands	r3, r2
 80099a0:	0019      	movs	r1, r3
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	430a      	orrs	r2, r1
 80099ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099b2:	2204      	movs	r2, #4
 80099b4:	4013      	ands	r3, r2
 80099b6:	d00b      	beq.n	80099d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	685b      	ldr	r3, [r3, #4]
 80099be:	4a34      	ldr	r2, [pc, #208]	@ (8009a90 <UART_AdvFeatureConfig+0x150>)
 80099c0:	4013      	ands	r3, r2
 80099c2:	0019      	movs	r1, r3
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	430a      	orrs	r2, r1
 80099ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099d4:	2210      	movs	r2, #16
 80099d6:	4013      	ands	r3, r2
 80099d8:	d00b      	beq.n	80099f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	689b      	ldr	r3, [r3, #8]
 80099e0:	4a2c      	ldr	r2, [pc, #176]	@ (8009a94 <UART_AdvFeatureConfig+0x154>)
 80099e2:	4013      	ands	r3, r2
 80099e4:	0019      	movs	r1, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	430a      	orrs	r2, r1
 80099f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099f6:	2220      	movs	r2, #32
 80099f8:	4013      	ands	r3, r2
 80099fa:	d00b      	beq.n	8009a14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	689b      	ldr	r3, [r3, #8]
 8009a02:	4a25      	ldr	r2, [pc, #148]	@ (8009a98 <UART_AdvFeatureConfig+0x158>)
 8009a04:	4013      	ands	r3, r2
 8009a06:	0019      	movs	r1, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	430a      	orrs	r2, r1
 8009a12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a18:	2240      	movs	r2, #64	@ 0x40
 8009a1a:	4013      	ands	r3, r2
 8009a1c:	d01d      	beq.n	8009a5a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	4a1d      	ldr	r2, [pc, #116]	@ (8009a9c <UART_AdvFeatureConfig+0x15c>)
 8009a26:	4013      	ands	r3, r2
 8009a28:	0019      	movs	r1, r3
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	430a      	orrs	r2, r1
 8009a34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009a3a:	2380      	movs	r3, #128	@ 0x80
 8009a3c:	035b      	lsls	r3, r3, #13
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d10b      	bne.n	8009a5a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	685b      	ldr	r3, [r3, #4]
 8009a48:	4a15      	ldr	r2, [pc, #84]	@ (8009aa0 <UART_AdvFeatureConfig+0x160>)
 8009a4a:	4013      	ands	r3, r2
 8009a4c:	0019      	movs	r1, r3
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	430a      	orrs	r2, r1
 8009a58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a5e:	2280      	movs	r2, #128	@ 0x80
 8009a60:	4013      	ands	r3, r2
 8009a62:	d00b      	beq.n	8009a7c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	4a0e      	ldr	r2, [pc, #56]	@ (8009aa4 <UART_AdvFeatureConfig+0x164>)
 8009a6c:	4013      	ands	r3, r2
 8009a6e:	0019      	movs	r1, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	430a      	orrs	r2, r1
 8009a7a:	605a      	str	r2, [r3, #4]
  }
}
 8009a7c:	46c0      	nop			@ (mov r8, r8)
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	b002      	add	sp, #8
 8009a82:	bd80      	pop	{r7, pc}
 8009a84:	ffff7fff 	.word	0xffff7fff
 8009a88:	fffdffff 	.word	0xfffdffff
 8009a8c:	fffeffff 	.word	0xfffeffff
 8009a90:	fffbffff 	.word	0xfffbffff
 8009a94:	ffffefff 	.word	0xffffefff
 8009a98:	ffffdfff 	.word	0xffffdfff
 8009a9c:	ffefffff 	.word	0xffefffff
 8009aa0:	ff9fffff 	.word	0xff9fffff
 8009aa4:	fff7ffff 	.word	0xfff7ffff

08009aa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b092      	sub	sp, #72	@ 0x48
 8009aac:	af02      	add	r7, sp, #8
 8009aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	2284      	movs	r2, #132	@ 0x84
 8009ab4:	2100      	movs	r1, #0
 8009ab6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009ab8:	f7fa ff62 	bl	8004980 <HAL_GetTick>
 8009abc:	0003      	movs	r3, r0
 8009abe:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2208      	movs	r2, #8
 8009ac8:	4013      	ands	r3, r2
 8009aca:	2b08      	cmp	r3, #8
 8009acc:	d12c      	bne.n	8009b28 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ad0:	2280      	movs	r2, #128	@ 0x80
 8009ad2:	0391      	lsls	r1, r2, #14
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	4a46      	ldr	r2, [pc, #280]	@ (8009bf0 <UART_CheckIdleState+0x148>)
 8009ad8:	9200      	str	r2, [sp, #0]
 8009ada:	2200      	movs	r2, #0
 8009adc:	f000 f88c 	bl	8009bf8 <UART_WaitOnFlagUntilTimeout>
 8009ae0:	1e03      	subs	r3, r0, #0
 8009ae2:	d021      	beq.n	8009b28 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ae4:	f3ef 8310 	mrs	r3, PRIMASK
 8009ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009aec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009aee:	2301      	movs	r3, #1
 8009af0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af4:	f383 8810 	msr	PRIMASK, r3
}
 8009af8:	46c0      	nop			@ (mov r8, r8)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	681a      	ldr	r2, [r3, #0]
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	2180      	movs	r1, #128	@ 0x80
 8009b06:	438a      	bics	r2, r1
 8009b08:	601a      	str	r2, [r3, #0]
 8009b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b10:	f383 8810 	msr	PRIMASK, r3
}
 8009b14:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2220      	movs	r2, #32
 8009b1a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2278      	movs	r2, #120	@ 0x78
 8009b20:	2100      	movs	r1, #0
 8009b22:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b24:	2303      	movs	r3, #3
 8009b26:	e05f      	b.n	8009be8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2204      	movs	r2, #4
 8009b30:	4013      	ands	r3, r2
 8009b32:	2b04      	cmp	r3, #4
 8009b34:	d146      	bne.n	8009bc4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b38:	2280      	movs	r2, #128	@ 0x80
 8009b3a:	03d1      	lsls	r1, r2, #15
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	4a2c      	ldr	r2, [pc, #176]	@ (8009bf0 <UART_CheckIdleState+0x148>)
 8009b40:	9200      	str	r2, [sp, #0]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f000 f858 	bl	8009bf8 <UART_WaitOnFlagUntilTimeout>
 8009b48:	1e03      	subs	r3, r0, #0
 8009b4a:	d03b      	beq.n	8009bc4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8009b50:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b52:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b54:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b56:	2301      	movs	r3, #1
 8009b58:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	f383 8810 	msr	PRIMASK, r3
}
 8009b60:	46c0      	nop			@ (mov r8, r8)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4921      	ldr	r1, [pc, #132]	@ (8009bf4 <UART_CheckIdleState+0x14c>)
 8009b6e:	400a      	ands	r2, r1
 8009b70:	601a      	str	r2, [r3, #0]
 8009b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b74:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	f383 8810 	msr	PRIMASK, r3
}
 8009b7c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8009b82:	61bb      	str	r3, [r7, #24]
  return(result);
 8009b84:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b86:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b88:	2301      	movs	r3, #1
 8009b8a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	f383 8810 	msr	PRIMASK, r3
}
 8009b92:	46c0      	nop			@ (mov r8, r8)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	689a      	ldr	r2, [r3, #8]
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2101      	movs	r1, #1
 8009ba0:	438a      	bics	r2, r1
 8009ba2:	609a      	str	r2, [r3, #8]
 8009ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ba8:	6a3b      	ldr	r3, [r7, #32]
 8009baa:	f383 8810 	msr	PRIMASK, r3
}
 8009bae:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2280      	movs	r2, #128	@ 0x80
 8009bb4:	2120      	movs	r1, #32
 8009bb6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2278      	movs	r2, #120	@ 0x78
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009bc0:	2303      	movs	r3, #3
 8009bc2:	e011      	b.n	8009be8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2220      	movs	r2, #32
 8009bc8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2280      	movs	r2, #128	@ 0x80
 8009bce:	2120      	movs	r1, #32
 8009bd0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2278      	movs	r2, #120	@ 0x78
 8009be2:	2100      	movs	r1, #0
 8009be4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009be6:	2300      	movs	r3, #0
}
 8009be8:	0018      	movs	r0, r3
 8009bea:	46bd      	mov	sp, r7
 8009bec:	b010      	add	sp, #64	@ 0x40
 8009bee:	bd80      	pop	{r7, pc}
 8009bf0:	01ffffff 	.word	0x01ffffff
 8009bf4:	fffffedf 	.word	0xfffffedf

08009bf8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b084      	sub	sp, #16
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	603b      	str	r3, [r7, #0]
 8009c04:	1dfb      	adds	r3, r7, #7
 8009c06:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c08:	e051      	b.n	8009cae <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c0a:	69bb      	ldr	r3, [r7, #24]
 8009c0c:	3301      	adds	r3, #1
 8009c0e:	d04e      	beq.n	8009cae <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c10:	f7fa feb6 	bl	8004980 <HAL_GetTick>
 8009c14:	0002      	movs	r2, r0
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	1ad3      	subs	r3, r2, r3
 8009c1a:	69ba      	ldr	r2, [r7, #24]
 8009c1c:	429a      	cmp	r2, r3
 8009c1e:	d302      	bcc.n	8009c26 <UART_WaitOnFlagUntilTimeout+0x2e>
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009c26:	2303      	movs	r3, #3
 8009c28:	e051      	b.n	8009cce <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	2204      	movs	r2, #4
 8009c32:	4013      	ands	r3, r2
 8009c34:	d03b      	beq.n	8009cae <UART_WaitOnFlagUntilTimeout+0xb6>
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	2b80      	cmp	r3, #128	@ 0x80
 8009c3a:	d038      	beq.n	8009cae <UART_WaitOnFlagUntilTimeout+0xb6>
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	2b40      	cmp	r3, #64	@ 0x40
 8009c40:	d035      	beq.n	8009cae <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	69db      	ldr	r3, [r3, #28]
 8009c48:	2208      	movs	r2, #8
 8009c4a:	4013      	ands	r3, r2
 8009c4c:	2b08      	cmp	r3, #8
 8009c4e:	d111      	bne.n	8009c74 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	2208      	movs	r2, #8
 8009c56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	0018      	movs	r0, r3
 8009c5c:	f000 f83c 	bl	8009cd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2284      	movs	r2, #132	@ 0x84
 8009c64:	2108      	movs	r1, #8
 8009c66:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	2278      	movs	r2, #120	@ 0x78
 8009c6c:	2100      	movs	r1, #0
 8009c6e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009c70:	2301      	movs	r3, #1
 8009c72:	e02c      	b.n	8009cce <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	69da      	ldr	r2, [r3, #28]
 8009c7a:	2380      	movs	r3, #128	@ 0x80
 8009c7c:	011b      	lsls	r3, r3, #4
 8009c7e:	401a      	ands	r2, r3
 8009c80:	2380      	movs	r3, #128	@ 0x80
 8009c82:	011b      	lsls	r3, r3, #4
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d112      	bne.n	8009cae <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2280      	movs	r2, #128	@ 0x80
 8009c8e:	0112      	lsls	r2, r2, #4
 8009c90:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	0018      	movs	r0, r3
 8009c96:	f000 f81f 	bl	8009cd8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	2284      	movs	r2, #132	@ 0x84
 8009c9e:	2120      	movs	r1, #32
 8009ca0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	2278      	movs	r2, #120	@ 0x78
 8009ca6:	2100      	movs	r1, #0
 8009ca8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009caa:	2303      	movs	r3, #3
 8009cac:	e00f      	b.n	8009cce <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	69db      	ldr	r3, [r3, #28]
 8009cb4:	68ba      	ldr	r2, [r7, #8]
 8009cb6:	4013      	ands	r3, r2
 8009cb8:	68ba      	ldr	r2, [r7, #8]
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	425a      	negs	r2, r3
 8009cbe:	4153      	adcs	r3, r2
 8009cc0:	b2db      	uxtb	r3, r3
 8009cc2:	001a      	movs	r2, r3
 8009cc4:	1dfb      	adds	r3, r7, #7
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	429a      	cmp	r2, r3
 8009cca:	d09e      	beq.n	8009c0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ccc:	2300      	movs	r3, #0
}
 8009cce:	0018      	movs	r0, r3
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	b004      	add	sp, #16
 8009cd4:	bd80      	pop	{r7, pc}
	...

08009cd8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b08e      	sub	sp, #56	@ 0x38
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ce0:	f3ef 8310 	mrs	r3, PRIMASK
 8009ce4:	617b      	str	r3, [r7, #20]
  return(result);
 8009ce6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ce8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cea:	2301      	movs	r3, #1
 8009cec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cee:	69bb      	ldr	r3, [r7, #24]
 8009cf0:	f383 8810 	msr	PRIMASK, r3
}
 8009cf4:	46c0      	nop			@ (mov r8, r8)
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	681a      	ldr	r2, [r3, #0]
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4926      	ldr	r1, [pc, #152]	@ (8009d9c <UART_EndRxTransfer+0xc4>)
 8009d02:	400a      	ands	r2, r1
 8009d04:	601a      	str	r2, [r3, #0]
 8009d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d08:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	f383 8810 	msr	PRIMASK, r3
}
 8009d10:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d12:	f3ef 8310 	mrs	r3, PRIMASK
 8009d16:	623b      	str	r3, [r7, #32]
  return(result);
 8009d18:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d1c:	2301      	movs	r3, #1
 8009d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d22:	f383 8810 	msr	PRIMASK, r3
}
 8009d26:	46c0      	nop			@ (mov r8, r8)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	689a      	ldr	r2, [r3, #8]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	2101      	movs	r1, #1
 8009d34:	438a      	bics	r2, r1
 8009d36:	609a      	str	r2, [r3, #8]
 8009d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d3e:	f383 8810 	msr	PRIMASK, r3
}
 8009d42:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d48:	2b01      	cmp	r3, #1
 8009d4a:	d118      	bne.n	8009d7e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d4c:	f3ef 8310 	mrs	r3, PRIMASK
 8009d50:	60bb      	str	r3, [r7, #8]
  return(result);
 8009d52:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009d56:	2301      	movs	r3, #1
 8009d58:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	f383 8810 	msr	PRIMASK, r3
}
 8009d60:	46c0      	nop			@ (mov r8, r8)
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	681a      	ldr	r2, [r3, #0]
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	2110      	movs	r1, #16
 8009d6e:	438a      	bics	r2, r1
 8009d70:	601a      	str	r2, [r3, #0]
 8009d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d74:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d76:	693b      	ldr	r3, [r7, #16]
 8009d78:	f383 8810 	msr	PRIMASK, r3
}
 8009d7c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2280      	movs	r2, #128	@ 0x80
 8009d82:	2120      	movs	r1, #32
 8009d84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	2200      	movs	r2, #0
 8009d8a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	2200      	movs	r2, #0
 8009d90:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009d92:	46c0      	nop			@ (mov r8, r8)
 8009d94:	46bd      	mov	sp, r7
 8009d96:	b00e      	add	sp, #56	@ 0x38
 8009d98:	bd80      	pop	{r7, pc}
 8009d9a:	46c0      	nop			@ (mov r8, r8)
 8009d9c:	fffffedf 	.word	0xfffffedf

08009da0 <__cvt>:
 8009da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009da2:	001f      	movs	r7, r3
 8009da4:	2300      	movs	r3, #0
 8009da6:	0016      	movs	r6, r2
 8009da8:	b08b      	sub	sp, #44	@ 0x2c
 8009daa:	429f      	cmp	r7, r3
 8009dac:	da04      	bge.n	8009db8 <__cvt+0x18>
 8009dae:	2180      	movs	r1, #128	@ 0x80
 8009db0:	0609      	lsls	r1, r1, #24
 8009db2:	187b      	adds	r3, r7, r1
 8009db4:	001f      	movs	r7, r3
 8009db6:	232d      	movs	r3, #45	@ 0x2d
 8009db8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009dba:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009dbc:	7013      	strb	r3, [r2, #0]
 8009dbe:	2320      	movs	r3, #32
 8009dc0:	2203      	movs	r2, #3
 8009dc2:	439d      	bics	r5, r3
 8009dc4:	2d46      	cmp	r5, #70	@ 0x46
 8009dc6:	d007      	beq.n	8009dd8 <__cvt+0x38>
 8009dc8:	002b      	movs	r3, r5
 8009dca:	3b45      	subs	r3, #69	@ 0x45
 8009dcc:	4259      	negs	r1, r3
 8009dce:	414b      	adcs	r3, r1
 8009dd0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009dd2:	3a01      	subs	r2, #1
 8009dd4:	18cb      	adds	r3, r1, r3
 8009dd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009dd8:	ab09      	add	r3, sp, #36	@ 0x24
 8009dda:	9304      	str	r3, [sp, #16]
 8009ddc:	ab08      	add	r3, sp, #32
 8009dde:	9303      	str	r3, [sp, #12]
 8009de0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009de2:	9200      	str	r2, [sp, #0]
 8009de4:	9302      	str	r3, [sp, #8]
 8009de6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009de8:	0032      	movs	r2, r6
 8009dea:	9301      	str	r3, [sp, #4]
 8009dec:	003b      	movs	r3, r7
 8009dee:	f000 fe5f 	bl	800aab0 <_dtoa_r>
 8009df2:	0004      	movs	r4, r0
 8009df4:	2d47      	cmp	r5, #71	@ 0x47
 8009df6:	d11b      	bne.n	8009e30 <__cvt+0x90>
 8009df8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009dfa:	07db      	lsls	r3, r3, #31
 8009dfc:	d511      	bpl.n	8009e22 <__cvt+0x82>
 8009dfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e00:	18c3      	adds	r3, r0, r3
 8009e02:	9307      	str	r3, [sp, #28]
 8009e04:	2200      	movs	r2, #0
 8009e06:	2300      	movs	r3, #0
 8009e08:	0030      	movs	r0, r6
 8009e0a:	0039      	movs	r1, r7
 8009e0c:	f7f6 fb1e 	bl	800044c <__aeabi_dcmpeq>
 8009e10:	2800      	cmp	r0, #0
 8009e12:	d001      	beq.n	8009e18 <__cvt+0x78>
 8009e14:	9b07      	ldr	r3, [sp, #28]
 8009e16:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e18:	2230      	movs	r2, #48	@ 0x30
 8009e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e1c:	9907      	ldr	r1, [sp, #28]
 8009e1e:	428b      	cmp	r3, r1
 8009e20:	d320      	bcc.n	8009e64 <__cvt+0xc4>
 8009e22:	0020      	movs	r0, r4
 8009e24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e26:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009e28:	1b1b      	subs	r3, r3, r4
 8009e2a:	6013      	str	r3, [r2, #0]
 8009e2c:	b00b      	add	sp, #44	@ 0x2c
 8009e2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e30:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009e32:	18c3      	adds	r3, r0, r3
 8009e34:	9307      	str	r3, [sp, #28]
 8009e36:	2d46      	cmp	r5, #70	@ 0x46
 8009e38:	d1e4      	bne.n	8009e04 <__cvt+0x64>
 8009e3a:	7803      	ldrb	r3, [r0, #0]
 8009e3c:	2b30      	cmp	r3, #48	@ 0x30
 8009e3e:	d10c      	bne.n	8009e5a <__cvt+0xba>
 8009e40:	2200      	movs	r2, #0
 8009e42:	2300      	movs	r3, #0
 8009e44:	0030      	movs	r0, r6
 8009e46:	0039      	movs	r1, r7
 8009e48:	f7f6 fb00 	bl	800044c <__aeabi_dcmpeq>
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d104      	bne.n	8009e5a <__cvt+0xba>
 8009e50:	2301      	movs	r3, #1
 8009e52:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009e54:	1a9b      	subs	r3, r3, r2
 8009e56:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009e58:	6013      	str	r3, [r2, #0]
 8009e5a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e5c:	9a07      	ldr	r2, [sp, #28]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	18d3      	adds	r3, r2, r3
 8009e62:	e7ce      	b.n	8009e02 <__cvt+0x62>
 8009e64:	1c59      	adds	r1, r3, #1
 8009e66:	9109      	str	r1, [sp, #36]	@ 0x24
 8009e68:	701a      	strb	r2, [r3, #0]
 8009e6a:	e7d6      	b.n	8009e1a <__cvt+0x7a>

08009e6c <__exponent>:
 8009e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e6e:	232b      	movs	r3, #43	@ 0x2b
 8009e70:	b085      	sub	sp, #20
 8009e72:	0005      	movs	r5, r0
 8009e74:	1e0c      	subs	r4, r1, #0
 8009e76:	7002      	strb	r2, [r0, #0]
 8009e78:	da01      	bge.n	8009e7e <__exponent+0x12>
 8009e7a:	424c      	negs	r4, r1
 8009e7c:	3302      	adds	r3, #2
 8009e7e:	706b      	strb	r3, [r5, #1]
 8009e80:	2c09      	cmp	r4, #9
 8009e82:	dd2c      	ble.n	8009ede <__exponent+0x72>
 8009e84:	ab02      	add	r3, sp, #8
 8009e86:	1dde      	adds	r6, r3, #7
 8009e88:	0020      	movs	r0, r4
 8009e8a:	210a      	movs	r1, #10
 8009e8c:	f7f6 fac8 	bl	8000420 <__aeabi_idivmod>
 8009e90:	0037      	movs	r7, r6
 8009e92:	3130      	adds	r1, #48	@ 0x30
 8009e94:	3e01      	subs	r6, #1
 8009e96:	0020      	movs	r0, r4
 8009e98:	7031      	strb	r1, [r6, #0]
 8009e9a:	210a      	movs	r1, #10
 8009e9c:	9401      	str	r4, [sp, #4]
 8009e9e:	f7f6 f9d9 	bl	8000254 <__divsi3>
 8009ea2:	9b01      	ldr	r3, [sp, #4]
 8009ea4:	0004      	movs	r4, r0
 8009ea6:	2b63      	cmp	r3, #99	@ 0x63
 8009ea8:	dcee      	bgt.n	8009e88 <__exponent+0x1c>
 8009eaa:	1eba      	subs	r2, r7, #2
 8009eac:	1ca8      	adds	r0, r5, #2
 8009eae:	0001      	movs	r1, r0
 8009eb0:	0013      	movs	r3, r2
 8009eb2:	3430      	adds	r4, #48	@ 0x30
 8009eb4:	7014      	strb	r4, [r2, #0]
 8009eb6:	ac02      	add	r4, sp, #8
 8009eb8:	3407      	adds	r4, #7
 8009eba:	429c      	cmp	r4, r3
 8009ebc:	d80a      	bhi.n	8009ed4 <__exponent+0x68>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	4294      	cmp	r4, r2
 8009ec2:	d303      	bcc.n	8009ecc <__exponent+0x60>
 8009ec4:	3309      	adds	r3, #9
 8009ec6:	aa02      	add	r2, sp, #8
 8009ec8:	189b      	adds	r3, r3, r2
 8009eca:	1bdb      	subs	r3, r3, r7
 8009ecc:	18c0      	adds	r0, r0, r3
 8009ece:	1b40      	subs	r0, r0, r5
 8009ed0:	b005      	add	sp, #20
 8009ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ed4:	781c      	ldrb	r4, [r3, #0]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	700c      	strb	r4, [r1, #0]
 8009eda:	3101      	adds	r1, #1
 8009edc:	e7eb      	b.n	8009eb6 <__exponent+0x4a>
 8009ede:	2330      	movs	r3, #48	@ 0x30
 8009ee0:	18e4      	adds	r4, r4, r3
 8009ee2:	70ab      	strb	r3, [r5, #2]
 8009ee4:	1d28      	adds	r0, r5, #4
 8009ee6:	70ec      	strb	r4, [r5, #3]
 8009ee8:	e7f1      	b.n	8009ece <__exponent+0x62>
	...

08009eec <_printf_float>:
 8009eec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009eee:	b097      	sub	sp, #92	@ 0x5c
 8009ef0:	000d      	movs	r5, r1
 8009ef2:	920a      	str	r2, [sp, #40]	@ 0x28
 8009ef4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8009ef6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ef8:	9009      	str	r0, [sp, #36]	@ 0x24
 8009efa:	f000 fcc9 	bl	800a890 <_localeconv_r>
 8009efe:	6803      	ldr	r3, [r0, #0]
 8009f00:	0018      	movs	r0, r3
 8009f02:	930d      	str	r3, [sp, #52]	@ 0x34
 8009f04:	f7f6 f900 	bl	8000108 <strlen>
 8009f08:	2300      	movs	r3, #0
 8009f0a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8009f0c:	9314      	str	r3, [sp, #80]	@ 0x50
 8009f0e:	7e2b      	ldrb	r3, [r5, #24]
 8009f10:	2207      	movs	r2, #7
 8009f12:	930c      	str	r3, [sp, #48]	@ 0x30
 8009f14:	682b      	ldr	r3, [r5, #0]
 8009f16:	930e      	str	r3, [sp, #56]	@ 0x38
 8009f18:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009f1a:	6823      	ldr	r3, [r4, #0]
 8009f1c:	05c9      	lsls	r1, r1, #23
 8009f1e:	d545      	bpl.n	8009fac <_printf_float+0xc0>
 8009f20:	189b      	adds	r3, r3, r2
 8009f22:	4393      	bics	r3, r2
 8009f24:	001a      	movs	r2, r3
 8009f26:	3208      	adds	r2, #8
 8009f28:	6022      	str	r2, [r4, #0]
 8009f2a:	2201      	movs	r2, #1
 8009f2c:	681e      	ldr	r6, [r3, #0]
 8009f2e:	685f      	ldr	r7, [r3, #4]
 8009f30:	007b      	lsls	r3, r7, #1
 8009f32:	085b      	lsrs	r3, r3, #1
 8009f34:	9311      	str	r3, [sp, #68]	@ 0x44
 8009f36:	9610      	str	r6, [sp, #64]	@ 0x40
 8009f38:	64ae      	str	r6, [r5, #72]	@ 0x48
 8009f3a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8009f3c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009f3e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009f40:	4ba7      	ldr	r3, [pc, #668]	@ (800a1e0 <_printf_float+0x2f4>)
 8009f42:	4252      	negs	r2, r2
 8009f44:	f7f8 fcda 	bl	80028fc <__aeabi_dcmpun>
 8009f48:	2800      	cmp	r0, #0
 8009f4a:	d131      	bne.n	8009fb0 <_printf_float+0xc4>
 8009f4c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8009f4e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009f50:	2201      	movs	r2, #1
 8009f52:	4ba3      	ldr	r3, [pc, #652]	@ (800a1e0 <_printf_float+0x2f4>)
 8009f54:	4252      	negs	r2, r2
 8009f56:	f7f6 fa89 	bl	800046c <__aeabi_dcmple>
 8009f5a:	2800      	cmp	r0, #0
 8009f5c:	d128      	bne.n	8009fb0 <_printf_float+0xc4>
 8009f5e:	2200      	movs	r2, #0
 8009f60:	2300      	movs	r3, #0
 8009f62:	0030      	movs	r0, r6
 8009f64:	0039      	movs	r1, r7
 8009f66:	f7f6 fa77 	bl	8000458 <__aeabi_dcmplt>
 8009f6a:	2800      	cmp	r0, #0
 8009f6c:	d003      	beq.n	8009f76 <_printf_float+0x8a>
 8009f6e:	002b      	movs	r3, r5
 8009f70:	222d      	movs	r2, #45	@ 0x2d
 8009f72:	3343      	adds	r3, #67	@ 0x43
 8009f74:	701a      	strb	r2, [r3, #0]
 8009f76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009f78:	4f9a      	ldr	r7, [pc, #616]	@ (800a1e4 <_printf_float+0x2f8>)
 8009f7a:	2b47      	cmp	r3, #71	@ 0x47
 8009f7c:	d800      	bhi.n	8009f80 <_printf_float+0x94>
 8009f7e:	4f9a      	ldr	r7, [pc, #616]	@ (800a1e8 <_printf_float+0x2fc>)
 8009f80:	2303      	movs	r3, #3
 8009f82:	2400      	movs	r4, #0
 8009f84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009f86:	612b      	str	r3, [r5, #16]
 8009f88:	3301      	adds	r3, #1
 8009f8a:	439a      	bics	r2, r3
 8009f8c:	602a      	str	r2, [r5, #0]
 8009f8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f90:	0029      	movs	r1, r5
 8009f92:	9300      	str	r3, [sp, #0]
 8009f94:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f98:	aa15      	add	r2, sp, #84	@ 0x54
 8009f9a:	f000 f9e5 	bl	800a368 <_printf_common>
 8009f9e:	3001      	adds	r0, #1
 8009fa0:	d000      	beq.n	8009fa4 <_printf_float+0xb8>
 8009fa2:	e09e      	b.n	800a0e2 <_printf_float+0x1f6>
 8009fa4:	2001      	movs	r0, #1
 8009fa6:	4240      	negs	r0, r0
 8009fa8:	b017      	add	sp, #92	@ 0x5c
 8009faa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fac:	3307      	adds	r3, #7
 8009fae:	e7b8      	b.n	8009f22 <_printf_float+0x36>
 8009fb0:	0032      	movs	r2, r6
 8009fb2:	003b      	movs	r3, r7
 8009fb4:	0030      	movs	r0, r6
 8009fb6:	0039      	movs	r1, r7
 8009fb8:	f7f8 fca0 	bl	80028fc <__aeabi_dcmpun>
 8009fbc:	2800      	cmp	r0, #0
 8009fbe:	d00b      	beq.n	8009fd8 <_printf_float+0xec>
 8009fc0:	2f00      	cmp	r7, #0
 8009fc2:	da03      	bge.n	8009fcc <_printf_float+0xe0>
 8009fc4:	002b      	movs	r3, r5
 8009fc6:	222d      	movs	r2, #45	@ 0x2d
 8009fc8:	3343      	adds	r3, #67	@ 0x43
 8009fca:	701a      	strb	r2, [r3, #0]
 8009fcc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009fce:	4f87      	ldr	r7, [pc, #540]	@ (800a1ec <_printf_float+0x300>)
 8009fd0:	2b47      	cmp	r3, #71	@ 0x47
 8009fd2:	d8d5      	bhi.n	8009f80 <_printf_float+0x94>
 8009fd4:	4f86      	ldr	r7, [pc, #536]	@ (800a1f0 <_printf_float+0x304>)
 8009fd6:	e7d3      	b.n	8009f80 <_printf_float+0x94>
 8009fd8:	2220      	movs	r2, #32
 8009fda:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8009fdc:	686b      	ldr	r3, [r5, #4]
 8009fde:	4394      	bics	r4, r2
 8009fe0:	1c5a      	adds	r2, r3, #1
 8009fe2:	d146      	bne.n	800a072 <_printf_float+0x186>
 8009fe4:	3307      	adds	r3, #7
 8009fe6:	606b      	str	r3, [r5, #4]
 8009fe8:	2380      	movs	r3, #128	@ 0x80
 8009fea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009fec:	00db      	lsls	r3, r3, #3
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	602b      	str	r3, [r5, #0]
 8009ff4:	9206      	str	r2, [sp, #24]
 8009ff6:	aa14      	add	r2, sp, #80	@ 0x50
 8009ff8:	9205      	str	r2, [sp, #20]
 8009ffa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009ffc:	a90a      	add	r1, sp, #40	@ 0x28
 8009ffe:	9204      	str	r2, [sp, #16]
 800a000:	aa13      	add	r2, sp, #76	@ 0x4c
 800a002:	9203      	str	r2, [sp, #12]
 800a004:	2223      	movs	r2, #35	@ 0x23
 800a006:	1852      	adds	r2, r2, r1
 800a008:	9202      	str	r2, [sp, #8]
 800a00a:	9301      	str	r3, [sp, #4]
 800a00c:	686b      	ldr	r3, [r5, #4]
 800a00e:	0032      	movs	r2, r6
 800a010:	9300      	str	r3, [sp, #0]
 800a012:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a014:	003b      	movs	r3, r7
 800a016:	f7ff fec3 	bl	8009da0 <__cvt>
 800a01a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a01c:	0007      	movs	r7, r0
 800a01e:	2c47      	cmp	r4, #71	@ 0x47
 800a020:	d12d      	bne.n	800a07e <_printf_float+0x192>
 800a022:	1cd3      	adds	r3, r2, #3
 800a024:	db02      	blt.n	800a02c <_printf_float+0x140>
 800a026:	686b      	ldr	r3, [r5, #4]
 800a028:	429a      	cmp	r2, r3
 800a02a:	dd47      	ble.n	800a0bc <_printf_float+0x1d0>
 800a02c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a02e:	3b02      	subs	r3, #2
 800a030:	b2db      	uxtb	r3, r3
 800a032:	930c      	str	r3, [sp, #48]	@ 0x30
 800a034:	0028      	movs	r0, r5
 800a036:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a038:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a03a:	3901      	subs	r1, #1
 800a03c:	3050      	adds	r0, #80	@ 0x50
 800a03e:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a040:	f7ff ff14 	bl	8009e6c <__exponent>
 800a044:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a046:	0004      	movs	r4, r0
 800a048:	1813      	adds	r3, r2, r0
 800a04a:	612b      	str	r3, [r5, #16]
 800a04c:	2a01      	cmp	r2, #1
 800a04e:	dc02      	bgt.n	800a056 <_printf_float+0x16a>
 800a050:	682a      	ldr	r2, [r5, #0]
 800a052:	07d2      	lsls	r2, r2, #31
 800a054:	d501      	bpl.n	800a05a <_printf_float+0x16e>
 800a056:	3301      	adds	r3, #1
 800a058:	612b      	str	r3, [r5, #16]
 800a05a:	2323      	movs	r3, #35	@ 0x23
 800a05c:	aa0a      	add	r2, sp, #40	@ 0x28
 800a05e:	189b      	adds	r3, r3, r2
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d100      	bne.n	800a068 <_printf_float+0x17c>
 800a066:	e792      	b.n	8009f8e <_printf_float+0xa2>
 800a068:	002b      	movs	r3, r5
 800a06a:	222d      	movs	r2, #45	@ 0x2d
 800a06c:	3343      	adds	r3, #67	@ 0x43
 800a06e:	701a      	strb	r2, [r3, #0]
 800a070:	e78d      	b.n	8009f8e <_printf_float+0xa2>
 800a072:	2c47      	cmp	r4, #71	@ 0x47
 800a074:	d1b8      	bne.n	8009fe8 <_printf_float+0xfc>
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1b6      	bne.n	8009fe8 <_printf_float+0xfc>
 800a07a:	3301      	adds	r3, #1
 800a07c:	e7b3      	b.n	8009fe6 <_printf_float+0xfa>
 800a07e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a080:	2b65      	cmp	r3, #101	@ 0x65
 800a082:	d9d7      	bls.n	800a034 <_printf_float+0x148>
 800a084:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a086:	2b66      	cmp	r3, #102	@ 0x66
 800a088:	d11a      	bne.n	800a0c0 <_printf_float+0x1d4>
 800a08a:	686b      	ldr	r3, [r5, #4]
 800a08c:	2a00      	cmp	r2, #0
 800a08e:	dd09      	ble.n	800a0a4 <_printf_float+0x1b8>
 800a090:	612a      	str	r2, [r5, #16]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d102      	bne.n	800a09c <_printf_float+0x1b0>
 800a096:	6829      	ldr	r1, [r5, #0]
 800a098:	07c9      	lsls	r1, r1, #31
 800a09a:	d50b      	bpl.n	800a0b4 <_printf_float+0x1c8>
 800a09c:	3301      	adds	r3, #1
 800a09e:	189b      	adds	r3, r3, r2
 800a0a0:	612b      	str	r3, [r5, #16]
 800a0a2:	e007      	b.n	800a0b4 <_printf_float+0x1c8>
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d103      	bne.n	800a0b0 <_printf_float+0x1c4>
 800a0a8:	2201      	movs	r2, #1
 800a0aa:	6829      	ldr	r1, [r5, #0]
 800a0ac:	4211      	tst	r1, r2
 800a0ae:	d000      	beq.n	800a0b2 <_printf_float+0x1c6>
 800a0b0:	1c9a      	adds	r2, r3, #2
 800a0b2:	612a      	str	r2, [r5, #16]
 800a0b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0b6:	2400      	movs	r4, #0
 800a0b8:	65ab      	str	r3, [r5, #88]	@ 0x58
 800a0ba:	e7ce      	b.n	800a05a <_printf_float+0x16e>
 800a0bc:	2367      	movs	r3, #103	@ 0x67
 800a0be:	930c      	str	r3, [sp, #48]	@ 0x30
 800a0c0:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a0c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a0c4:	4299      	cmp	r1, r3
 800a0c6:	db06      	blt.n	800a0d6 <_printf_float+0x1ea>
 800a0c8:	682b      	ldr	r3, [r5, #0]
 800a0ca:	6129      	str	r1, [r5, #16]
 800a0cc:	07db      	lsls	r3, r3, #31
 800a0ce:	d5f1      	bpl.n	800a0b4 <_printf_float+0x1c8>
 800a0d0:	3101      	adds	r1, #1
 800a0d2:	6129      	str	r1, [r5, #16]
 800a0d4:	e7ee      	b.n	800a0b4 <_printf_float+0x1c8>
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	2900      	cmp	r1, #0
 800a0da:	dce0      	bgt.n	800a09e <_printf_float+0x1b2>
 800a0dc:	1892      	adds	r2, r2, r2
 800a0de:	1a52      	subs	r2, r2, r1
 800a0e0:	e7dd      	b.n	800a09e <_printf_float+0x1b2>
 800a0e2:	682a      	ldr	r2, [r5, #0]
 800a0e4:	0553      	lsls	r3, r2, #21
 800a0e6:	d408      	bmi.n	800a0fa <_printf_float+0x20e>
 800a0e8:	692b      	ldr	r3, [r5, #16]
 800a0ea:	003a      	movs	r2, r7
 800a0ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a0f0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a0f2:	47a0      	blx	r4
 800a0f4:	3001      	adds	r0, #1
 800a0f6:	d129      	bne.n	800a14c <_printf_float+0x260>
 800a0f8:	e754      	b.n	8009fa4 <_printf_float+0xb8>
 800a0fa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a0fc:	2b65      	cmp	r3, #101	@ 0x65
 800a0fe:	d800      	bhi.n	800a102 <_printf_float+0x216>
 800a100:	e0db      	b.n	800a2ba <_printf_float+0x3ce>
 800a102:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a104:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a106:	2200      	movs	r2, #0
 800a108:	2300      	movs	r3, #0
 800a10a:	f7f6 f99f 	bl	800044c <__aeabi_dcmpeq>
 800a10e:	2800      	cmp	r0, #0
 800a110:	d033      	beq.n	800a17a <_printf_float+0x28e>
 800a112:	2301      	movs	r3, #1
 800a114:	4a37      	ldr	r2, [pc, #220]	@ (800a1f4 <_printf_float+0x308>)
 800a116:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a118:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a11a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a11c:	47a0      	blx	r4
 800a11e:	3001      	adds	r0, #1
 800a120:	d100      	bne.n	800a124 <_printf_float+0x238>
 800a122:	e73f      	b.n	8009fa4 <_printf_float+0xb8>
 800a124:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a126:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a128:	42b3      	cmp	r3, r6
 800a12a:	db02      	blt.n	800a132 <_printf_float+0x246>
 800a12c:	682b      	ldr	r3, [r5, #0]
 800a12e:	07db      	lsls	r3, r3, #31
 800a130:	d50c      	bpl.n	800a14c <_printf_float+0x260>
 800a132:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a134:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a136:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a138:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a13a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a13c:	47a0      	blx	r4
 800a13e:	2400      	movs	r4, #0
 800a140:	3001      	adds	r0, #1
 800a142:	d100      	bne.n	800a146 <_printf_float+0x25a>
 800a144:	e72e      	b.n	8009fa4 <_printf_float+0xb8>
 800a146:	1e73      	subs	r3, r6, #1
 800a148:	42a3      	cmp	r3, r4
 800a14a:	dc0a      	bgt.n	800a162 <_printf_float+0x276>
 800a14c:	682b      	ldr	r3, [r5, #0]
 800a14e:	079b      	lsls	r3, r3, #30
 800a150:	d500      	bpl.n	800a154 <_printf_float+0x268>
 800a152:	e106      	b.n	800a362 <_printf_float+0x476>
 800a154:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a156:	68e8      	ldr	r0, [r5, #12]
 800a158:	4298      	cmp	r0, r3
 800a15a:	db00      	blt.n	800a15e <_printf_float+0x272>
 800a15c:	e724      	b.n	8009fa8 <_printf_float+0xbc>
 800a15e:	0018      	movs	r0, r3
 800a160:	e722      	b.n	8009fa8 <_printf_float+0xbc>
 800a162:	002a      	movs	r2, r5
 800a164:	2301      	movs	r3, #1
 800a166:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a168:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a16a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a16c:	321a      	adds	r2, #26
 800a16e:	47b8      	blx	r7
 800a170:	3001      	adds	r0, #1
 800a172:	d100      	bne.n	800a176 <_printf_float+0x28a>
 800a174:	e716      	b.n	8009fa4 <_printf_float+0xb8>
 800a176:	3401      	adds	r4, #1
 800a178:	e7e5      	b.n	800a146 <_printf_float+0x25a>
 800a17a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	dc3b      	bgt.n	800a1f8 <_printf_float+0x30c>
 800a180:	2301      	movs	r3, #1
 800a182:	4a1c      	ldr	r2, [pc, #112]	@ (800a1f4 <_printf_float+0x308>)
 800a184:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a186:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a188:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a18a:	47a0      	blx	r4
 800a18c:	3001      	adds	r0, #1
 800a18e:	d100      	bne.n	800a192 <_printf_float+0x2a6>
 800a190:	e708      	b.n	8009fa4 <_printf_float+0xb8>
 800a192:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a194:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a196:	4333      	orrs	r3, r6
 800a198:	d102      	bne.n	800a1a0 <_printf_float+0x2b4>
 800a19a:	682b      	ldr	r3, [r5, #0]
 800a19c:	07db      	lsls	r3, r3, #31
 800a19e:	d5d5      	bpl.n	800a14c <_printf_float+0x260>
 800a1a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a1a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a1a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a1a8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a1aa:	47a0      	blx	r4
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	3001      	adds	r0, #1
 800a1b0:	d100      	bne.n	800a1b4 <_printf_float+0x2c8>
 800a1b2:	e6f7      	b.n	8009fa4 <_printf_float+0xb8>
 800a1b4:	930c      	str	r3, [sp, #48]	@ 0x30
 800a1b6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a1b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a1ba:	425b      	negs	r3, r3
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	dc01      	bgt.n	800a1c4 <_printf_float+0x2d8>
 800a1c0:	0033      	movs	r3, r6
 800a1c2:	e792      	b.n	800a0ea <_printf_float+0x1fe>
 800a1c4:	002a      	movs	r2, r5
 800a1c6:	2301      	movs	r3, #1
 800a1c8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a1ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a1cc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a1ce:	321a      	adds	r2, #26
 800a1d0:	47a0      	blx	r4
 800a1d2:	3001      	adds	r0, #1
 800a1d4:	d100      	bne.n	800a1d8 <_printf_float+0x2ec>
 800a1d6:	e6e5      	b.n	8009fa4 <_printf_float+0xb8>
 800a1d8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a1da:	3301      	adds	r3, #1
 800a1dc:	e7ea      	b.n	800a1b4 <_printf_float+0x2c8>
 800a1de:	46c0      	nop			@ (mov r8, r8)
 800a1e0:	7fefffff 	.word	0x7fefffff
 800a1e4:	0800c93c 	.word	0x0800c93c
 800a1e8:	0800c938 	.word	0x0800c938
 800a1ec:	0800c944 	.word	0x0800c944
 800a1f0:	0800c940 	.word	0x0800c940
 800a1f4:	0800c948 	.word	0x0800c948
 800a1f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a1fa:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a1fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800a1fe:	429e      	cmp	r6, r3
 800a200:	dd00      	ble.n	800a204 <_printf_float+0x318>
 800a202:	001e      	movs	r6, r3
 800a204:	2e00      	cmp	r6, #0
 800a206:	dc31      	bgt.n	800a26c <_printf_float+0x380>
 800a208:	43f3      	mvns	r3, r6
 800a20a:	2400      	movs	r4, #0
 800a20c:	17db      	asrs	r3, r3, #31
 800a20e:	4033      	ands	r3, r6
 800a210:	930e      	str	r3, [sp, #56]	@ 0x38
 800a212:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a214:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a216:	1af3      	subs	r3, r6, r3
 800a218:	42a3      	cmp	r3, r4
 800a21a:	dc30      	bgt.n	800a27e <_printf_float+0x392>
 800a21c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a21e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a220:	429a      	cmp	r2, r3
 800a222:	dc38      	bgt.n	800a296 <_printf_float+0x3aa>
 800a224:	682b      	ldr	r3, [r5, #0]
 800a226:	07db      	lsls	r3, r3, #31
 800a228:	d435      	bmi.n	800a296 <_printf_float+0x3aa>
 800a22a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a22c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a22e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a230:	1b9b      	subs	r3, r3, r6
 800a232:	1b14      	subs	r4, r2, r4
 800a234:	429c      	cmp	r4, r3
 800a236:	dd00      	ble.n	800a23a <_printf_float+0x34e>
 800a238:	001c      	movs	r4, r3
 800a23a:	2c00      	cmp	r4, #0
 800a23c:	dc34      	bgt.n	800a2a8 <_printf_float+0x3bc>
 800a23e:	43e3      	mvns	r3, r4
 800a240:	2600      	movs	r6, #0
 800a242:	17db      	asrs	r3, r3, #31
 800a244:	401c      	ands	r4, r3
 800a246:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a248:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	1b1b      	subs	r3, r3, r4
 800a24e:	42b3      	cmp	r3, r6
 800a250:	dc00      	bgt.n	800a254 <_printf_float+0x368>
 800a252:	e77b      	b.n	800a14c <_printf_float+0x260>
 800a254:	002a      	movs	r2, r5
 800a256:	2301      	movs	r3, #1
 800a258:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a25a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a25c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a25e:	321a      	adds	r2, #26
 800a260:	47b8      	blx	r7
 800a262:	3001      	adds	r0, #1
 800a264:	d100      	bne.n	800a268 <_printf_float+0x37c>
 800a266:	e69d      	b.n	8009fa4 <_printf_float+0xb8>
 800a268:	3601      	adds	r6, #1
 800a26a:	e7ec      	b.n	800a246 <_printf_float+0x35a>
 800a26c:	0033      	movs	r3, r6
 800a26e:	003a      	movs	r2, r7
 800a270:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a272:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a274:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a276:	47a0      	blx	r4
 800a278:	3001      	adds	r0, #1
 800a27a:	d1c5      	bne.n	800a208 <_printf_float+0x31c>
 800a27c:	e692      	b.n	8009fa4 <_printf_float+0xb8>
 800a27e:	002a      	movs	r2, r5
 800a280:	2301      	movs	r3, #1
 800a282:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a284:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a286:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a288:	321a      	adds	r2, #26
 800a28a:	47b0      	blx	r6
 800a28c:	3001      	adds	r0, #1
 800a28e:	d100      	bne.n	800a292 <_printf_float+0x3a6>
 800a290:	e688      	b.n	8009fa4 <_printf_float+0xb8>
 800a292:	3401      	adds	r4, #1
 800a294:	e7bd      	b.n	800a212 <_printf_float+0x326>
 800a296:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a298:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a29a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a29c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a29e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a2a0:	47a0      	blx	r4
 800a2a2:	3001      	adds	r0, #1
 800a2a4:	d1c1      	bne.n	800a22a <_printf_float+0x33e>
 800a2a6:	e67d      	b.n	8009fa4 <_printf_float+0xb8>
 800a2a8:	19ba      	adds	r2, r7, r6
 800a2aa:	0023      	movs	r3, r4
 800a2ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a2ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2b0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a2b2:	47b0      	blx	r6
 800a2b4:	3001      	adds	r0, #1
 800a2b6:	d1c2      	bne.n	800a23e <_printf_float+0x352>
 800a2b8:	e674      	b.n	8009fa4 <_printf_float+0xb8>
 800a2ba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a2bc:	930c      	str	r3, [sp, #48]	@ 0x30
 800a2be:	2b01      	cmp	r3, #1
 800a2c0:	dc02      	bgt.n	800a2c8 <_printf_float+0x3dc>
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	421a      	tst	r2, r3
 800a2c6:	d039      	beq.n	800a33c <_printf_float+0x450>
 800a2c8:	2301      	movs	r3, #1
 800a2ca:	003a      	movs	r2, r7
 800a2cc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a2ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2d0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a2d2:	47b0      	blx	r6
 800a2d4:	3001      	adds	r0, #1
 800a2d6:	d100      	bne.n	800a2da <_printf_float+0x3ee>
 800a2d8:	e664      	b.n	8009fa4 <_printf_float+0xb8>
 800a2da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a2de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a2e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2e2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a2e4:	47b0      	blx	r6
 800a2e6:	3001      	adds	r0, #1
 800a2e8:	d100      	bne.n	800a2ec <_printf_float+0x400>
 800a2ea:	e65b      	b.n	8009fa4 <_printf_float+0xb8>
 800a2ec:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a2ee:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a2f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	3b01      	subs	r3, #1
 800a2f6:	930c      	str	r3, [sp, #48]	@ 0x30
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	f7f6 f8a7 	bl	800044c <__aeabi_dcmpeq>
 800a2fe:	2800      	cmp	r0, #0
 800a300:	d11a      	bne.n	800a338 <_printf_float+0x44c>
 800a302:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a304:	1c7a      	adds	r2, r7, #1
 800a306:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a308:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a30a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a30c:	47b0      	blx	r6
 800a30e:	3001      	adds	r0, #1
 800a310:	d10e      	bne.n	800a330 <_printf_float+0x444>
 800a312:	e647      	b.n	8009fa4 <_printf_float+0xb8>
 800a314:	002a      	movs	r2, r5
 800a316:	2301      	movs	r3, #1
 800a318:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a31a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a31c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a31e:	321a      	adds	r2, #26
 800a320:	47b8      	blx	r7
 800a322:	3001      	adds	r0, #1
 800a324:	d100      	bne.n	800a328 <_printf_float+0x43c>
 800a326:	e63d      	b.n	8009fa4 <_printf_float+0xb8>
 800a328:	3601      	adds	r6, #1
 800a32a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a32c:	429e      	cmp	r6, r3
 800a32e:	dbf1      	blt.n	800a314 <_printf_float+0x428>
 800a330:	002a      	movs	r2, r5
 800a332:	0023      	movs	r3, r4
 800a334:	3250      	adds	r2, #80	@ 0x50
 800a336:	e6d9      	b.n	800a0ec <_printf_float+0x200>
 800a338:	2600      	movs	r6, #0
 800a33a:	e7f6      	b.n	800a32a <_printf_float+0x43e>
 800a33c:	003a      	movs	r2, r7
 800a33e:	e7e2      	b.n	800a306 <_printf_float+0x41a>
 800a340:	002a      	movs	r2, r5
 800a342:	2301      	movs	r3, #1
 800a344:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a346:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a348:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a34a:	3219      	adds	r2, #25
 800a34c:	47b0      	blx	r6
 800a34e:	3001      	adds	r0, #1
 800a350:	d100      	bne.n	800a354 <_printf_float+0x468>
 800a352:	e627      	b.n	8009fa4 <_printf_float+0xb8>
 800a354:	3401      	adds	r4, #1
 800a356:	68eb      	ldr	r3, [r5, #12]
 800a358:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a35a:	1a9b      	subs	r3, r3, r2
 800a35c:	42a3      	cmp	r3, r4
 800a35e:	dcef      	bgt.n	800a340 <_printf_float+0x454>
 800a360:	e6f8      	b.n	800a154 <_printf_float+0x268>
 800a362:	2400      	movs	r4, #0
 800a364:	e7f7      	b.n	800a356 <_printf_float+0x46a>
 800a366:	46c0      	nop			@ (mov r8, r8)

0800a368 <_printf_common>:
 800a368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a36a:	0016      	movs	r6, r2
 800a36c:	9301      	str	r3, [sp, #4]
 800a36e:	688a      	ldr	r2, [r1, #8]
 800a370:	690b      	ldr	r3, [r1, #16]
 800a372:	000c      	movs	r4, r1
 800a374:	9000      	str	r0, [sp, #0]
 800a376:	4293      	cmp	r3, r2
 800a378:	da00      	bge.n	800a37c <_printf_common+0x14>
 800a37a:	0013      	movs	r3, r2
 800a37c:	0022      	movs	r2, r4
 800a37e:	6033      	str	r3, [r6, #0]
 800a380:	3243      	adds	r2, #67	@ 0x43
 800a382:	7812      	ldrb	r2, [r2, #0]
 800a384:	2a00      	cmp	r2, #0
 800a386:	d001      	beq.n	800a38c <_printf_common+0x24>
 800a388:	3301      	adds	r3, #1
 800a38a:	6033      	str	r3, [r6, #0]
 800a38c:	6823      	ldr	r3, [r4, #0]
 800a38e:	069b      	lsls	r3, r3, #26
 800a390:	d502      	bpl.n	800a398 <_printf_common+0x30>
 800a392:	6833      	ldr	r3, [r6, #0]
 800a394:	3302      	adds	r3, #2
 800a396:	6033      	str	r3, [r6, #0]
 800a398:	6822      	ldr	r2, [r4, #0]
 800a39a:	2306      	movs	r3, #6
 800a39c:	0015      	movs	r5, r2
 800a39e:	401d      	ands	r5, r3
 800a3a0:	421a      	tst	r2, r3
 800a3a2:	d027      	beq.n	800a3f4 <_printf_common+0x8c>
 800a3a4:	0023      	movs	r3, r4
 800a3a6:	3343      	adds	r3, #67	@ 0x43
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	1e5a      	subs	r2, r3, #1
 800a3ac:	4193      	sbcs	r3, r2
 800a3ae:	6822      	ldr	r2, [r4, #0]
 800a3b0:	0692      	lsls	r2, r2, #26
 800a3b2:	d430      	bmi.n	800a416 <_printf_common+0xae>
 800a3b4:	0022      	movs	r2, r4
 800a3b6:	9901      	ldr	r1, [sp, #4]
 800a3b8:	9800      	ldr	r0, [sp, #0]
 800a3ba:	9d08      	ldr	r5, [sp, #32]
 800a3bc:	3243      	adds	r2, #67	@ 0x43
 800a3be:	47a8      	blx	r5
 800a3c0:	3001      	adds	r0, #1
 800a3c2:	d025      	beq.n	800a410 <_printf_common+0xa8>
 800a3c4:	2206      	movs	r2, #6
 800a3c6:	6823      	ldr	r3, [r4, #0]
 800a3c8:	2500      	movs	r5, #0
 800a3ca:	4013      	ands	r3, r2
 800a3cc:	2b04      	cmp	r3, #4
 800a3ce:	d105      	bne.n	800a3dc <_printf_common+0x74>
 800a3d0:	6833      	ldr	r3, [r6, #0]
 800a3d2:	68e5      	ldr	r5, [r4, #12]
 800a3d4:	1aed      	subs	r5, r5, r3
 800a3d6:	43eb      	mvns	r3, r5
 800a3d8:	17db      	asrs	r3, r3, #31
 800a3da:	401d      	ands	r5, r3
 800a3dc:	68a3      	ldr	r3, [r4, #8]
 800a3de:	6922      	ldr	r2, [r4, #16]
 800a3e0:	4293      	cmp	r3, r2
 800a3e2:	dd01      	ble.n	800a3e8 <_printf_common+0x80>
 800a3e4:	1a9b      	subs	r3, r3, r2
 800a3e6:	18ed      	adds	r5, r5, r3
 800a3e8:	2600      	movs	r6, #0
 800a3ea:	42b5      	cmp	r5, r6
 800a3ec:	d120      	bne.n	800a430 <_printf_common+0xc8>
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	e010      	b.n	800a414 <_printf_common+0xac>
 800a3f2:	3501      	adds	r5, #1
 800a3f4:	68e3      	ldr	r3, [r4, #12]
 800a3f6:	6832      	ldr	r2, [r6, #0]
 800a3f8:	1a9b      	subs	r3, r3, r2
 800a3fa:	42ab      	cmp	r3, r5
 800a3fc:	ddd2      	ble.n	800a3a4 <_printf_common+0x3c>
 800a3fe:	0022      	movs	r2, r4
 800a400:	2301      	movs	r3, #1
 800a402:	9901      	ldr	r1, [sp, #4]
 800a404:	9800      	ldr	r0, [sp, #0]
 800a406:	9f08      	ldr	r7, [sp, #32]
 800a408:	3219      	adds	r2, #25
 800a40a:	47b8      	blx	r7
 800a40c:	3001      	adds	r0, #1
 800a40e:	d1f0      	bne.n	800a3f2 <_printf_common+0x8a>
 800a410:	2001      	movs	r0, #1
 800a412:	4240      	negs	r0, r0
 800a414:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a416:	2030      	movs	r0, #48	@ 0x30
 800a418:	18e1      	adds	r1, r4, r3
 800a41a:	3143      	adds	r1, #67	@ 0x43
 800a41c:	7008      	strb	r0, [r1, #0]
 800a41e:	0021      	movs	r1, r4
 800a420:	1c5a      	adds	r2, r3, #1
 800a422:	3145      	adds	r1, #69	@ 0x45
 800a424:	7809      	ldrb	r1, [r1, #0]
 800a426:	18a2      	adds	r2, r4, r2
 800a428:	3243      	adds	r2, #67	@ 0x43
 800a42a:	3302      	adds	r3, #2
 800a42c:	7011      	strb	r1, [r2, #0]
 800a42e:	e7c1      	b.n	800a3b4 <_printf_common+0x4c>
 800a430:	0022      	movs	r2, r4
 800a432:	2301      	movs	r3, #1
 800a434:	9901      	ldr	r1, [sp, #4]
 800a436:	9800      	ldr	r0, [sp, #0]
 800a438:	9f08      	ldr	r7, [sp, #32]
 800a43a:	321a      	adds	r2, #26
 800a43c:	47b8      	blx	r7
 800a43e:	3001      	adds	r0, #1
 800a440:	d0e6      	beq.n	800a410 <_printf_common+0xa8>
 800a442:	3601      	adds	r6, #1
 800a444:	e7d1      	b.n	800a3ea <_printf_common+0x82>
	...

0800a448 <_printf_i>:
 800a448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a44a:	b08b      	sub	sp, #44	@ 0x2c
 800a44c:	9206      	str	r2, [sp, #24]
 800a44e:	000a      	movs	r2, r1
 800a450:	3243      	adds	r2, #67	@ 0x43
 800a452:	9307      	str	r3, [sp, #28]
 800a454:	9005      	str	r0, [sp, #20]
 800a456:	9203      	str	r2, [sp, #12]
 800a458:	7e0a      	ldrb	r2, [r1, #24]
 800a45a:	000c      	movs	r4, r1
 800a45c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a45e:	2a78      	cmp	r2, #120	@ 0x78
 800a460:	d809      	bhi.n	800a476 <_printf_i+0x2e>
 800a462:	2a62      	cmp	r2, #98	@ 0x62
 800a464:	d80b      	bhi.n	800a47e <_printf_i+0x36>
 800a466:	2a00      	cmp	r2, #0
 800a468:	d100      	bne.n	800a46c <_printf_i+0x24>
 800a46a:	e0ba      	b.n	800a5e2 <_printf_i+0x19a>
 800a46c:	497a      	ldr	r1, [pc, #488]	@ (800a658 <_printf_i+0x210>)
 800a46e:	9104      	str	r1, [sp, #16]
 800a470:	2a58      	cmp	r2, #88	@ 0x58
 800a472:	d100      	bne.n	800a476 <_printf_i+0x2e>
 800a474:	e08e      	b.n	800a594 <_printf_i+0x14c>
 800a476:	0025      	movs	r5, r4
 800a478:	3542      	adds	r5, #66	@ 0x42
 800a47a:	702a      	strb	r2, [r5, #0]
 800a47c:	e022      	b.n	800a4c4 <_printf_i+0x7c>
 800a47e:	0010      	movs	r0, r2
 800a480:	3863      	subs	r0, #99	@ 0x63
 800a482:	2815      	cmp	r0, #21
 800a484:	d8f7      	bhi.n	800a476 <_printf_i+0x2e>
 800a486:	f7f5 fe51 	bl	800012c <__gnu_thumb1_case_shi>
 800a48a:	0016      	.short	0x0016
 800a48c:	fff6001f 	.word	0xfff6001f
 800a490:	fff6fff6 	.word	0xfff6fff6
 800a494:	001ffff6 	.word	0x001ffff6
 800a498:	fff6fff6 	.word	0xfff6fff6
 800a49c:	fff6fff6 	.word	0xfff6fff6
 800a4a0:	0036009f 	.word	0x0036009f
 800a4a4:	fff6007e 	.word	0xfff6007e
 800a4a8:	00b0fff6 	.word	0x00b0fff6
 800a4ac:	0036fff6 	.word	0x0036fff6
 800a4b0:	fff6fff6 	.word	0xfff6fff6
 800a4b4:	0082      	.short	0x0082
 800a4b6:	0025      	movs	r5, r4
 800a4b8:	681a      	ldr	r2, [r3, #0]
 800a4ba:	3542      	adds	r5, #66	@ 0x42
 800a4bc:	1d11      	adds	r1, r2, #4
 800a4be:	6019      	str	r1, [r3, #0]
 800a4c0:	6813      	ldr	r3, [r2, #0]
 800a4c2:	702b      	strb	r3, [r5, #0]
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	e09e      	b.n	800a606 <_printf_i+0x1be>
 800a4c8:	6818      	ldr	r0, [r3, #0]
 800a4ca:	6809      	ldr	r1, [r1, #0]
 800a4cc:	1d02      	adds	r2, r0, #4
 800a4ce:	060d      	lsls	r5, r1, #24
 800a4d0:	d50b      	bpl.n	800a4ea <_printf_i+0xa2>
 800a4d2:	6806      	ldr	r6, [r0, #0]
 800a4d4:	601a      	str	r2, [r3, #0]
 800a4d6:	2e00      	cmp	r6, #0
 800a4d8:	da03      	bge.n	800a4e2 <_printf_i+0x9a>
 800a4da:	232d      	movs	r3, #45	@ 0x2d
 800a4dc:	9a03      	ldr	r2, [sp, #12]
 800a4de:	4276      	negs	r6, r6
 800a4e0:	7013      	strb	r3, [r2, #0]
 800a4e2:	4b5d      	ldr	r3, [pc, #372]	@ (800a658 <_printf_i+0x210>)
 800a4e4:	270a      	movs	r7, #10
 800a4e6:	9304      	str	r3, [sp, #16]
 800a4e8:	e018      	b.n	800a51c <_printf_i+0xd4>
 800a4ea:	6806      	ldr	r6, [r0, #0]
 800a4ec:	601a      	str	r2, [r3, #0]
 800a4ee:	0649      	lsls	r1, r1, #25
 800a4f0:	d5f1      	bpl.n	800a4d6 <_printf_i+0x8e>
 800a4f2:	b236      	sxth	r6, r6
 800a4f4:	e7ef      	b.n	800a4d6 <_printf_i+0x8e>
 800a4f6:	6808      	ldr	r0, [r1, #0]
 800a4f8:	6819      	ldr	r1, [r3, #0]
 800a4fa:	c940      	ldmia	r1!, {r6}
 800a4fc:	0605      	lsls	r5, r0, #24
 800a4fe:	d402      	bmi.n	800a506 <_printf_i+0xbe>
 800a500:	0640      	lsls	r0, r0, #25
 800a502:	d500      	bpl.n	800a506 <_printf_i+0xbe>
 800a504:	b2b6      	uxth	r6, r6
 800a506:	6019      	str	r1, [r3, #0]
 800a508:	4b53      	ldr	r3, [pc, #332]	@ (800a658 <_printf_i+0x210>)
 800a50a:	270a      	movs	r7, #10
 800a50c:	9304      	str	r3, [sp, #16]
 800a50e:	2a6f      	cmp	r2, #111	@ 0x6f
 800a510:	d100      	bne.n	800a514 <_printf_i+0xcc>
 800a512:	3f02      	subs	r7, #2
 800a514:	0023      	movs	r3, r4
 800a516:	2200      	movs	r2, #0
 800a518:	3343      	adds	r3, #67	@ 0x43
 800a51a:	701a      	strb	r2, [r3, #0]
 800a51c:	6863      	ldr	r3, [r4, #4]
 800a51e:	60a3      	str	r3, [r4, #8]
 800a520:	2b00      	cmp	r3, #0
 800a522:	db06      	blt.n	800a532 <_printf_i+0xea>
 800a524:	2104      	movs	r1, #4
 800a526:	6822      	ldr	r2, [r4, #0]
 800a528:	9d03      	ldr	r5, [sp, #12]
 800a52a:	438a      	bics	r2, r1
 800a52c:	6022      	str	r2, [r4, #0]
 800a52e:	4333      	orrs	r3, r6
 800a530:	d00c      	beq.n	800a54c <_printf_i+0x104>
 800a532:	9d03      	ldr	r5, [sp, #12]
 800a534:	0030      	movs	r0, r6
 800a536:	0039      	movs	r1, r7
 800a538:	f7f5 fe88 	bl	800024c <__aeabi_uidivmod>
 800a53c:	9b04      	ldr	r3, [sp, #16]
 800a53e:	3d01      	subs	r5, #1
 800a540:	5c5b      	ldrb	r3, [r3, r1]
 800a542:	702b      	strb	r3, [r5, #0]
 800a544:	0033      	movs	r3, r6
 800a546:	0006      	movs	r6, r0
 800a548:	429f      	cmp	r7, r3
 800a54a:	d9f3      	bls.n	800a534 <_printf_i+0xec>
 800a54c:	2f08      	cmp	r7, #8
 800a54e:	d109      	bne.n	800a564 <_printf_i+0x11c>
 800a550:	6823      	ldr	r3, [r4, #0]
 800a552:	07db      	lsls	r3, r3, #31
 800a554:	d506      	bpl.n	800a564 <_printf_i+0x11c>
 800a556:	6862      	ldr	r2, [r4, #4]
 800a558:	6923      	ldr	r3, [r4, #16]
 800a55a:	429a      	cmp	r2, r3
 800a55c:	dc02      	bgt.n	800a564 <_printf_i+0x11c>
 800a55e:	2330      	movs	r3, #48	@ 0x30
 800a560:	3d01      	subs	r5, #1
 800a562:	702b      	strb	r3, [r5, #0]
 800a564:	9b03      	ldr	r3, [sp, #12]
 800a566:	1b5b      	subs	r3, r3, r5
 800a568:	6123      	str	r3, [r4, #16]
 800a56a:	9b07      	ldr	r3, [sp, #28]
 800a56c:	0021      	movs	r1, r4
 800a56e:	9300      	str	r3, [sp, #0]
 800a570:	9805      	ldr	r0, [sp, #20]
 800a572:	9b06      	ldr	r3, [sp, #24]
 800a574:	aa09      	add	r2, sp, #36	@ 0x24
 800a576:	f7ff fef7 	bl	800a368 <_printf_common>
 800a57a:	3001      	adds	r0, #1
 800a57c:	d148      	bne.n	800a610 <_printf_i+0x1c8>
 800a57e:	2001      	movs	r0, #1
 800a580:	4240      	negs	r0, r0
 800a582:	b00b      	add	sp, #44	@ 0x2c
 800a584:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a586:	2220      	movs	r2, #32
 800a588:	6809      	ldr	r1, [r1, #0]
 800a58a:	430a      	orrs	r2, r1
 800a58c:	6022      	str	r2, [r4, #0]
 800a58e:	2278      	movs	r2, #120	@ 0x78
 800a590:	4932      	ldr	r1, [pc, #200]	@ (800a65c <_printf_i+0x214>)
 800a592:	9104      	str	r1, [sp, #16]
 800a594:	0021      	movs	r1, r4
 800a596:	3145      	adds	r1, #69	@ 0x45
 800a598:	700a      	strb	r2, [r1, #0]
 800a59a:	6819      	ldr	r1, [r3, #0]
 800a59c:	6822      	ldr	r2, [r4, #0]
 800a59e:	c940      	ldmia	r1!, {r6}
 800a5a0:	0610      	lsls	r0, r2, #24
 800a5a2:	d402      	bmi.n	800a5aa <_printf_i+0x162>
 800a5a4:	0650      	lsls	r0, r2, #25
 800a5a6:	d500      	bpl.n	800a5aa <_printf_i+0x162>
 800a5a8:	b2b6      	uxth	r6, r6
 800a5aa:	6019      	str	r1, [r3, #0]
 800a5ac:	07d3      	lsls	r3, r2, #31
 800a5ae:	d502      	bpl.n	800a5b6 <_printf_i+0x16e>
 800a5b0:	2320      	movs	r3, #32
 800a5b2:	4313      	orrs	r3, r2
 800a5b4:	6023      	str	r3, [r4, #0]
 800a5b6:	2e00      	cmp	r6, #0
 800a5b8:	d001      	beq.n	800a5be <_printf_i+0x176>
 800a5ba:	2710      	movs	r7, #16
 800a5bc:	e7aa      	b.n	800a514 <_printf_i+0xcc>
 800a5be:	2220      	movs	r2, #32
 800a5c0:	6823      	ldr	r3, [r4, #0]
 800a5c2:	4393      	bics	r3, r2
 800a5c4:	6023      	str	r3, [r4, #0]
 800a5c6:	e7f8      	b.n	800a5ba <_printf_i+0x172>
 800a5c8:	681a      	ldr	r2, [r3, #0]
 800a5ca:	680d      	ldr	r5, [r1, #0]
 800a5cc:	1d10      	adds	r0, r2, #4
 800a5ce:	6949      	ldr	r1, [r1, #20]
 800a5d0:	6018      	str	r0, [r3, #0]
 800a5d2:	6813      	ldr	r3, [r2, #0]
 800a5d4:	062e      	lsls	r6, r5, #24
 800a5d6:	d501      	bpl.n	800a5dc <_printf_i+0x194>
 800a5d8:	6019      	str	r1, [r3, #0]
 800a5da:	e002      	b.n	800a5e2 <_printf_i+0x19a>
 800a5dc:	066d      	lsls	r5, r5, #25
 800a5de:	d5fb      	bpl.n	800a5d8 <_printf_i+0x190>
 800a5e0:	8019      	strh	r1, [r3, #0]
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	9d03      	ldr	r5, [sp, #12]
 800a5e6:	6123      	str	r3, [r4, #16]
 800a5e8:	e7bf      	b.n	800a56a <_printf_i+0x122>
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	1d11      	adds	r1, r2, #4
 800a5ee:	6019      	str	r1, [r3, #0]
 800a5f0:	6815      	ldr	r5, [r2, #0]
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	0028      	movs	r0, r5
 800a5f6:	6862      	ldr	r2, [r4, #4]
 800a5f8:	f000 f9c9 	bl	800a98e <memchr>
 800a5fc:	2800      	cmp	r0, #0
 800a5fe:	d001      	beq.n	800a604 <_printf_i+0x1bc>
 800a600:	1b40      	subs	r0, r0, r5
 800a602:	6060      	str	r0, [r4, #4]
 800a604:	6863      	ldr	r3, [r4, #4]
 800a606:	6123      	str	r3, [r4, #16]
 800a608:	2300      	movs	r3, #0
 800a60a:	9a03      	ldr	r2, [sp, #12]
 800a60c:	7013      	strb	r3, [r2, #0]
 800a60e:	e7ac      	b.n	800a56a <_printf_i+0x122>
 800a610:	002a      	movs	r2, r5
 800a612:	6923      	ldr	r3, [r4, #16]
 800a614:	9906      	ldr	r1, [sp, #24]
 800a616:	9805      	ldr	r0, [sp, #20]
 800a618:	9d07      	ldr	r5, [sp, #28]
 800a61a:	47a8      	blx	r5
 800a61c:	3001      	adds	r0, #1
 800a61e:	d0ae      	beq.n	800a57e <_printf_i+0x136>
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	079b      	lsls	r3, r3, #30
 800a624:	d415      	bmi.n	800a652 <_printf_i+0x20a>
 800a626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a628:	68e0      	ldr	r0, [r4, #12]
 800a62a:	4298      	cmp	r0, r3
 800a62c:	daa9      	bge.n	800a582 <_printf_i+0x13a>
 800a62e:	0018      	movs	r0, r3
 800a630:	e7a7      	b.n	800a582 <_printf_i+0x13a>
 800a632:	0022      	movs	r2, r4
 800a634:	2301      	movs	r3, #1
 800a636:	9906      	ldr	r1, [sp, #24]
 800a638:	9805      	ldr	r0, [sp, #20]
 800a63a:	9e07      	ldr	r6, [sp, #28]
 800a63c:	3219      	adds	r2, #25
 800a63e:	47b0      	blx	r6
 800a640:	3001      	adds	r0, #1
 800a642:	d09c      	beq.n	800a57e <_printf_i+0x136>
 800a644:	3501      	adds	r5, #1
 800a646:	68e3      	ldr	r3, [r4, #12]
 800a648:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a64a:	1a9b      	subs	r3, r3, r2
 800a64c:	42ab      	cmp	r3, r5
 800a64e:	dcf0      	bgt.n	800a632 <_printf_i+0x1ea>
 800a650:	e7e9      	b.n	800a626 <_printf_i+0x1de>
 800a652:	2500      	movs	r5, #0
 800a654:	e7f7      	b.n	800a646 <_printf_i+0x1fe>
 800a656:	46c0      	nop			@ (mov r8, r8)
 800a658:	0800c94a 	.word	0x0800c94a
 800a65c:	0800c95b 	.word	0x0800c95b

0800a660 <std>:
 800a660:	2300      	movs	r3, #0
 800a662:	b510      	push	{r4, lr}
 800a664:	0004      	movs	r4, r0
 800a666:	6003      	str	r3, [r0, #0]
 800a668:	6043      	str	r3, [r0, #4]
 800a66a:	6083      	str	r3, [r0, #8]
 800a66c:	8181      	strh	r1, [r0, #12]
 800a66e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a670:	81c2      	strh	r2, [r0, #14]
 800a672:	6103      	str	r3, [r0, #16]
 800a674:	6143      	str	r3, [r0, #20]
 800a676:	6183      	str	r3, [r0, #24]
 800a678:	0019      	movs	r1, r3
 800a67a:	2208      	movs	r2, #8
 800a67c:	305c      	adds	r0, #92	@ 0x5c
 800a67e:	f000 f8ff 	bl	800a880 <memset>
 800a682:	4b0b      	ldr	r3, [pc, #44]	@ (800a6b0 <std+0x50>)
 800a684:	6224      	str	r4, [r4, #32]
 800a686:	6263      	str	r3, [r4, #36]	@ 0x24
 800a688:	4b0a      	ldr	r3, [pc, #40]	@ (800a6b4 <std+0x54>)
 800a68a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a68c:	4b0a      	ldr	r3, [pc, #40]	@ (800a6b8 <std+0x58>)
 800a68e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a690:	4b0a      	ldr	r3, [pc, #40]	@ (800a6bc <std+0x5c>)
 800a692:	6323      	str	r3, [r4, #48]	@ 0x30
 800a694:	4b0a      	ldr	r3, [pc, #40]	@ (800a6c0 <std+0x60>)
 800a696:	429c      	cmp	r4, r3
 800a698:	d005      	beq.n	800a6a6 <std+0x46>
 800a69a:	4b0a      	ldr	r3, [pc, #40]	@ (800a6c4 <std+0x64>)
 800a69c:	429c      	cmp	r4, r3
 800a69e:	d002      	beq.n	800a6a6 <std+0x46>
 800a6a0:	4b09      	ldr	r3, [pc, #36]	@ (800a6c8 <std+0x68>)
 800a6a2:	429c      	cmp	r4, r3
 800a6a4:	d103      	bne.n	800a6ae <std+0x4e>
 800a6a6:	0020      	movs	r0, r4
 800a6a8:	3058      	adds	r0, #88	@ 0x58
 800a6aa:	f000 f96d 	bl	800a988 <__retarget_lock_init_recursive>
 800a6ae:	bd10      	pop	{r4, pc}
 800a6b0:	0800a7e9 	.word	0x0800a7e9
 800a6b4:	0800a811 	.word	0x0800a811
 800a6b8:	0800a849 	.word	0x0800a849
 800a6bc:	0800a875 	.word	0x0800a875
 800a6c0:	200004a8 	.word	0x200004a8
 800a6c4:	20000510 	.word	0x20000510
 800a6c8:	20000578 	.word	0x20000578

0800a6cc <stdio_exit_handler>:
 800a6cc:	b510      	push	{r4, lr}
 800a6ce:	4a03      	ldr	r2, [pc, #12]	@ (800a6dc <stdio_exit_handler+0x10>)
 800a6d0:	4903      	ldr	r1, [pc, #12]	@ (800a6e0 <stdio_exit_handler+0x14>)
 800a6d2:	4804      	ldr	r0, [pc, #16]	@ (800a6e4 <stdio_exit_handler+0x18>)
 800a6d4:	f000 f86c 	bl	800a7b0 <_fwalk_sglue>
 800a6d8:	bd10      	pop	{r4, pc}
 800a6da:	46c0      	nop			@ (mov r8, r8)
 800a6dc:	2000000c 	.word	0x2000000c
 800a6e0:	0800c0e1 	.word	0x0800c0e1
 800a6e4:	2000001c 	.word	0x2000001c

0800a6e8 <cleanup_stdio>:
 800a6e8:	6841      	ldr	r1, [r0, #4]
 800a6ea:	4b0b      	ldr	r3, [pc, #44]	@ (800a718 <cleanup_stdio+0x30>)
 800a6ec:	b510      	push	{r4, lr}
 800a6ee:	0004      	movs	r4, r0
 800a6f0:	4299      	cmp	r1, r3
 800a6f2:	d001      	beq.n	800a6f8 <cleanup_stdio+0x10>
 800a6f4:	f001 fcf4 	bl	800c0e0 <_fflush_r>
 800a6f8:	68a1      	ldr	r1, [r4, #8]
 800a6fa:	4b08      	ldr	r3, [pc, #32]	@ (800a71c <cleanup_stdio+0x34>)
 800a6fc:	4299      	cmp	r1, r3
 800a6fe:	d002      	beq.n	800a706 <cleanup_stdio+0x1e>
 800a700:	0020      	movs	r0, r4
 800a702:	f001 fced 	bl	800c0e0 <_fflush_r>
 800a706:	68e1      	ldr	r1, [r4, #12]
 800a708:	4b05      	ldr	r3, [pc, #20]	@ (800a720 <cleanup_stdio+0x38>)
 800a70a:	4299      	cmp	r1, r3
 800a70c:	d002      	beq.n	800a714 <cleanup_stdio+0x2c>
 800a70e:	0020      	movs	r0, r4
 800a710:	f001 fce6 	bl	800c0e0 <_fflush_r>
 800a714:	bd10      	pop	{r4, pc}
 800a716:	46c0      	nop			@ (mov r8, r8)
 800a718:	200004a8 	.word	0x200004a8
 800a71c:	20000510 	.word	0x20000510
 800a720:	20000578 	.word	0x20000578

0800a724 <global_stdio_init.part.0>:
 800a724:	b510      	push	{r4, lr}
 800a726:	4b09      	ldr	r3, [pc, #36]	@ (800a74c <global_stdio_init.part.0+0x28>)
 800a728:	4a09      	ldr	r2, [pc, #36]	@ (800a750 <global_stdio_init.part.0+0x2c>)
 800a72a:	2104      	movs	r1, #4
 800a72c:	601a      	str	r2, [r3, #0]
 800a72e:	4809      	ldr	r0, [pc, #36]	@ (800a754 <global_stdio_init.part.0+0x30>)
 800a730:	2200      	movs	r2, #0
 800a732:	f7ff ff95 	bl	800a660 <std>
 800a736:	2201      	movs	r2, #1
 800a738:	2109      	movs	r1, #9
 800a73a:	4807      	ldr	r0, [pc, #28]	@ (800a758 <global_stdio_init.part.0+0x34>)
 800a73c:	f7ff ff90 	bl	800a660 <std>
 800a740:	2202      	movs	r2, #2
 800a742:	2112      	movs	r1, #18
 800a744:	4805      	ldr	r0, [pc, #20]	@ (800a75c <global_stdio_init.part.0+0x38>)
 800a746:	f7ff ff8b 	bl	800a660 <std>
 800a74a:	bd10      	pop	{r4, pc}
 800a74c:	200005e0 	.word	0x200005e0
 800a750:	0800a6cd 	.word	0x0800a6cd
 800a754:	200004a8 	.word	0x200004a8
 800a758:	20000510 	.word	0x20000510
 800a75c:	20000578 	.word	0x20000578

0800a760 <__sfp_lock_acquire>:
 800a760:	b510      	push	{r4, lr}
 800a762:	4802      	ldr	r0, [pc, #8]	@ (800a76c <__sfp_lock_acquire+0xc>)
 800a764:	f000 f911 	bl	800a98a <__retarget_lock_acquire_recursive>
 800a768:	bd10      	pop	{r4, pc}
 800a76a:	46c0      	nop			@ (mov r8, r8)
 800a76c:	200005e9 	.word	0x200005e9

0800a770 <__sfp_lock_release>:
 800a770:	b510      	push	{r4, lr}
 800a772:	4802      	ldr	r0, [pc, #8]	@ (800a77c <__sfp_lock_release+0xc>)
 800a774:	f000 f90a 	bl	800a98c <__retarget_lock_release_recursive>
 800a778:	bd10      	pop	{r4, pc}
 800a77a:	46c0      	nop			@ (mov r8, r8)
 800a77c:	200005e9 	.word	0x200005e9

0800a780 <__sinit>:
 800a780:	b510      	push	{r4, lr}
 800a782:	0004      	movs	r4, r0
 800a784:	f7ff ffec 	bl	800a760 <__sfp_lock_acquire>
 800a788:	6a23      	ldr	r3, [r4, #32]
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d002      	beq.n	800a794 <__sinit+0x14>
 800a78e:	f7ff ffef 	bl	800a770 <__sfp_lock_release>
 800a792:	bd10      	pop	{r4, pc}
 800a794:	4b04      	ldr	r3, [pc, #16]	@ (800a7a8 <__sinit+0x28>)
 800a796:	6223      	str	r3, [r4, #32]
 800a798:	4b04      	ldr	r3, [pc, #16]	@ (800a7ac <__sinit+0x2c>)
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d1f6      	bne.n	800a78e <__sinit+0xe>
 800a7a0:	f7ff ffc0 	bl	800a724 <global_stdio_init.part.0>
 800a7a4:	e7f3      	b.n	800a78e <__sinit+0xe>
 800a7a6:	46c0      	nop			@ (mov r8, r8)
 800a7a8:	0800a6e9 	.word	0x0800a6e9
 800a7ac:	200005e0 	.word	0x200005e0

0800a7b0 <_fwalk_sglue>:
 800a7b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7b2:	0014      	movs	r4, r2
 800a7b4:	2600      	movs	r6, #0
 800a7b6:	9000      	str	r0, [sp, #0]
 800a7b8:	9101      	str	r1, [sp, #4]
 800a7ba:	68a5      	ldr	r5, [r4, #8]
 800a7bc:	6867      	ldr	r7, [r4, #4]
 800a7be:	3f01      	subs	r7, #1
 800a7c0:	d504      	bpl.n	800a7cc <_fwalk_sglue+0x1c>
 800a7c2:	6824      	ldr	r4, [r4, #0]
 800a7c4:	2c00      	cmp	r4, #0
 800a7c6:	d1f8      	bne.n	800a7ba <_fwalk_sglue+0xa>
 800a7c8:	0030      	movs	r0, r6
 800a7ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a7cc:	89ab      	ldrh	r3, [r5, #12]
 800a7ce:	2b01      	cmp	r3, #1
 800a7d0:	d908      	bls.n	800a7e4 <_fwalk_sglue+0x34>
 800a7d2:	220e      	movs	r2, #14
 800a7d4:	5eab      	ldrsh	r3, [r5, r2]
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	d004      	beq.n	800a7e4 <_fwalk_sglue+0x34>
 800a7da:	0029      	movs	r1, r5
 800a7dc:	9800      	ldr	r0, [sp, #0]
 800a7de:	9b01      	ldr	r3, [sp, #4]
 800a7e0:	4798      	blx	r3
 800a7e2:	4306      	orrs	r6, r0
 800a7e4:	3568      	adds	r5, #104	@ 0x68
 800a7e6:	e7ea      	b.n	800a7be <_fwalk_sglue+0xe>

0800a7e8 <__sread>:
 800a7e8:	b570      	push	{r4, r5, r6, lr}
 800a7ea:	000c      	movs	r4, r1
 800a7ec:	250e      	movs	r5, #14
 800a7ee:	5f49      	ldrsh	r1, [r1, r5]
 800a7f0:	f000 f878 	bl	800a8e4 <_read_r>
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	db03      	blt.n	800a800 <__sread+0x18>
 800a7f8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800a7fa:	181b      	adds	r3, r3, r0
 800a7fc:	6563      	str	r3, [r4, #84]	@ 0x54
 800a7fe:	bd70      	pop	{r4, r5, r6, pc}
 800a800:	89a3      	ldrh	r3, [r4, #12]
 800a802:	4a02      	ldr	r2, [pc, #8]	@ (800a80c <__sread+0x24>)
 800a804:	4013      	ands	r3, r2
 800a806:	81a3      	strh	r3, [r4, #12]
 800a808:	e7f9      	b.n	800a7fe <__sread+0x16>
 800a80a:	46c0      	nop			@ (mov r8, r8)
 800a80c:	ffffefff 	.word	0xffffefff

0800a810 <__swrite>:
 800a810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a812:	001f      	movs	r7, r3
 800a814:	898b      	ldrh	r3, [r1, #12]
 800a816:	0005      	movs	r5, r0
 800a818:	000c      	movs	r4, r1
 800a81a:	0016      	movs	r6, r2
 800a81c:	05db      	lsls	r3, r3, #23
 800a81e:	d505      	bpl.n	800a82c <__swrite+0x1c>
 800a820:	230e      	movs	r3, #14
 800a822:	5ec9      	ldrsh	r1, [r1, r3]
 800a824:	2200      	movs	r2, #0
 800a826:	2302      	movs	r3, #2
 800a828:	f000 f848 	bl	800a8bc <_lseek_r>
 800a82c:	89a3      	ldrh	r3, [r4, #12]
 800a82e:	4a05      	ldr	r2, [pc, #20]	@ (800a844 <__swrite+0x34>)
 800a830:	0028      	movs	r0, r5
 800a832:	4013      	ands	r3, r2
 800a834:	81a3      	strh	r3, [r4, #12]
 800a836:	0032      	movs	r2, r6
 800a838:	230e      	movs	r3, #14
 800a83a:	5ee1      	ldrsh	r1, [r4, r3]
 800a83c:	003b      	movs	r3, r7
 800a83e:	f000 f865 	bl	800a90c <_write_r>
 800a842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a844:	ffffefff 	.word	0xffffefff

0800a848 <__sseek>:
 800a848:	b570      	push	{r4, r5, r6, lr}
 800a84a:	000c      	movs	r4, r1
 800a84c:	250e      	movs	r5, #14
 800a84e:	5f49      	ldrsh	r1, [r1, r5]
 800a850:	f000 f834 	bl	800a8bc <_lseek_r>
 800a854:	89a3      	ldrh	r3, [r4, #12]
 800a856:	1c42      	adds	r2, r0, #1
 800a858:	d103      	bne.n	800a862 <__sseek+0x1a>
 800a85a:	4a05      	ldr	r2, [pc, #20]	@ (800a870 <__sseek+0x28>)
 800a85c:	4013      	ands	r3, r2
 800a85e:	81a3      	strh	r3, [r4, #12]
 800a860:	bd70      	pop	{r4, r5, r6, pc}
 800a862:	2280      	movs	r2, #128	@ 0x80
 800a864:	0152      	lsls	r2, r2, #5
 800a866:	4313      	orrs	r3, r2
 800a868:	81a3      	strh	r3, [r4, #12]
 800a86a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a86c:	e7f8      	b.n	800a860 <__sseek+0x18>
 800a86e:	46c0      	nop			@ (mov r8, r8)
 800a870:	ffffefff 	.word	0xffffefff

0800a874 <__sclose>:
 800a874:	b510      	push	{r4, lr}
 800a876:	230e      	movs	r3, #14
 800a878:	5ec9      	ldrsh	r1, [r1, r3]
 800a87a:	f000 f80d 	bl	800a898 <_close_r>
 800a87e:	bd10      	pop	{r4, pc}

0800a880 <memset>:
 800a880:	0003      	movs	r3, r0
 800a882:	1882      	adds	r2, r0, r2
 800a884:	4293      	cmp	r3, r2
 800a886:	d100      	bne.n	800a88a <memset+0xa>
 800a888:	4770      	bx	lr
 800a88a:	7019      	strb	r1, [r3, #0]
 800a88c:	3301      	adds	r3, #1
 800a88e:	e7f9      	b.n	800a884 <memset+0x4>

0800a890 <_localeconv_r>:
 800a890:	4800      	ldr	r0, [pc, #0]	@ (800a894 <_localeconv_r+0x4>)
 800a892:	4770      	bx	lr
 800a894:	20000158 	.word	0x20000158

0800a898 <_close_r>:
 800a898:	2300      	movs	r3, #0
 800a89a:	b570      	push	{r4, r5, r6, lr}
 800a89c:	4d06      	ldr	r5, [pc, #24]	@ (800a8b8 <_close_r+0x20>)
 800a89e:	0004      	movs	r4, r0
 800a8a0:	0008      	movs	r0, r1
 800a8a2:	602b      	str	r3, [r5, #0]
 800a8a4:	f7f9 ff74 	bl	8004790 <_close>
 800a8a8:	1c43      	adds	r3, r0, #1
 800a8aa:	d103      	bne.n	800a8b4 <_close_r+0x1c>
 800a8ac:	682b      	ldr	r3, [r5, #0]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d000      	beq.n	800a8b4 <_close_r+0x1c>
 800a8b2:	6023      	str	r3, [r4, #0]
 800a8b4:	bd70      	pop	{r4, r5, r6, pc}
 800a8b6:	46c0      	nop			@ (mov r8, r8)
 800a8b8:	200005e4 	.word	0x200005e4

0800a8bc <_lseek_r>:
 800a8bc:	b570      	push	{r4, r5, r6, lr}
 800a8be:	0004      	movs	r4, r0
 800a8c0:	0008      	movs	r0, r1
 800a8c2:	0011      	movs	r1, r2
 800a8c4:	001a      	movs	r2, r3
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	4d05      	ldr	r5, [pc, #20]	@ (800a8e0 <_lseek_r+0x24>)
 800a8ca:	602b      	str	r3, [r5, #0]
 800a8cc:	f7f9 ff81 	bl	80047d2 <_lseek>
 800a8d0:	1c43      	adds	r3, r0, #1
 800a8d2:	d103      	bne.n	800a8dc <_lseek_r+0x20>
 800a8d4:	682b      	ldr	r3, [r5, #0]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d000      	beq.n	800a8dc <_lseek_r+0x20>
 800a8da:	6023      	str	r3, [r4, #0]
 800a8dc:	bd70      	pop	{r4, r5, r6, pc}
 800a8de:	46c0      	nop			@ (mov r8, r8)
 800a8e0:	200005e4 	.word	0x200005e4

0800a8e4 <_read_r>:
 800a8e4:	b570      	push	{r4, r5, r6, lr}
 800a8e6:	0004      	movs	r4, r0
 800a8e8:	0008      	movs	r0, r1
 800a8ea:	0011      	movs	r1, r2
 800a8ec:	001a      	movs	r2, r3
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	4d05      	ldr	r5, [pc, #20]	@ (800a908 <_read_r+0x24>)
 800a8f2:	602b      	str	r3, [r5, #0]
 800a8f4:	f7f9 ff13 	bl	800471e <_read>
 800a8f8:	1c43      	adds	r3, r0, #1
 800a8fa:	d103      	bne.n	800a904 <_read_r+0x20>
 800a8fc:	682b      	ldr	r3, [r5, #0]
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d000      	beq.n	800a904 <_read_r+0x20>
 800a902:	6023      	str	r3, [r4, #0]
 800a904:	bd70      	pop	{r4, r5, r6, pc}
 800a906:	46c0      	nop			@ (mov r8, r8)
 800a908:	200005e4 	.word	0x200005e4

0800a90c <_write_r>:
 800a90c:	b570      	push	{r4, r5, r6, lr}
 800a90e:	0004      	movs	r4, r0
 800a910:	0008      	movs	r0, r1
 800a912:	0011      	movs	r1, r2
 800a914:	001a      	movs	r2, r3
 800a916:	2300      	movs	r3, #0
 800a918:	4d05      	ldr	r5, [pc, #20]	@ (800a930 <_write_r+0x24>)
 800a91a:	602b      	str	r3, [r5, #0]
 800a91c:	f7f9 ff1c 	bl	8004758 <_write>
 800a920:	1c43      	adds	r3, r0, #1
 800a922:	d103      	bne.n	800a92c <_write_r+0x20>
 800a924:	682b      	ldr	r3, [r5, #0]
 800a926:	2b00      	cmp	r3, #0
 800a928:	d000      	beq.n	800a92c <_write_r+0x20>
 800a92a:	6023      	str	r3, [r4, #0]
 800a92c:	bd70      	pop	{r4, r5, r6, pc}
 800a92e:	46c0      	nop			@ (mov r8, r8)
 800a930:	200005e4 	.word	0x200005e4

0800a934 <__errno>:
 800a934:	4b01      	ldr	r3, [pc, #4]	@ (800a93c <__errno+0x8>)
 800a936:	6818      	ldr	r0, [r3, #0]
 800a938:	4770      	bx	lr
 800a93a:	46c0      	nop			@ (mov r8, r8)
 800a93c:	20000018 	.word	0x20000018

0800a940 <__libc_init_array>:
 800a940:	b570      	push	{r4, r5, r6, lr}
 800a942:	2600      	movs	r6, #0
 800a944:	4c0c      	ldr	r4, [pc, #48]	@ (800a978 <__libc_init_array+0x38>)
 800a946:	4d0d      	ldr	r5, [pc, #52]	@ (800a97c <__libc_init_array+0x3c>)
 800a948:	1b64      	subs	r4, r4, r5
 800a94a:	10a4      	asrs	r4, r4, #2
 800a94c:	42a6      	cmp	r6, r4
 800a94e:	d109      	bne.n	800a964 <__libc_init_array+0x24>
 800a950:	2600      	movs	r6, #0
 800a952:	f001 ff4b 	bl	800c7ec <_init>
 800a956:	4c0a      	ldr	r4, [pc, #40]	@ (800a980 <__libc_init_array+0x40>)
 800a958:	4d0a      	ldr	r5, [pc, #40]	@ (800a984 <__libc_init_array+0x44>)
 800a95a:	1b64      	subs	r4, r4, r5
 800a95c:	10a4      	asrs	r4, r4, #2
 800a95e:	42a6      	cmp	r6, r4
 800a960:	d105      	bne.n	800a96e <__libc_init_array+0x2e>
 800a962:	bd70      	pop	{r4, r5, r6, pc}
 800a964:	00b3      	lsls	r3, r6, #2
 800a966:	58eb      	ldr	r3, [r5, r3]
 800a968:	4798      	blx	r3
 800a96a:	3601      	adds	r6, #1
 800a96c:	e7ee      	b.n	800a94c <__libc_init_array+0xc>
 800a96e:	00b3      	lsls	r3, r6, #2
 800a970:	58eb      	ldr	r3, [r5, r3]
 800a972:	4798      	blx	r3
 800a974:	3601      	adds	r6, #1
 800a976:	e7f2      	b.n	800a95e <__libc_init_array+0x1e>
 800a978:	0800ccb4 	.word	0x0800ccb4
 800a97c:	0800ccb4 	.word	0x0800ccb4
 800a980:	0800ccb8 	.word	0x0800ccb8
 800a984:	0800ccb4 	.word	0x0800ccb4

0800a988 <__retarget_lock_init_recursive>:
 800a988:	4770      	bx	lr

0800a98a <__retarget_lock_acquire_recursive>:
 800a98a:	4770      	bx	lr

0800a98c <__retarget_lock_release_recursive>:
 800a98c:	4770      	bx	lr

0800a98e <memchr>:
 800a98e:	b2c9      	uxtb	r1, r1
 800a990:	1882      	adds	r2, r0, r2
 800a992:	4290      	cmp	r0, r2
 800a994:	d101      	bne.n	800a99a <memchr+0xc>
 800a996:	2000      	movs	r0, #0
 800a998:	4770      	bx	lr
 800a99a:	7803      	ldrb	r3, [r0, #0]
 800a99c:	428b      	cmp	r3, r1
 800a99e:	d0fb      	beq.n	800a998 <memchr+0xa>
 800a9a0:	3001      	adds	r0, #1
 800a9a2:	e7f6      	b.n	800a992 <memchr+0x4>

0800a9a4 <quorem>:
 800a9a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a9a6:	6903      	ldr	r3, [r0, #16]
 800a9a8:	690c      	ldr	r4, [r1, #16]
 800a9aa:	b089      	sub	sp, #36	@ 0x24
 800a9ac:	9003      	str	r0, [sp, #12]
 800a9ae:	9106      	str	r1, [sp, #24]
 800a9b0:	2000      	movs	r0, #0
 800a9b2:	42a3      	cmp	r3, r4
 800a9b4:	db63      	blt.n	800aa7e <quorem+0xda>
 800a9b6:	000b      	movs	r3, r1
 800a9b8:	3c01      	subs	r4, #1
 800a9ba:	3314      	adds	r3, #20
 800a9bc:	00a5      	lsls	r5, r4, #2
 800a9be:	9304      	str	r3, [sp, #16]
 800a9c0:	195b      	adds	r3, r3, r5
 800a9c2:	9305      	str	r3, [sp, #20]
 800a9c4:	9b03      	ldr	r3, [sp, #12]
 800a9c6:	3314      	adds	r3, #20
 800a9c8:	9301      	str	r3, [sp, #4]
 800a9ca:	195d      	adds	r5, r3, r5
 800a9cc:	9b05      	ldr	r3, [sp, #20]
 800a9ce:	682f      	ldr	r7, [r5, #0]
 800a9d0:	681e      	ldr	r6, [r3, #0]
 800a9d2:	0038      	movs	r0, r7
 800a9d4:	3601      	adds	r6, #1
 800a9d6:	0031      	movs	r1, r6
 800a9d8:	f7f5 fbb2 	bl	8000140 <__udivsi3>
 800a9dc:	9002      	str	r0, [sp, #8]
 800a9de:	42b7      	cmp	r7, r6
 800a9e0:	d327      	bcc.n	800aa32 <quorem+0x8e>
 800a9e2:	9b04      	ldr	r3, [sp, #16]
 800a9e4:	2700      	movs	r7, #0
 800a9e6:	469c      	mov	ip, r3
 800a9e8:	9e01      	ldr	r6, [sp, #4]
 800a9ea:	9707      	str	r7, [sp, #28]
 800a9ec:	4662      	mov	r2, ip
 800a9ee:	ca08      	ldmia	r2!, {r3}
 800a9f0:	6830      	ldr	r0, [r6, #0]
 800a9f2:	4694      	mov	ip, r2
 800a9f4:	9a02      	ldr	r2, [sp, #8]
 800a9f6:	b299      	uxth	r1, r3
 800a9f8:	4351      	muls	r1, r2
 800a9fa:	0c1b      	lsrs	r3, r3, #16
 800a9fc:	4353      	muls	r3, r2
 800a9fe:	19c9      	adds	r1, r1, r7
 800aa00:	0c0a      	lsrs	r2, r1, #16
 800aa02:	189b      	adds	r3, r3, r2
 800aa04:	b289      	uxth	r1, r1
 800aa06:	b282      	uxth	r2, r0
 800aa08:	1a52      	subs	r2, r2, r1
 800aa0a:	9907      	ldr	r1, [sp, #28]
 800aa0c:	0c1f      	lsrs	r7, r3, #16
 800aa0e:	1852      	adds	r2, r2, r1
 800aa10:	0c00      	lsrs	r0, r0, #16
 800aa12:	b29b      	uxth	r3, r3
 800aa14:	1411      	asrs	r1, r2, #16
 800aa16:	1ac3      	subs	r3, r0, r3
 800aa18:	185b      	adds	r3, r3, r1
 800aa1a:	1419      	asrs	r1, r3, #16
 800aa1c:	b292      	uxth	r2, r2
 800aa1e:	041b      	lsls	r3, r3, #16
 800aa20:	431a      	orrs	r2, r3
 800aa22:	9b05      	ldr	r3, [sp, #20]
 800aa24:	9107      	str	r1, [sp, #28]
 800aa26:	c604      	stmia	r6!, {r2}
 800aa28:	4563      	cmp	r3, ip
 800aa2a:	d2df      	bcs.n	800a9ec <quorem+0x48>
 800aa2c:	682b      	ldr	r3, [r5, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d02b      	beq.n	800aa8a <quorem+0xe6>
 800aa32:	9906      	ldr	r1, [sp, #24]
 800aa34:	9803      	ldr	r0, [sp, #12]
 800aa36:	f001 f9b7 	bl	800bda8 <__mcmp>
 800aa3a:	2800      	cmp	r0, #0
 800aa3c:	db1e      	blt.n	800aa7c <quorem+0xd8>
 800aa3e:	2600      	movs	r6, #0
 800aa40:	9d01      	ldr	r5, [sp, #4]
 800aa42:	9904      	ldr	r1, [sp, #16]
 800aa44:	c901      	ldmia	r1!, {r0}
 800aa46:	682b      	ldr	r3, [r5, #0]
 800aa48:	b287      	uxth	r7, r0
 800aa4a:	b29a      	uxth	r2, r3
 800aa4c:	1bd2      	subs	r2, r2, r7
 800aa4e:	1992      	adds	r2, r2, r6
 800aa50:	0c00      	lsrs	r0, r0, #16
 800aa52:	0c1b      	lsrs	r3, r3, #16
 800aa54:	1a1b      	subs	r3, r3, r0
 800aa56:	1410      	asrs	r0, r2, #16
 800aa58:	181b      	adds	r3, r3, r0
 800aa5a:	141e      	asrs	r6, r3, #16
 800aa5c:	b292      	uxth	r2, r2
 800aa5e:	041b      	lsls	r3, r3, #16
 800aa60:	431a      	orrs	r2, r3
 800aa62:	9b05      	ldr	r3, [sp, #20]
 800aa64:	c504      	stmia	r5!, {r2}
 800aa66:	428b      	cmp	r3, r1
 800aa68:	d2ec      	bcs.n	800aa44 <quorem+0xa0>
 800aa6a:	9a01      	ldr	r2, [sp, #4]
 800aa6c:	00a3      	lsls	r3, r4, #2
 800aa6e:	18d3      	adds	r3, r2, r3
 800aa70:	681a      	ldr	r2, [r3, #0]
 800aa72:	2a00      	cmp	r2, #0
 800aa74:	d014      	beq.n	800aaa0 <quorem+0xfc>
 800aa76:	9b02      	ldr	r3, [sp, #8]
 800aa78:	3301      	adds	r3, #1
 800aa7a:	9302      	str	r3, [sp, #8]
 800aa7c:	9802      	ldr	r0, [sp, #8]
 800aa7e:	b009      	add	sp, #36	@ 0x24
 800aa80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa82:	682b      	ldr	r3, [r5, #0]
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d104      	bne.n	800aa92 <quorem+0xee>
 800aa88:	3c01      	subs	r4, #1
 800aa8a:	9b01      	ldr	r3, [sp, #4]
 800aa8c:	3d04      	subs	r5, #4
 800aa8e:	42ab      	cmp	r3, r5
 800aa90:	d3f7      	bcc.n	800aa82 <quorem+0xde>
 800aa92:	9b03      	ldr	r3, [sp, #12]
 800aa94:	611c      	str	r4, [r3, #16]
 800aa96:	e7cc      	b.n	800aa32 <quorem+0x8e>
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	2a00      	cmp	r2, #0
 800aa9c:	d104      	bne.n	800aaa8 <quorem+0x104>
 800aa9e:	3c01      	subs	r4, #1
 800aaa0:	9a01      	ldr	r2, [sp, #4]
 800aaa2:	3b04      	subs	r3, #4
 800aaa4:	429a      	cmp	r2, r3
 800aaa6:	d3f7      	bcc.n	800aa98 <quorem+0xf4>
 800aaa8:	9b03      	ldr	r3, [sp, #12]
 800aaaa:	611c      	str	r4, [r3, #16]
 800aaac:	e7e3      	b.n	800aa76 <quorem+0xd2>
	...

0800aab0 <_dtoa_r>:
 800aab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aab2:	0014      	movs	r4, r2
 800aab4:	001d      	movs	r5, r3
 800aab6:	69c6      	ldr	r6, [r0, #28]
 800aab8:	b09d      	sub	sp, #116	@ 0x74
 800aaba:	940a      	str	r4, [sp, #40]	@ 0x28
 800aabc:	950b      	str	r5, [sp, #44]	@ 0x2c
 800aabe:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800aac0:	9003      	str	r0, [sp, #12]
 800aac2:	2e00      	cmp	r6, #0
 800aac4:	d10f      	bne.n	800aae6 <_dtoa_r+0x36>
 800aac6:	2010      	movs	r0, #16
 800aac8:	f000 fe2c 	bl	800b724 <malloc>
 800aacc:	9b03      	ldr	r3, [sp, #12]
 800aace:	1e02      	subs	r2, r0, #0
 800aad0:	61d8      	str	r0, [r3, #28]
 800aad2:	d104      	bne.n	800aade <_dtoa_r+0x2e>
 800aad4:	21ef      	movs	r1, #239	@ 0xef
 800aad6:	4bc7      	ldr	r3, [pc, #796]	@ (800adf4 <_dtoa_r+0x344>)
 800aad8:	48c7      	ldr	r0, [pc, #796]	@ (800adf8 <_dtoa_r+0x348>)
 800aada:	f001 fb49 	bl	800c170 <__assert_func>
 800aade:	6046      	str	r6, [r0, #4]
 800aae0:	6086      	str	r6, [r0, #8]
 800aae2:	6006      	str	r6, [r0, #0]
 800aae4:	60c6      	str	r6, [r0, #12]
 800aae6:	9b03      	ldr	r3, [sp, #12]
 800aae8:	69db      	ldr	r3, [r3, #28]
 800aaea:	6819      	ldr	r1, [r3, #0]
 800aaec:	2900      	cmp	r1, #0
 800aaee:	d00b      	beq.n	800ab08 <_dtoa_r+0x58>
 800aaf0:	685a      	ldr	r2, [r3, #4]
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	4093      	lsls	r3, r2
 800aaf6:	604a      	str	r2, [r1, #4]
 800aaf8:	608b      	str	r3, [r1, #8]
 800aafa:	9803      	ldr	r0, [sp, #12]
 800aafc:	f000 ff12 	bl	800b924 <_Bfree>
 800ab00:	2200      	movs	r2, #0
 800ab02:	9b03      	ldr	r3, [sp, #12]
 800ab04:	69db      	ldr	r3, [r3, #28]
 800ab06:	601a      	str	r2, [r3, #0]
 800ab08:	2d00      	cmp	r5, #0
 800ab0a:	da1e      	bge.n	800ab4a <_dtoa_r+0x9a>
 800ab0c:	2301      	movs	r3, #1
 800ab0e:	603b      	str	r3, [r7, #0]
 800ab10:	006b      	lsls	r3, r5, #1
 800ab12:	085b      	lsrs	r3, r3, #1
 800ab14:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ab16:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ab18:	4bb8      	ldr	r3, [pc, #736]	@ (800adfc <_dtoa_r+0x34c>)
 800ab1a:	4ab8      	ldr	r2, [pc, #736]	@ (800adfc <_dtoa_r+0x34c>)
 800ab1c:	403b      	ands	r3, r7
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	d116      	bne.n	800ab50 <_dtoa_r+0xa0>
 800ab22:	4bb7      	ldr	r3, [pc, #732]	@ (800ae00 <_dtoa_r+0x350>)
 800ab24:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ab26:	6013      	str	r3, [r2, #0]
 800ab28:	033b      	lsls	r3, r7, #12
 800ab2a:	0b1b      	lsrs	r3, r3, #12
 800ab2c:	4323      	orrs	r3, r4
 800ab2e:	d101      	bne.n	800ab34 <_dtoa_r+0x84>
 800ab30:	f000 fd80 	bl	800b634 <_dtoa_r+0xb84>
 800ab34:	4bb3      	ldr	r3, [pc, #716]	@ (800ae04 <_dtoa_r+0x354>)
 800ab36:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ab38:	9308      	str	r3, [sp, #32]
 800ab3a:	2a00      	cmp	r2, #0
 800ab3c:	d002      	beq.n	800ab44 <_dtoa_r+0x94>
 800ab3e:	4bb2      	ldr	r3, [pc, #712]	@ (800ae08 <_dtoa_r+0x358>)
 800ab40:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ab42:	6013      	str	r3, [r2, #0]
 800ab44:	9808      	ldr	r0, [sp, #32]
 800ab46:	b01d      	add	sp, #116	@ 0x74
 800ab48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	603b      	str	r3, [r7, #0]
 800ab4e:	e7e2      	b.n	800ab16 <_dtoa_r+0x66>
 800ab50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab54:	9212      	str	r2, [sp, #72]	@ 0x48
 800ab56:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ab58:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ab5a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	2300      	movs	r3, #0
 800ab60:	f7f5 fc74 	bl	800044c <__aeabi_dcmpeq>
 800ab64:	1e06      	subs	r6, r0, #0
 800ab66:	d00b      	beq.n	800ab80 <_dtoa_r+0xd0>
 800ab68:	2301      	movs	r3, #1
 800ab6a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ab6c:	6013      	str	r3, [r2, #0]
 800ab6e:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d002      	beq.n	800ab7a <_dtoa_r+0xca>
 800ab74:	4ba5      	ldr	r3, [pc, #660]	@ (800ae0c <_dtoa_r+0x35c>)
 800ab76:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ab78:	6013      	str	r3, [r2, #0]
 800ab7a:	4ba5      	ldr	r3, [pc, #660]	@ (800ae10 <_dtoa_r+0x360>)
 800ab7c:	9308      	str	r3, [sp, #32]
 800ab7e:	e7e1      	b.n	800ab44 <_dtoa_r+0x94>
 800ab80:	ab1a      	add	r3, sp, #104	@ 0x68
 800ab82:	9301      	str	r3, [sp, #4]
 800ab84:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ab86:	9300      	str	r3, [sp, #0]
 800ab88:	9803      	ldr	r0, [sp, #12]
 800ab8a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ab8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ab8e:	f001 f9c1 	bl	800bf14 <__d2b>
 800ab92:	007a      	lsls	r2, r7, #1
 800ab94:	9005      	str	r0, [sp, #20]
 800ab96:	0d52      	lsrs	r2, r2, #21
 800ab98:	d100      	bne.n	800ab9c <_dtoa_r+0xec>
 800ab9a:	e07b      	b.n	800ac94 <_dtoa_r+0x1e4>
 800ab9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ab9e:	9618      	str	r6, [sp, #96]	@ 0x60
 800aba0:	0319      	lsls	r1, r3, #12
 800aba2:	4b9c      	ldr	r3, [pc, #624]	@ (800ae14 <_dtoa_r+0x364>)
 800aba4:	0b09      	lsrs	r1, r1, #12
 800aba6:	430b      	orrs	r3, r1
 800aba8:	499b      	ldr	r1, [pc, #620]	@ (800ae18 <_dtoa_r+0x368>)
 800abaa:	1857      	adds	r7, r2, r1
 800abac:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800abae:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800abb0:	0019      	movs	r1, r3
 800abb2:	2200      	movs	r2, #0
 800abb4:	4b99      	ldr	r3, [pc, #612]	@ (800ae1c <_dtoa_r+0x36c>)
 800abb6:	f7f7 fa97 	bl	80020e8 <__aeabi_dsub>
 800abba:	4a99      	ldr	r2, [pc, #612]	@ (800ae20 <_dtoa_r+0x370>)
 800abbc:	4b99      	ldr	r3, [pc, #612]	@ (800ae24 <_dtoa_r+0x374>)
 800abbe:	f7f6 ffad 	bl	8001b1c <__aeabi_dmul>
 800abc2:	4a99      	ldr	r2, [pc, #612]	@ (800ae28 <_dtoa_r+0x378>)
 800abc4:	4b99      	ldr	r3, [pc, #612]	@ (800ae2c <_dtoa_r+0x37c>)
 800abc6:	f7f5 ffa9 	bl	8000b1c <__aeabi_dadd>
 800abca:	0004      	movs	r4, r0
 800abcc:	0038      	movs	r0, r7
 800abce:	000d      	movs	r5, r1
 800abd0:	f7f7 fef2 	bl	80029b8 <__aeabi_i2d>
 800abd4:	4a96      	ldr	r2, [pc, #600]	@ (800ae30 <_dtoa_r+0x380>)
 800abd6:	4b97      	ldr	r3, [pc, #604]	@ (800ae34 <_dtoa_r+0x384>)
 800abd8:	f7f6 ffa0 	bl	8001b1c <__aeabi_dmul>
 800abdc:	0002      	movs	r2, r0
 800abde:	000b      	movs	r3, r1
 800abe0:	0020      	movs	r0, r4
 800abe2:	0029      	movs	r1, r5
 800abe4:	f7f5 ff9a 	bl	8000b1c <__aeabi_dadd>
 800abe8:	0004      	movs	r4, r0
 800abea:	000d      	movs	r5, r1
 800abec:	f7f7 fea8 	bl	8002940 <__aeabi_d2iz>
 800abf0:	2200      	movs	r2, #0
 800abf2:	9004      	str	r0, [sp, #16]
 800abf4:	2300      	movs	r3, #0
 800abf6:	0020      	movs	r0, r4
 800abf8:	0029      	movs	r1, r5
 800abfa:	f7f5 fc2d 	bl	8000458 <__aeabi_dcmplt>
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d00b      	beq.n	800ac1a <_dtoa_r+0x16a>
 800ac02:	9804      	ldr	r0, [sp, #16]
 800ac04:	f7f7 fed8 	bl	80029b8 <__aeabi_i2d>
 800ac08:	002b      	movs	r3, r5
 800ac0a:	0022      	movs	r2, r4
 800ac0c:	f7f5 fc1e 	bl	800044c <__aeabi_dcmpeq>
 800ac10:	4243      	negs	r3, r0
 800ac12:	4158      	adcs	r0, r3
 800ac14:	9b04      	ldr	r3, [sp, #16]
 800ac16:	1a1b      	subs	r3, r3, r0
 800ac18:	9304      	str	r3, [sp, #16]
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	9315      	str	r3, [sp, #84]	@ 0x54
 800ac1e:	9b04      	ldr	r3, [sp, #16]
 800ac20:	2b16      	cmp	r3, #22
 800ac22:	d810      	bhi.n	800ac46 <_dtoa_r+0x196>
 800ac24:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ac26:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ac28:	9a04      	ldr	r2, [sp, #16]
 800ac2a:	4b83      	ldr	r3, [pc, #524]	@ (800ae38 <_dtoa_r+0x388>)
 800ac2c:	00d2      	lsls	r2, r2, #3
 800ac2e:	189b      	adds	r3, r3, r2
 800ac30:	681a      	ldr	r2, [r3, #0]
 800ac32:	685b      	ldr	r3, [r3, #4]
 800ac34:	f7f5 fc10 	bl	8000458 <__aeabi_dcmplt>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	d047      	beq.n	800accc <_dtoa_r+0x21c>
 800ac3c:	9b04      	ldr	r3, [sp, #16]
 800ac3e:	3b01      	subs	r3, #1
 800ac40:	9304      	str	r3, [sp, #16]
 800ac42:	2300      	movs	r3, #0
 800ac44:	9315      	str	r3, [sp, #84]	@ 0x54
 800ac46:	2200      	movs	r2, #0
 800ac48:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800ac4a:	9206      	str	r2, [sp, #24]
 800ac4c:	1bdb      	subs	r3, r3, r7
 800ac4e:	1e5a      	subs	r2, r3, #1
 800ac50:	d53e      	bpl.n	800acd0 <_dtoa_r+0x220>
 800ac52:	2201      	movs	r2, #1
 800ac54:	1ad3      	subs	r3, r2, r3
 800ac56:	9306      	str	r3, [sp, #24]
 800ac58:	2300      	movs	r3, #0
 800ac5a:	930d      	str	r3, [sp, #52]	@ 0x34
 800ac5c:	9b04      	ldr	r3, [sp, #16]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	db38      	blt.n	800acd4 <_dtoa_r+0x224>
 800ac62:	9a04      	ldr	r2, [sp, #16]
 800ac64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac66:	4694      	mov	ip, r2
 800ac68:	4463      	add	r3, ip
 800ac6a:	930d      	str	r3, [sp, #52]	@ 0x34
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	9214      	str	r2, [sp, #80]	@ 0x50
 800ac70:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac72:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ac74:	2401      	movs	r4, #1
 800ac76:	2b09      	cmp	r3, #9
 800ac78:	d862      	bhi.n	800ad40 <_dtoa_r+0x290>
 800ac7a:	2b05      	cmp	r3, #5
 800ac7c:	dd02      	ble.n	800ac84 <_dtoa_r+0x1d4>
 800ac7e:	2400      	movs	r4, #0
 800ac80:	3b04      	subs	r3, #4
 800ac82:	9322      	str	r3, [sp, #136]	@ 0x88
 800ac84:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ac86:	1e98      	subs	r0, r3, #2
 800ac88:	2803      	cmp	r0, #3
 800ac8a:	d863      	bhi.n	800ad54 <_dtoa_r+0x2a4>
 800ac8c:	f7f5 fa44 	bl	8000118 <__gnu_thumb1_case_uqi>
 800ac90:	2b385654 	.word	0x2b385654
 800ac94:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800ac96:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800ac98:	18f6      	adds	r6, r6, r3
 800ac9a:	4b68      	ldr	r3, [pc, #416]	@ (800ae3c <_dtoa_r+0x38c>)
 800ac9c:	18f2      	adds	r2, r6, r3
 800ac9e:	2a20      	cmp	r2, #32
 800aca0:	dd0f      	ble.n	800acc2 <_dtoa_r+0x212>
 800aca2:	2340      	movs	r3, #64	@ 0x40
 800aca4:	1a9b      	subs	r3, r3, r2
 800aca6:	409f      	lsls	r7, r3
 800aca8:	4b65      	ldr	r3, [pc, #404]	@ (800ae40 <_dtoa_r+0x390>)
 800acaa:	0038      	movs	r0, r7
 800acac:	18f3      	adds	r3, r6, r3
 800acae:	40dc      	lsrs	r4, r3
 800acb0:	4320      	orrs	r0, r4
 800acb2:	f7f7 feaf 	bl	8002a14 <__aeabi_ui2d>
 800acb6:	2201      	movs	r2, #1
 800acb8:	4b62      	ldr	r3, [pc, #392]	@ (800ae44 <_dtoa_r+0x394>)
 800acba:	1e77      	subs	r7, r6, #1
 800acbc:	18cb      	adds	r3, r1, r3
 800acbe:	9218      	str	r2, [sp, #96]	@ 0x60
 800acc0:	e776      	b.n	800abb0 <_dtoa_r+0x100>
 800acc2:	2320      	movs	r3, #32
 800acc4:	0020      	movs	r0, r4
 800acc6:	1a9b      	subs	r3, r3, r2
 800acc8:	4098      	lsls	r0, r3
 800acca:	e7f2      	b.n	800acb2 <_dtoa_r+0x202>
 800accc:	9015      	str	r0, [sp, #84]	@ 0x54
 800acce:	e7ba      	b.n	800ac46 <_dtoa_r+0x196>
 800acd0:	920d      	str	r2, [sp, #52]	@ 0x34
 800acd2:	e7c3      	b.n	800ac5c <_dtoa_r+0x1ac>
 800acd4:	9b06      	ldr	r3, [sp, #24]
 800acd6:	9a04      	ldr	r2, [sp, #16]
 800acd8:	1a9b      	subs	r3, r3, r2
 800acda:	9306      	str	r3, [sp, #24]
 800acdc:	4253      	negs	r3, r2
 800acde:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ace0:	2300      	movs	r3, #0
 800ace2:	9314      	str	r3, [sp, #80]	@ 0x50
 800ace4:	e7c5      	b.n	800ac72 <_dtoa_r+0x1c2>
 800ace6:	2301      	movs	r3, #1
 800ace8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800acea:	9310      	str	r3, [sp, #64]	@ 0x40
 800acec:	4694      	mov	ip, r2
 800acee:	9b04      	ldr	r3, [sp, #16]
 800acf0:	4463      	add	r3, ip
 800acf2:	930e      	str	r3, [sp, #56]	@ 0x38
 800acf4:	3301      	adds	r3, #1
 800acf6:	9309      	str	r3, [sp, #36]	@ 0x24
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	dc08      	bgt.n	800ad0e <_dtoa_r+0x25e>
 800acfc:	2301      	movs	r3, #1
 800acfe:	e006      	b.n	800ad0e <_dtoa_r+0x25e>
 800ad00:	2301      	movs	r3, #1
 800ad02:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	dd28      	ble.n	800ad5c <_dtoa_r+0x2ac>
 800ad0a:	930e      	str	r3, [sp, #56]	@ 0x38
 800ad0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad0e:	9a03      	ldr	r2, [sp, #12]
 800ad10:	2100      	movs	r1, #0
 800ad12:	69d0      	ldr	r0, [r2, #28]
 800ad14:	2204      	movs	r2, #4
 800ad16:	0015      	movs	r5, r2
 800ad18:	3514      	adds	r5, #20
 800ad1a:	429d      	cmp	r5, r3
 800ad1c:	d923      	bls.n	800ad66 <_dtoa_r+0x2b6>
 800ad1e:	6041      	str	r1, [r0, #4]
 800ad20:	9803      	ldr	r0, [sp, #12]
 800ad22:	f000 fdbb 	bl	800b89c <_Balloc>
 800ad26:	9008      	str	r0, [sp, #32]
 800ad28:	2800      	cmp	r0, #0
 800ad2a:	d11f      	bne.n	800ad6c <_dtoa_r+0x2bc>
 800ad2c:	21b0      	movs	r1, #176	@ 0xb0
 800ad2e:	4b46      	ldr	r3, [pc, #280]	@ (800ae48 <_dtoa_r+0x398>)
 800ad30:	4831      	ldr	r0, [pc, #196]	@ (800adf8 <_dtoa_r+0x348>)
 800ad32:	9a08      	ldr	r2, [sp, #32]
 800ad34:	31ff      	adds	r1, #255	@ 0xff
 800ad36:	e6d0      	b.n	800aada <_dtoa_r+0x2a>
 800ad38:	2300      	movs	r3, #0
 800ad3a:	e7e2      	b.n	800ad02 <_dtoa_r+0x252>
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	e7d3      	b.n	800ace8 <_dtoa_r+0x238>
 800ad40:	2300      	movs	r3, #0
 800ad42:	9410      	str	r4, [sp, #64]	@ 0x40
 800ad44:	9322      	str	r3, [sp, #136]	@ 0x88
 800ad46:	3b01      	subs	r3, #1
 800ad48:	2200      	movs	r2, #0
 800ad4a:	930e      	str	r3, [sp, #56]	@ 0x38
 800ad4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad4e:	3313      	adds	r3, #19
 800ad50:	9223      	str	r2, [sp, #140]	@ 0x8c
 800ad52:	e7dc      	b.n	800ad0e <_dtoa_r+0x25e>
 800ad54:	2301      	movs	r3, #1
 800ad56:	9310      	str	r3, [sp, #64]	@ 0x40
 800ad58:	3b02      	subs	r3, #2
 800ad5a:	e7f5      	b.n	800ad48 <_dtoa_r+0x298>
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	001a      	movs	r2, r3
 800ad60:	930e      	str	r3, [sp, #56]	@ 0x38
 800ad62:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad64:	e7f4      	b.n	800ad50 <_dtoa_r+0x2a0>
 800ad66:	3101      	adds	r1, #1
 800ad68:	0052      	lsls	r2, r2, #1
 800ad6a:	e7d4      	b.n	800ad16 <_dtoa_r+0x266>
 800ad6c:	9b03      	ldr	r3, [sp, #12]
 800ad6e:	9a08      	ldr	r2, [sp, #32]
 800ad70:	69db      	ldr	r3, [r3, #28]
 800ad72:	601a      	str	r2, [r3, #0]
 800ad74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad76:	2b0e      	cmp	r3, #14
 800ad78:	d900      	bls.n	800ad7c <_dtoa_r+0x2cc>
 800ad7a:	e0d6      	b.n	800af2a <_dtoa_r+0x47a>
 800ad7c:	2c00      	cmp	r4, #0
 800ad7e:	d100      	bne.n	800ad82 <_dtoa_r+0x2d2>
 800ad80:	e0d3      	b.n	800af2a <_dtoa_r+0x47a>
 800ad82:	9b04      	ldr	r3, [sp, #16]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	dd63      	ble.n	800ae50 <_dtoa_r+0x3a0>
 800ad88:	210f      	movs	r1, #15
 800ad8a:	9a04      	ldr	r2, [sp, #16]
 800ad8c:	4b2a      	ldr	r3, [pc, #168]	@ (800ae38 <_dtoa_r+0x388>)
 800ad8e:	400a      	ands	r2, r1
 800ad90:	00d2      	lsls	r2, r2, #3
 800ad92:	189b      	adds	r3, r3, r2
 800ad94:	681e      	ldr	r6, [r3, #0]
 800ad96:	685f      	ldr	r7, [r3, #4]
 800ad98:	9b04      	ldr	r3, [sp, #16]
 800ad9a:	2402      	movs	r4, #2
 800ad9c:	111d      	asrs	r5, r3, #4
 800ad9e:	05db      	lsls	r3, r3, #23
 800ada0:	d50a      	bpl.n	800adb8 <_dtoa_r+0x308>
 800ada2:	4b2a      	ldr	r3, [pc, #168]	@ (800ae4c <_dtoa_r+0x39c>)
 800ada4:	400d      	ands	r5, r1
 800ada6:	6a1a      	ldr	r2, [r3, #32]
 800ada8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adaa:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800adac:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800adae:	f7f6 fa7b 	bl	80012a8 <__aeabi_ddiv>
 800adb2:	900a      	str	r0, [sp, #40]	@ 0x28
 800adb4:	910b      	str	r1, [sp, #44]	@ 0x2c
 800adb6:	3401      	adds	r4, #1
 800adb8:	4b24      	ldr	r3, [pc, #144]	@ (800ae4c <_dtoa_r+0x39c>)
 800adba:	930c      	str	r3, [sp, #48]	@ 0x30
 800adbc:	2d00      	cmp	r5, #0
 800adbe:	d108      	bne.n	800add2 <_dtoa_r+0x322>
 800adc0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800adc2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800adc4:	0032      	movs	r2, r6
 800adc6:	003b      	movs	r3, r7
 800adc8:	f7f6 fa6e 	bl	80012a8 <__aeabi_ddiv>
 800adcc:	900a      	str	r0, [sp, #40]	@ 0x28
 800adce:	910b      	str	r1, [sp, #44]	@ 0x2c
 800add0:	e059      	b.n	800ae86 <_dtoa_r+0x3d6>
 800add2:	2301      	movs	r3, #1
 800add4:	421d      	tst	r5, r3
 800add6:	d009      	beq.n	800adec <_dtoa_r+0x33c>
 800add8:	18e4      	adds	r4, r4, r3
 800adda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800addc:	0030      	movs	r0, r6
 800adde:	681a      	ldr	r2, [r3, #0]
 800ade0:	685b      	ldr	r3, [r3, #4]
 800ade2:	0039      	movs	r1, r7
 800ade4:	f7f6 fe9a 	bl	8001b1c <__aeabi_dmul>
 800ade8:	0006      	movs	r6, r0
 800adea:	000f      	movs	r7, r1
 800adec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800adee:	106d      	asrs	r5, r5, #1
 800adf0:	3308      	adds	r3, #8
 800adf2:	e7e2      	b.n	800adba <_dtoa_r+0x30a>
 800adf4:	0800c979 	.word	0x0800c979
 800adf8:	0800c990 	.word	0x0800c990
 800adfc:	7ff00000 	.word	0x7ff00000
 800ae00:	0000270f 	.word	0x0000270f
 800ae04:	0800c975 	.word	0x0800c975
 800ae08:	0800c978 	.word	0x0800c978
 800ae0c:	0800c949 	.word	0x0800c949
 800ae10:	0800c948 	.word	0x0800c948
 800ae14:	3ff00000 	.word	0x3ff00000
 800ae18:	fffffc01 	.word	0xfffffc01
 800ae1c:	3ff80000 	.word	0x3ff80000
 800ae20:	636f4361 	.word	0x636f4361
 800ae24:	3fd287a7 	.word	0x3fd287a7
 800ae28:	8b60c8b3 	.word	0x8b60c8b3
 800ae2c:	3fc68a28 	.word	0x3fc68a28
 800ae30:	509f79fb 	.word	0x509f79fb
 800ae34:	3fd34413 	.word	0x3fd34413
 800ae38:	0800cae0 	.word	0x0800cae0
 800ae3c:	00000432 	.word	0x00000432
 800ae40:	00000412 	.word	0x00000412
 800ae44:	fe100000 	.word	0xfe100000
 800ae48:	0800c9e8 	.word	0x0800c9e8
 800ae4c:	0800cab8 	.word	0x0800cab8
 800ae50:	9b04      	ldr	r3, [sp, #16]
 800ae52:	2402      	movs	r4, #2
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d016      	beq.n	800ae86 <_dtoa_r+0x3d6>
 800ae58:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ae5a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ae5c:	220f      	movs	r2, #15
 800ae5e:	425d      	negs	r5, r3
 800ae60:	402a      	ands	r2, r5
 800ae62:	4bd5      	ldr	r3, [pc, #852]	@ (800b1b8 <_dtoa_r+0x708>)
 800ae64:	00d2      	lsls	r2, r2, #3
 800ae66:	189b      	adds	r3, r3, r2
 800ae68:	681a      	ldr	r2, [r3, #0]
 800ae6a:	685b      	ldr	r3, [r3, #4]
 800ae6c:	f7f6 fe56 	bl	8001b1c <__aeabi_dmul>
 800ae70:	2701      	movs	r7, #1
 800ae72:	2300      	movs	r3, #0
 800ae74:	900a      	str	r0, [sp, #40]	@ 0x28
 800ae76:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ae78:	4ed0      	ldr	r6, [pc, #832]	@ (800b1bc <_dtoa_r+0x70c>)
 800ae7a:	112d      	asrs	r5, r5, #4
 800ae7c:	2d00      	cmp	r5, #0
 800ae7e:	d000      	beq.n	800ae82 <_dtoa_r+0x3d2>
 800ae80:	e095      	b.n	800afae <_dtoa_r+0x4fe>
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d1a2      	bne.n	800adcc <_dtoa_r+0x31c>
 800ae86:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ae88:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800ae8a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d100      	bne.n	800ae92 <_dtoa_r+0x3e2>
 800ae90:	e098      	b.n	800afc4 <_dtoa_r+0x514>
 800ae92:	2200      	movs	r2, #0
 800ae94:	0030      	movs	r0, r6
 800ae96:	0039      	movs	r1, r7
 800ae98:	4bc9      	ldr	r3, [pc, #804]	@ (800b1c0 <_dtoa_r+0x710>)
 800ae9a:	f7f5 fadd 	bl	8000458 <__aeabi_dcmplt>
 800ae9e:	2800      	cmp	r0, #0
 800aea0:	d100      	bne.n	800aea4 <_dtoa_r+0x3f4>
 800aea2:	e08f      	b.n	800afc4 <_dtoa_r+0x514>
 800aea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d100      	bne.n	800aeac <_dtoa_r+0x3fc>
 800aeaa:	e08b      	b.n	800afc4 <_dtoa_r+0x514>
 800aeac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	dd37      	ble.n	800af22 <_dtoa_r+0x472>
 800aeb2:	9b04      	ldr	r3, [sp, #16]
 800aeb4:	2200      	movs	r2, #0
 800aeb6:	3b01      	subs	r3, #1
 800aeb8:	930c      	str	r3, [sp, #48]	@ 0x30
 800aeba:	0030      	movs	r0, r6
 800aebc:	4bc1      	ldr	r3, [pc, #772]	@ (800b1c4 <_dtoa_r+0x714>)
 800aebe:	0039      	movs	r1, r7
 800aec0:	f7f6 fe2c 	bl	8001b1c <__aeabi_dmul>
 800aec4:	900a      	str	r0, [sp, #40]	@ 0x28
 800aec6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aec8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aeca:	3401      	adds	r4, #1
 800aecc:	0020      	movs	r0, r4
 800aece:	9311      	str	r3, [sp, #68]	@ 0x44
 800aed0:	f7f7 fd72 	bl	80029b8 <__aeabi_i2d>
 800aed4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aed6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aed8:	f7f6 fe20 	bl	8001b1c <__aeabi_dmul>
 800aedc:	4bba      	ldr	r3, [pc, #744]	@ (800b1c8 <_dtoa_r+0x718>)
 800aede:	2200      	movs	r2, #0
 800aee0:	f7f5 fe1c 	bl	8000b1c <__aeabi_dadd>
 800aee4:	4bb9      	ldr	r3, [pc, #740]	@ (800b1cc <_dtoa_r+0x71c>)
 800aee6:	0006      	movs	r6, r0
 800aee8:	18cf      	adds	r7, r1, r3
 800aeea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d16d      	bne.n	800afcc <_dtoa_r+0x51c>
 800aef0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aef2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aef4:	2200      	movs	r2, #0
 800aef6:	4bb6      	ldr	r3, [pc, #728]	@ (800b1d0 <_dtoa_r+0x720>)
 800aef8:	f7f7 f8f6 	bl	80020e8 <__aeabi_dsub>
 800aefc:	0032      	movs	r2, r6
 800aefe:	003b      	movs	r3, r7
 800af00:	0004      	movs	r4, r0
 800af02:	000d      	movs	r5, r1
 800af04:	f7f5 fabc 	bl	8000480 <__aeabi_dcmpgt>
 800af08:	2800      	cmp	r0, #0
 800af0a:	d000      	beq.n	800af0e <_dtoa_r+0x45e>
 800af0c:	e2b6      	b.n	800b47c <_dtoa_r+0x9cc>
 800af0e:	2180      	movs	r1, #128	@ 0x80
 800af10:	0609      	lsls	r1, r1, #24
 800af12:	187b      	adds	r3, r7, r1
 800af14:	0032      	movs	r2, r6
 800af16:	0020      	movs	r0, r4
 800af18:	0029      	movs	r1, r5
 800af1a:	f7f5 fa9d 	bl	8000458 <__aeabi_dcmplt>
 800af1e:	2800      	cmp	r0, #0
 800af20:	d128      	bne.n	800af74 <_dtoa_r+0x4c4>
 800af22:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800af24:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800af26:	930a      	str	r3, [sp, #40]	@ 0x28
 800af28:	940b      	str	r4, [sp, #44]	@ 0x2c
 800af2a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	da00      	bge.n	800af32 <_dtoa_r+0x482>
 800af30:	e174      	b.n	800b21c <_dtoa_r+0x76c>
 800af32:	9a04      	ldr	r2, [sp, #16]
 800af34:	2a0e      	cmp	r2, #14
 800af36:	dd00      	ble.n	800af3a <_dtoa_r+0x48a>
 800af38:	e170      	b.n	800b21c <_dtoa_r+0x76c>
 800af3a:	4b9f      	ldr	r3, [pc, #636]	@ (800b1b8 <_dtoa_r+0x708>)
 800af3c:	00d2      	lsls	r2, r2, #3
 800af3e:	189b      	adds	r3, r3, r2
 800af40:	685c      	ldr	r4, [r3, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	9306      	str	r3, [sp, #24]
 800af46:	9407      	str	r4, [sp, #28]
 800af48:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	db00      	blt.n	800af50 <_dtoa_r+0x4a0>
 800af4e:	e0e7      	b.n	800b120 <_dtoa_r+0x670>
 800af50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af52:	2b00      	cmp	r3, #0
 800af54:	dd00      	ble.n	800af58 <_dtoa_r+0x4a8>
 800af56:	e0e3      	b.n	800b120 <_dtoa_r+0x670>
 800af58:	d10c      	bne.n	800af74 <_dtoa_r+0x4c4>
 800af5a:	9806      	ldr	r0, [sp, #24]
 800af5c:	9907      	ldr	r1, [sp, #28]
 800af5e:	2200      	movs	r2, #0
 800af60:	4b9b      	ldr	r3, [pc, #620]	@ (800b1d0 <_dtoa_r+0x720>)
 800af62:	f7f6 fddb 	bl	8001b1c <__aeabi_dmul>
 800af66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af6a:	f7f5 fa93 	bl	8000494 <__aeabi_dcmpge>
 800af6e:	2800      	cmp	r0, #0
 800af70:	d100      	bne.n	800af74 <_dtoa_r+0x4c4>
 800af72:	e286      	b.n	800b482 <_dtoa_r+0x9d2>
 800af74:	2600      	movs	r6, #0
 800af76:	0037      	movs	r7, r6
 800af78:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af7a:	9c08      	ldr	r4, [sp, #32]
 800af7c:	43db      	mvns	r3, r3
 800af7e:	930c      	str	r3, [sp, #48]	@ 0x30
 800af80:	9704      	str	r7, [sp, #16]
 800af82:	2700      	movs	r7, #0
 800af84:	0031      	movs	r1, r6
 800af86:	9803      	ldr	r0, [sp, #12]
 800af88:	f000 fccc 	bl	800b924 <_Bfree>
 800af8c:	9b04      	ldr	r3, [sp, #16]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d100      	bne.n	800af94 <_dtoa_r+0x4e4>
 800af92:	e0bb      	b.n	800b10c <_dtoa_r+0x65c>
 800af94:	2f00      	cmp	r7, #0
 800af96:	d005      	beq.n	800afa4 <_dtoa_r+0x4f4>
 800af98:	429f      	cmp	r7, r3
 800af9a:	d003      	beq.n	800afa4 <_dtoa_r+0x4f4>
 800af9c:	0039      	movs	r1, r7
 800af9e:	9803      	ldr	r0, [sp, #12]
 800afa0:	f000 fcc0 	bl	800b924 <_Bfree>
 800afa4:	9904      	ldr	r1, [sp, #16]
 800afa6:	9803      	ldr	r0, [sp, #12]
 800afa8:	f000 fcbc 	bl	800b924 <_Bfree>
 800afac:	e0ae      	b.n	800b10c <_dtoa_r+0x65c>
 800afae:	423d      	tst	r5, r7
 800afb0:	d005      	beq.n	800afbe <_dtoa_r+0x50e>
 800afb2:	6832      	ldr	r2, [r6, #0]
 800afb4:	6873      	ldr	r3, [r6, #4]
 800afb6:	f7f6 fdb1 	bl	8001b1c <__aeabi_dmul>
 800afba:	003b      	movs	r3, r7
 800afbc:	3401      	adds	r4, #1
 800afbe:	106d      	asrs	r5, r5, #1
 800afc0:	3608      	adds	r6, #8
 800afc2:	e75b      	b.n	800ae7c <_dtoa_r+0x3cc>
 800afc4:	9b04      	ldr	r3, [sp, #16]
 800afc6:	930c      	str	r3, [sp, #48]	@ 0x30
 800afc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afca:	e77f      	b.n	800aecc <_dtoa_r+0x41c>
 800afcc:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800afce:	4b7a      	ldr	r3, [pc, #488]	@ (800b1b8 <_dtoa_r+0x708>)
 800afd0:	3a01      	subs	r2, #1
 800afd2:	00d2      	lsls	r2, r2, #3
 800afd4:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800afd6:	189b      	adds	r3, r3, r2
 800afd8:	681a      	ldr	r2, [r3, #0]
 800afda:	685b      	ldr	r3, [r3, #4]
 800afdc:	2900      	cmp	r1, #0
 800afde:	d04c      	beq.n	800b07a <_dtoa_r+0x5ca>
 800afe0:	2000      	movs	r0, #0
 800afe2:	497c      	ldr	r1, [pc, #496]	@ (800b1d4 <_dtoa_r+0x724>)
 800afe4:	f7f6 f960 	bl	80012a8 <__aeabi_ddiv>
 800afe8:	0032      	movs	r2, r6
 800afea:	003b      	movs	r3, r7
 800afec:	f7f7 f87c 	bl	80020e8 <__aeabi_dsub>
 800aff0:	9a08      	ldr	r2, [sp, #32]
 800aff2:	0006      	movs	r6, r0
 800aff4:	4694      	mov	ip, r2
 800aff6:	000f      	movs	r7, r1
 800aff8:	9b08      	ldr	r3, [sp, #32]
 800affa:	9316      	str	r3, [sp, #88]	@ 0x58
 800affc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800affe:	4463      	add	r3, ip
 800b000:	9311      	str	r3, [sp, #68]	@ 0x44
 800b002:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b004:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b006:	f7f7 fc9b 	bl	8002940 <__aeabi_d2iz>
 800b00a:	0005      	movs	r5, r0
 800b00c:	f7f7 fcd4 	bl	80029b8 <__aeabi_i2d>
 800b010:	0002      	movs	r2, r0
 800b012:	000b      	movs	r3, r1
 800b014:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b016:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b018:	f7f7 f866 	bl	80020e8 <__aeabi_dsub>
 800b01c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b01e:	3530      	adds	r5, #48	@ 0x30
 800b020:	1c5c      	adds	r4, r3, #1
 800b022:	701d      	strb	r5, [r3, #0]
 800b024:	0032      	movs	r2, r6
 800b026:	003b      	movs	r3, r7
 800b028:	900a      	str	r0, [sp, #40]	@ 0x28
 800b02a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b02c:	f7f5 fa14 	bl	8000458 <__aeabi_dcmplt>
 800b030:	2800      	cmp	r0, #0
 800b032:	d16b      	bne.n	800b10c <_dtoa_r+0x65c>
 800b034:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b038:	2000      	movs	r0, #0
 800b03a:	4961      	ldr	r1, [pc, #388]	@ (800b1c0 <_dtoa_r+0x710>)
 800b03c:	f7f7 f854 	bl	80020e8 <__aeabi_dsub>
 800b040:	0032      	movs	r2, r6
 800b042:	003b      	movs	r3, r7
 800b044:	f7f5 fa08 	bl	8000458 <__aeabi_dcmplt>
 800b048:	2800      	cmp	r0, #0
 800b04a:	d000      	beq.n	800b04e <_dtoa_r+0x59e>
 800b04c:	e0c6      	b.n	800b1dc <_dtoa_r+0x72c>
 800b04e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b050:	42a3      	cmp	r3, r4
 800b052:	d100      	bne.n	800b056 <_dtoa_r+0x5a6>
 800b054:	e765      	b.n	800af22 <_dtoa_r+0x472>
 800b056:	2200      	movs	r2, #0
 800b058:	0030      	movs	r0, r6
 800b05a:	0039      	movs	r1, r7
 800b05c:	4b59      	ldr	r3, [pc, #356]	@ (800b1c4 <_dtoa_r+0x714>)
 800b05e:	f7f6 fd5d 	bl	8001b1c <__aeabi_dmul>
 800b062:	2200      	movs	r2, #0
 800b064:	0006      	movs	r6, r0
 800b066:	000f      	movs	r7, r1
 800b068:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b06a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b06c:	4b55      	ldr	r3, [pc, #340]	@ (800b1c4 <_dtoa_r+0x714>)
 800b06e:	f7f6 fd55 	bl	8001b1c <__aeabi_dmul>
 800b072:	9416      	str	r4, [sp, #88]	@ 0x58
 800b074:	900a      	str	r0, [sp, #40]	@ 0x28
 800b076:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b078:	e7c3      	b.n	800b002 <_dtoa_r+0x552>
 800b07a:	0030      	movs	r0, r6
 800b07c:	0039      	movs	r1, r7
 800b07e:	f7f6 fd4d 	bl	8001b1c <__aeabi_dmul>
 800b082:	9d08      	ldr	r5, [sp, #32]
 800b084:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b086:	002b      	movs	r3, r5
 800b088:	4694      	mov	ip, r2
 800b08a:	9016      	str	r0, [sp, #88]	@ 0x58
 800b08c:	9117      	str	r1, [sp, #92]	@ 0x5c
 800b08e:	4463      	add	r3, ip
 800b090:	9319      	str	r3, [sp, #100]	@ 0x64
 800b092:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b094:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b096:	f7f7 fc53 	bl	8002940 <__aeabi_d2iz>
 800b09a:	0004      	movs	r4, r0
 800b09c:	f7f7 fc8c 	bl	80029b8 <__aeabi_i2d>
 800b0a0:	000b      	movs	r3, r1
 800b0a2:	0002      	movs	r2, r0
 800b0a4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b0a6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0a8:	f7f7 f81e 	bl	80020e8 <__aeabi_dsub>
 800b0ac:	3430      	adds	r4, #48	@ 0x30
 800b0ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b0b0:	702c      	strb	r4, [r5, #0]
 800b0b2:	3501      	adds	r5, #1
 800b0b4:	0006      	movs	r6, r0
 800b0b6:	000f      	movs	r7, r1
 800b0b8:	42ab      	cmp	r3, r5
 800b0ba:	d12a      	bne.n	800b112 <_dtoa_r+0x662>
 800b0bc:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800b0be:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800b0c0:	9b08      	ldr	r3, [sp, #32]
 800b0c2:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800b0c4:	469c      	mov	ip, r3
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	4b42      	ldr	r3, [pc, #264]	@ (800b1d4 <_dtoa_r+0x724>)
 800b0ca:	4464      	add	r4, ip
 800b0cc:	f7f5 fd26 	bl	8000b1c <__aeabi_dadd>
 800b0d0:	0002      	movs	r2, r0
 800b0d2:	000b      	movs	r3, r1
 800b0d4:	0030      	movs	r0, r6
 800b0d6:	0039      	movs	r1, r7
 800b0d8:	f7f5 f9d2 	bl	8000480 <__aeabi_dcmpgt>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	d000      	beq.n	800b0e2 <_dtoa_r+0x632>
 800b0e0:	e07c      	b.n	800b1dc <_dtoa_r+0x72c>
 800b0e2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b0e4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b0e6:	2000      	movs	r0, #0
 800b0e8:	493a      	ldr	r1, [pc, #232]	@ (800b1d4 <_dtoa_r+0x724>)
 800b0ea:	f7f6 fffd 	bl	80020e8 <__aeabi_dsub>
 800b0ee:	0002      	movs	r2, r0
 800b0f0:	000b      	movs	r3, r1
 800b0f2:	0030      	movs	r0, r6
 800b0f4:	0039      	movs	r1, r7
 800b0f6:	f7f5 f9af 	bl	8000458 <__aeabi_dcmplt>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	d100      	bne.n	800b100 <_dtoa_r+0x650>
 800b0fe:	e710      	b.n	800af22 <_dtoa_r+0x472>
 800b100:	0023      	movs	r3, r4
 800b102:	3c01      	subs	r4, #1
 800b104:	7822      	ldrb	r2, [r4, #0]
 800b106:	2a30      	cmp	r2, #48	@ 0x30
 800b108:	d0fa      	beq.n	800b100 <_dtoa_r+0x650>
 800b10a:	001c      	movs	r4, r3
 800b10c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b10e:	9304      	str	r3, [sp, #16]
 800b110:	e042      	b.n	800b198 <_dtoa_r+0x6e8>
 800b112:	2200      	movs	r2, #0
 800b114:	4b2b      	ldr	r3, [pc, #172]	@ (800b1c4 <_dtoa_r+0x714>)
 800b116:	f7f6 fd01 	bl	8001b1c <__aeabi_dmul>
 800b11a:	900a      	str	r0, [sp, #40]	@ 0x28
 800b11c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b11e:	e7b8      	b.n	800b092 <_dtoa_r+0x5e2>
 800b120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b122:	9d08      	ldr	r5, [sp, #32]
 800b124:	3b01      	subs	r3, #1
 800b126:	195b      	adds	r3, r3, r5
 800b128:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b12a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b12c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b12e:	9a06      	ldr	r2, [sp, #24]
 800b130:	9b07      	ldr	r3, [sp, #28]
 800b132:	0030      	movs	r0, r6
 800b134:	0039      	movs	r1, r7
 800b136:	f7f6 f8b7 	bl	80012a8 <__aeabi_ddiv>
 800b13a:	f7f7 fc01 	bl	8002940 <__aeabi_d2iz>
 800b13e:	9009      	str	r0, [sp, #36]	@ 0x24
 800b140:	f7f7 fc3a 	bl	80029b8 <__aeabi_i2d>
 800b144:	9a06      	ldr	r2, [sp, #24]
 800b146:	9b07      	ldr	r3, [sp, #28]
 800b148:	f7f6 fce8 	bl	8001b1c <__aeabi_dmul>
 800b14c:	0002      	movs	r2, r0
 800b14e:	000b      	movs	r3, r1
 800b150:	0030      	movs	r0, r6
 800b152:	0039      	movs	r1, r7
 800b154:	f7f6 ffc8 	bl	80020e8 <__aeabi_dsub>
 800b158:	002b      	movs	r3, r5
 800b15a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b15c:	3501      	adds	r5, #1
 800b15e:	3230      	adds	r2, #48	@ 0x30
 800b160:	701a      	strb	r2, [r3, #0]
 800b162:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b164:	002c      	movs	r4, r5
 800b166:	429a      	cmp	r2, r3
 800b168:	d14b      	bne.n	800b202 <_dtoa_r+0x752>
 800b16a:	0002      	movs	r2, r0
 800b16c:	000b      	movs	r3, r1
 800b16e:	f7f5 fcd5 	bl	8000b1c <__aeabi_dadd>
 800b172:	9a06      	ldr	r2, [sp, #24]
 800b174:	9b07      	ldr	r3, [sp, #28]
 800b176:	0006      	movs	r6, r0
 800b178:	000f      	movs	r7, r1
 800b17a:	f7f5 f981 	bl	8000480 <__aeabi_dcmpgt>
 800b17e:	2800      	cmp	r0, #0
 800b180:	d12a      	bne.n	800b1d8 <_dtoa_r+0x728>
 800b182:	9a06      	ldr	r2, [sp, #24]
 800b184:	9b07      	ldr	r3, [sp, #28]
 800b186:	0030      	movs	r0, r6
 800b188:	0039      	movs	r1, r7
 800b18a:	f7f5 f95f 	bl	800044c <__aeabi_dcmpeq>
 800b18e:	2800      	cmp	r0, #0
 800b190:	d002      	beq.n	800b198 <_dtoa_r+0x6e8>
 800b192:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b194:	07dd      	lsls	r5, r3, #31
 800b196:	d41f      	bmi.n	800b1d8 <_dtoa_r+0x728>
 800b198:	9905      	ldr	r1, [sp, #20]
 800b19a:	9803      	ldr	r0, [sp, #12]
 800b19c:	f000 fbc2 	bl	800b924 <_Bfree>
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	7023      	strb	r3, [r4, #0]
 800b1a4:	9b04      	ldr	r3, [sp, #16]
 800b1a6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b1a8:	3301      	adds	r3, #1
 800b1aa:	6013      	str	r3, [r2, #0]
 800b1ac:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d100      	bne.n	800b1b4 <_dtoa_r+0x704>
 800b1b2:	e4c7      	b.n	800ab44 <_dtoa_r+0x94>
 800b1b4:	601c      	str	r4, [r3, #0]
 800b1b6:	e4c5      	b.n	800ab44 <_dtoa_r+0x94>
 800b1b8:	0800cae0 	.word	0x0800cae0
 800b1bc:	0800cab8 	.word	0x0800cab8
 800b1c0:	3ff00000 	.word	0x3ff00000
 800b1c4:	40240000 	.word	0x40240000
 800b1c8:	401c0000 	.word	0x401c0000
 800b1cc:	fcc00000 	.word	0xfcc00000
 800b1d0:	40140000 	.word	0x40140000
 800b1d4:	3fe00000 	.word	0x3fe00000
 800b1d8:	9b04      	ldr	r3, [sp, #16]
 800b1da:	930c      	str	r3, [sp, #48]	@ 0x30
 800b1dc:	0023      	movs	r3, r4
 800b1de:	001c      	movs	r4, r3
 800b1e0:	3b01      	subs	r3, #1
 800b1e2:	781a      	ldrb	r2, [r3, #0]
 800b1e4:	2a39      	cmp	r2, #57	@ 0x39
 800b1e6:	d108      	bne.n	800b1fa <_dtoa_r+0x74a>
 800b1e8:	9a08      	ldr	r2, [sp, #32]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d1f7      	bne.n	800b1de <_dtoa_r+0x72e>
 800b1ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b1f0:	9908      	ldr	r1, [sp, #32]
 800b1f2:	3201      	adds	r2, #1
 800b1f4:	920c      	str	r2, [sp, #48]	@ 0x30
 800b1f6:	2230      	movs	r2, #48	@ 0x30
 800b1f8:	700a      	strb	r2, [r1, #0]
 800b1fa:	781a      	ldrb	r2, [r3, #0]
 800b1fc:	3201      	adds	r2, #1
 800b1fe:	701a      	strb	r2, [r3, #0]
 800b200:	e784      	b.n	800b10c <_dtoa_r+0x65c>
 800b202:	2200      	movs	r2, #0
 800b204:	4bc6      	ldr	r3, [pc, #792]	@ (800b520 <_dtoa_r+0xa70>)
 800b206:	f7f6 fc89 	bl	8001b1c <__aeabi_dmul>
 800b20a:	2200      	movs	r2, #0
 800b20c:	2300      	movs	r3, #0
 800b20e:	0006      	movs	r6, r0
 800b210:	000f      	movs	r7, r1
 800b212:	f7f5 f91b 	bl	800044c <__aeabi_dcmpeq>
 800b216:	2800      	cmp	r0, #0
 800b218:	d089      	beq.n	800b12e <_dtoa_r+0x67e>
 800b21a:	e7bd      	b.n	800b198 <_dtoa_r+0x6e8>
 800b21c:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800b21e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b220:	9c06      	ldr	r4, [sp, #24]
 800b222:	2f00      	cmp	r7, #0
 800b224:	d014      	beq.n	800b250 <_dtoa_r+0x7a0>
 800b226:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b228:	2a01      	cmp	r2, #1
 800b22a:	dd00      	ble.n	800b22e <_dtoa_r+0x77e>
 800b22c:	e0e4      	b.n	800b3f8 <_dtoa_r+0x948>
 800b22e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b230:	2a00      	cmp	r2, #0
 800b232:	d100      	bne.n	800b236 <_dtoa_r+0x786>
 800b234:	e0da      	b.n	800b3ec <_dtoa_r+0x93c>
 800b236:	4abb      	ldr	r2, [pc, #748]	@ (800b524 <_dtoa_r+0xa74>)
 800b238:	189b      	adds	r3, r3, r2
 800b23a:	9a06      	ldr	r2, [sp, #24]
 800b23c:	2101      	movs	r1, #1
 800b23e:	18d2      	adds	r2, r2, r3
 800b240:	9206      	str	r2, [sp, #24]
 800b242:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b244:	9803      	ldr	r0, [sp, #12]
 800b246:	18d3      	adds	r3, r2, r3
 800b248:	930d      	str	r3, [sp, #52]	@ 0x34
 800b24a:	f000 fc23 	bl	800ba94 <__i2b>
 800b24e:	0007      	movs	r7, r0
 800b250:	2c00      	cmp	r4, #0
 800b252:	d00e      	beq.n	800b272 <_dtoa_r+0x7c2>
 800b254:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b256:	2b00      	cmp	r3, #0
 800b258:	dd0b      	ble.n	800b272 <_dtoa_r+0x7c2>
 800b25a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b25c:	0023      	movs	r3, r4
 800b25e:	4294      	cmp	r4, r2
 800b260:	dd00      	ble.n	800b264 <_dtoa_r+0x7b4>
 800b262:	0013      	movs	r3, r2
 800b264:	9a06      	ldr	r2, [sp, #24]
 800b266:	1ae4      	subs	r4, r4, r3
 800b268:	1ad2      	subs	r2, r2, r3
 800b26a:	9206      	str	r2, [sp, #24]
 800b26c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b26e:	1ad3      	subs	r3, r2, r3
 800b270:	930d      	str	r3, [sp, #52]	@ 0x34
 800b272:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b274:	2b00      	cmp	r3, #0
 800b276:	d021      	beq.n	800b2bc <_dtoa_r+0x80c>
 800b278:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d100      	bne.n	800b280 <_dtoa_r+0x7d0>
 800b27e:	e0d3      	b.n	800b428 <_dtoa_r+0x978>
 800b280:	9e05      	ldr	r6, [sp, #20]
 800b282:	2d00      	cmp	r5, #0
 800b284:	d014      	beq.n	800b2b0 <_dtoa_r+0x800>
 800b286:	0039      	movs	r1, r7
 800b288:	002a      	movs	r2, r5
 800b28a:	9803      	ldr	r0, [sp, #12]
 800b28c:	f000 fcc4 	bl	800bc18 <__pow5mult>
 800b290:	9a05      	ldr	r2, [sp, #20]
 800b292:	0001      	movs	r1, r0
 800b294:	0007      	movs	r7, r0
 800b296:	9803      	ldr	r0, [sp, #12]
 800b298:	f000 fc14 	bl	800bac4 <__multiply>
 800b29c:	0006      	movs	r6, r0
 800b29e:	9905      	ldr	r1, [sp, #20]
 800b2a0:	9803      	ldr	r0, [sp, #12]
 800b2a2:	f000 fb3f 	bl	800b924 <_Bfree>
 800b2a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b2a8:	9605      	str	r6, [sp, #20]
 800b2aa:	1b5b      	subs	r3, r3, r5
 800b2ac:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b2ae:	d005      	beq.n	800b2bc <_dtoa_r+0x80c>
 800b2b0:	0031      	movs	r1, r6
 800b2b2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b2b4:	9803      	ldr	r0, [sp, #12]
 800b2b6:	f000 fcaf 	bl	800bc18 <__pow5mult>
 800b2ba:	9005      	str	r0, [sp, #20]
 800b2bc:	2101      	movs	r1, #1
 800b2be:	9803      	ldr	r0, [sp, #12]
 800b2c0:	f000 fbe8 	bl	800ba94 <__i2b>
 800b2c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b2c6:	0006      	movs	r6, r0
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d100      	bne.n	800b2ce <_dtoa_r+0x81e>
 800b2cc:	e1bc      	b.n	800b648 <_dtoa_r+0xb98>
 800b2ce:	001a      	movs	r2, r3
 800b2d0:	0001      	movs	r1, r0
 800b2d2:	9803      	ldr	r0, [sp, #12]
 800b2d4:	f000 fca0 	bl	800bc18 <__pow5mult>
 800b2d8:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b2da:	0006      	movs	r6, r0
 800b2dc:	2500      	movs	r5, #0
 800b2de:	2b01      	cmp	r3, #1
 800b2e0:	dc16      	bgt.n	800b310 <_dtoa_r+0x860>
 800b2e2:	2500      	movs	r5, #0
 800b2e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2e6:	42ab      	cmp	r3, r5
 800b2e8:	d10e      	bne.n	800b308 <_dtoa_r+0x858>
 800b2ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2ec:	031b      	lsls	r3, r3, #12
 800b2ee:	42ab      	cmp	r3, r5
 800b2f0:	d10a      	bne.n	800b308 <_dtoa_r+0x858>
 800b2f2:	4b8d      	ldr	r3, [pc, #564]	@ (800b528 <_dtoa_r+0xa78>)
 800b2f4:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b2f6:	4213      	tst	r3, r2
 800b2f8:	d006      	beq.n	800b308 <_dtoa_r+0x858>
 800b2fa:	9b06      	ldr	r3, [sp, #24]
 800b2fc:	3501      	adds	r5, #1
 800b2fe:	3301      	adds	r3, #1
 800b300:	9306      	str	r3, [sp, #24]
 800b302:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b304:	3301      	adds	r3, #1
 800b306:	930d      	str	r3, [sp, #52]	@ 0x34
 800b308:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b30a:	2001      	movs	r0, #1
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d008      	beq.n	800b322 <_dtoa_r+0x872>
 800b310:	6933      	ldr	r3, [r6, #16]
 800b312:	3303      	adds	r3, #3
 800b314:	009b      	lsls	r3, r3, #2
 800b316:	18f3      	adds	r3, r6, r3
 800b318:	6858      	ldr	r0, [r3, #4]
 800b31a:	f000 fb6b 	bl	800b9f4 <__hi0bits>
 800b31e:	2320      	movs	r3, #32
 800b320:	1a18      	subs	r0, r3, r0
 800b322:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b324:	1818      	adds	r0, r3, r0
 800b326:	0002      	movs	r2, r0
 800b328:	231f      	movs	r3, #31
 800b32a:	401a      	ands	r2, r3
 800b32c:	4218      	tst	r0, r3
 800b32e:	d100      	bne.n	800b332 <_dtoa_r+0x882>
 800b330:	e081      	b.n	800b436 <_dtoa_r+0x986>
 800b332:	3301      	adds	r3, #1
 800b334:	1a9b      	subs	r3, r3, r2
 800b336:	2b04      	cmp	r3, #4
 800b338:	dd79      	ble.n	800b42e <_dtoa_r+0x97e>
 800b33a:	231c      	movs	r3, #28
 800b33c:	1a9b      	subs	r3, r3, r2
 800b33e:	9a06      	ldr	r2, [sp, #24]
 800b340:	18e4      	adds	r4, r4, r3
 800b342:	18d2      	adds	r2, r2, r3
 800b344:	9206      	str	r2, [sp, #24]
 800b346:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b348:	18d3      	adds	r3, r2, r3
 800b34a:	930d      	str	r3, [sp, #52]	@ 0x34
 800b34c:	9b06      	ldr	r3, [sp, #24]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	dd05      	ble.n	800b35e <_dtoa_r+0x8ae>
 800b352:	001a      	movs	r2, r3
 800b354:	9905      	ldr	r1, [sp, #20]
 800b356:	9803      	ldr	r0, [sp, #12]
 800b358:	f000 fcba 	bl	800bcd0 <__lshift>
 800b35c:	9005      	str	r0, [sp, #20]
 800b35e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b360:	2b00      	cmp	r3, #0
 800b362:	dd05      	ble.n	800b370 <_dtoa_r+0x8c0>
 800b364:	0031      	movs	r1, r6
 800b366:	001a      	movs	r2, r3
 800b368:	9803      	ldr	r0, [sp, #12]
 800b36a:	f000 fcb1 	bl	800bcd0 <__lshift>
 800b36e:	0006      	movs	r6, r0
 800b370:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b372:	2b00      	cmp	r3, #0
 800b374:	d061      	beq.n	800b43a <_dtoa_r+0x98a>
 800b376:	0031      	movs	r1, r6
 800b378:	9805      	ldr	r0, [sp, #20]
 800b37a:	f000 fd15 	bl	800bda8 <__mcmp>
 800b37e:	2800      	cmp	r0, #0
 800b380:	da5b      	bge.n	800b43a <_dtoa_r+0x98a>
 800b382:	9b04      	ldr	r3, [sp, #16]
 800b384:	220a      	movs	r2, #10
 800b386:	3b01      	subs	r3, #1
 800b388:	930c      	str	r3, [sp, #48]	@ 0x30
 800b38a:	9905      	ldr	r1, [sp, #20]
 800b38c:	2300      	movs	r3, #0
 800b38e:	9803      	ldr	r0, [sp, #12]
 800b390:	f000 faec 	bl	800b96c <__multadd>
 800b394:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b396:	9005      	str	r0, [sp, #20]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d100      	bne.n	800b39e <_dtoa_r+0x8ee>
 800b39c:	e15b      	b.n	800b656 <_dtoa_r+0xba6>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	0039      	movs	r1, r7
 800b3a2:	220a      	movs	r2, #10
 800b3a4:	9803      	ldr	r0, [sp, #12]
 800b3a6:	f000 fae1 	bl	800b96c <__multadd>
 800b3aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3ac:	0007      	movs	r7, r0
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	dc4d      	bgt.n	800b44e <_dtoa_r+0x99e>
 800b3b2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b3b4:	2b02      	cmp	r3, #2
 800b3b6:	dd46      	ble.n	800b446 <_dtoa_r+0x996>
 800b3b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d000      	beq.n	800b3c0 <_dtoa_r+0x910>
 800b3be:	e5db      	b.n	800af78 <_dtoa_r+0x4c8>
 800b3c0:	0031      	movs	r1, r6
 800b3c2:	2205      	movs	r2, #5
 800b3c4:	9803      	ldr	r0, [sp, #12]
 800b3c6:	f000 fad1 	bl	800b96c <__multadd>
 800b3ca:	0006      	movs	r6, r0
 800b3cc:	0001      	movs	r1, r0
 800b3ce:	9805      	ldr	r0, [sp, #20]
 800b3d0:	f000 fcea 	bl	800bda8 <__mcmp>
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	dc00      	bgt.n	800b3da <_dtoa_r+0x92a>
 800b3d8:	e5ce      	b.n	800af78 <_dtoa_r+0x4c8>
 800b3da:	9b08      	ldr	r3, [sp, #32]
 800b3dc:	9a08      	ldr	r2, [sp, #32]
 800b3de:	1c5c      	adds	r4, r3, #1
 800b3e0:	2331      	movs	r3, #49	@ 0x31
 800b3e2:	7013      	strb	r3, [r2, #0]
 800b3e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3e6:	3301      	adds	r3, #1
 800b3e8:	930c      	str	r3, [sp, #48]	@ 0x30
 800b3ea:	e5c9      	b.n	800af80 <_dtoa_r+0x4d0>
 800b3ec:	2336      	movs	r3, #54	@ 0x36
 800b3ee:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b3f0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b3f2:	1a9b      	subs	r3, r3, r2
 800b3f4:	9c06      	ldr	r4, [sp, #24]
 800b3f6:	e720      	b.n	800b23a <_dtoa_r+0x78a>
 800b3f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3fa:	1e5d      	subs	r5, r3, #1
 800b3fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3fe:	42ab      	cmp	r3, r5
 800b400:	db08      	blt.n	800b414 <_dtoa_r+0x964>
 800b402:	1b5d      	subs	r5, r3, r5
 800b404:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b406:	2b00      	cmp	r3, #0
 800b408:	daf4      	bge.n	800b3f4 <_dtoa_r+0x944>
 800b40a:	9b06      	ldr	r3, [sp, #24]
 800b40c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b40e:	1a9c      	subs	r4, r3, r2
 800b410:	2300      	movs	r3, #0
 800b412:	e712      	b.n	800b23a <_dtoa_r+0x78a>
 800b414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b416:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b418:	1aeb      	subs	r3, r5, r3
 800b41a:	18d3      	adds	r3, r2, r3
 800b41c:	9314      	str	r3, [sp, #80]	@ 0x50
 800b41e:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b420:	9c06      	ldr	r4, [sp, #24]
 800b422:	2500      	movs	r5, #0
 800b424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b426:	e708      	b.n	800b23a <_dtoa_r+0x78a>
 800b428:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b42a:	9905      	ldr	r1, [sp, #20]
 800b42c:	e742      	b.n	800b2b4 <_dtoa_r+0x804>
 800b42e:	2b04      	cmp	r3, #4
 800b430:	d08c      	beq.n	800b34c <_dtoa_r+0x89c>
 800b432:	331c      	adds	r3, #28
 800b434:	e783      	b.n	800b33e <_dtoa_r+0x88e>
 800b436:	0013      	movs	r3, r2
 800b438:	e7fb      	b.n	800b432 <_dtoa_r+0x982>
 800b43a:	9b04      	ldr	r3, [sp, #16]
 800b43c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b43e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b440:	930e      	str	r3, [sp, #56]	@ 0x38
 800b442:	2b00      	cmp	r3, #0
 800b444:	ddb5      	ble.n	800b3b2 <_dtoa_r+0x902>
 800b446:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d100      	bne.n	800b44e <_dtoa_r+0x99e>
 800b44c:	e107      	b.n	800b65e <_dtoa_r+0xbae>
 800b44e:	2c00      	cmp	r4, #0
 800b450:	dd05      	ble.n	800b45e <_dtoa_r+0x9ae>
 800b452:	0039      	movs	r1, r7
 800b454:	0022      	movs	r2, r4
 800b456:	9803      	ldr	r0, [sp, #12]
 800b458:	f000 fc3a 	bl	800bcd0 <__lshift>
 800b45c:	0007      	movs	r7, r0
 800b45e:	9704      	str	r7, [sp, #16]
 800b460:	2d00      	cmp	r5, #0
 800b462:	d020      	beq.n	800b4a6 <_dtoa_r+0x9f6>
 800b464:	6879      	ldr	r1, [r7, #4]
 800b466:	9803      	ldr	r0, [sp, #12]
 800b468:	f000 fa18 	bl	800b89c <_Balloc>
 800b46c:	1e04      	subs	r4, r0, #0
 800b46e:	d10c      	bne.n	800b48a <_dtoa_r+0x9da>
 800b470:	0022      	movs	r2, r4
 800b472:	4b2e      	ldr	r3, [pc, #184]	@ (800b52c <_dtoa_r+0xa7c>)
 800b474:	482e      	ldr	r0, [pc, #184]	@ (800b530 <_dtoa_r+0xa80>)
 800b476:	492f      	ldr	r1, [pc, #188]	@ (800b534 <_dtoa_r+0xa84>)
 800b478:	f7ff fb2f 	bl	800aada <_dtoa_r+0x2a>
 800b47c:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800b47e:	0037      	movs	r7, r6
 800b480:	e7ab      	b.n	800b3da <_dtoa_r+0x92a>
 800b482:	9b04      	ldr	r3, [sp, #16]
 800b484:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800b486:	930c      	str	r3, [sp, #48]	@ 0x30
 800b488:	e7f9      	b.n	800b47e <_dtoa_r+0x9ce>
 800b48a:	0039      	movs	r1, r7
 800b48c:	693a      	ldr	r2, [r7, #16]
 800b48e:	310c      	adds	r1, #12
 800b490:	3202      	adds	r2, #2
 800b492:	0092      	lsls	r2, r2, #2
 800b494:	300c      	adds	r0, #12
 800b496:	f000 fe61 	bl	800c15c <memcpy>
 800b49a:	2201      	movs	r2, #1
 800b49c:	0021      	movs	r1, r4
 800b49e:	9803      	ldr	r0, [sp, #12]
 800b4a0:	f000 fc16 	bl	800bcd0 <__lshift>
 800b4a4:	9004      	str	r0, [sp, #16]
 800b4a6:	9b08      	ldr	r3, [sp, #32]
 800b4a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4aa:	9306      	str	r3, [sp, #24]
 800b4ac:	3b01      	subs	r3, #1
 800b4ae:	189b      	adds	r3, r3, r2
 800b4b0:	2201      	movs	r2, #1
 800b4b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b4b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4b6:	4013      	ands	r3, r2
 800b4b8:	930e      	str	r3, [sp, #56]	@ 0x38
 800b4ba:	0031      	movs	r1, r6
 800b4bc:	9805      	ldr	r0, [sp, #20]
 800b4be:	f7ff fa71 	bl	800a9a4 <quorem>
 800b4c2:	0039      	movs	r1, r7
 800b4c4:	0005      	movs	r5, r0
 800b4c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800b4c8:	9805      	ldr	r0, [sp, #20]
 800b4ca:	f000 fc6d 	bl	800bda8 <__mcmp>
 800b4ce:	9a04      	ldr	r2, [sp, #16]
 800b4d0:	900d      	str	r0, [sp, #52]	@ 0x34
 800b4d2:	0031      	movs	r1, r6
 800b4d4:	9803      	ldr	r0, [sp, #12]
 800b4d6:	f000 fc83 	bl	800bde0 <__mdiff>
 800b4da:	2201      	movs	r2, #1
 800b4dc:	68c3      	ldr	r3, [r0, #12]
 800b4de:	0004      	movs	r4, r0
 800b4e0:	3530      	adds	r5, #48	@ 0x30
 800b4e2:	9209      	str	r2, [sp, #36]	@ 0x24
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d104      	bne.n	800b4f2 <_dtoa_r+0xa42>
 800b4e8:	0001      	movs	r1, r0
 800b4ea:	9805      	ldr	r0, [sp, #20]
 800b4ec:	f000 fc5c 	bl	800bda8 <__mcmp>
 800b4f0:	9009      	str	r0, [sp, #36]	@ 0x24
 800b4f2:	0021      	movs	r1, r4
 800b4f4:	9803      	ldr	r0, [sp, #12]
 800b4f6:	f000 fa15 	bl	800b924 <_Bfree>
 800b4fa:	9b06      	ldr	r3, [sp, #24]
 800b4fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b4fe:	1c5c      	adds	r4, r3, #1
 800b500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b502:	4313      	orrs	r3, r2
 800b504:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b506:	4313      	orrs	r3, r2
 800b508:	d116      	bne.n	800b538 <_dtoa_r+0xa88>
 800b50a:	2d39      	cmp	r5, #57	@ 0x39
 800b50c:	d02f      	beq.n	800b56e <_dtoa_r+0xabe>
 800b50e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b510:	2b00      	cmp	r3, #0
 800b512:	dd01      	ble.n	800b518 <_dtoa_r+0xa68>
 800b514:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800b516:	3531      	adds	r5, #49	@ 0x31
 800b518:	9b06      	ldr	r3, [sp, #24]
 800b51a:	701d      	strb	r5, [r3, #0]
 800b51c:	e532      	b.n	800af84 <_dtoa_r+0x4d4>
 800b51e:	46c0      	nop			@ (mov r8, r8)
 800b520:	40240000 	.word	0x40240000
 800b524:	00000433 	.word	0x00000433
 800b528:	7ff00000 	.word	0x7ff00000
 800b52c:	0800c9e8 	.word	0x0800c9e8
 800b530:	0800c990 	.word	0x0800c990
 800b534:	000002ef 	.word	0x000002ef
 800b538:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	db04      	blt.n	800b548 <_dtoa_r+0xa98>
 800b53e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b540:	4313      	orrs	r3, r2
 800b542:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b544:	4313      	orrs	r3, r2
 800b546:	d11e      	bne.n	800b586 <_dtoa_r+0xad6>
 800b548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	dde4      	ble.n	800b518 <_dtoa_r+0xa68>
 800b54e:	9905      	ldr	r1, [sp, #20]
 800b550:	2201      	movs	r2, #1
 800b552:	9803      	ldr	r0, [sp, #12]
 800b554:	f000 fbbc 	bl	800bcd0 <__lshift>
 800b558:	0031      	movs	r1, r6
 800b55a:	9005      	str	r0, [sp, #20]
 800b55c:	f000 fc24 	bl	800bda8 <__mcmp>
 800b560:	2800      	cmp	r0, #0
 800b562:	dc02      	bgt.n	800b56a <_dtoa_r+0xaba>
 800b564:	d1d8      	bne.n	800b518 <_dtoa_r+0xa68>
 800b566:	07eb      	lsls	r3, r5, #31
 800b568:	d5d6      	bpl.n	800b518 <_dtoa_r+0xa68>
 800b56a:	2d39      	cmp	r5, #57	@ 0x39
 800b56c:	d1d2      	bne.n	800b514 <_dtoa_r+0xa64>
 800b56e:	2339      	movs	r3, #57	@ 0x39
 800b570:	9a06      	ldr	r2, [sp, #24]
 800b572:	7013      	strb	r3, [r2, #0]
 800b574:	0023      	movs	r3, r4
 800b576:	001c      	movs	r4, r3
 800b578:	3b01      	subs	r3, #1
 800b57a:	781a      	ldrb	r2, [r3, #0]
 800b57c:	2a39      	cmp	r2, #57	@ 0x39
 800b57e:	d050      	beq.n	800b622 <_dtoa_r+0xb72>
 800b580:	3201      	adds	r2, #1
 800b582:	701a      	strb	r2, [r3, #0]
 800b584:	e4fe      	b.n	800af84 <_dtoa_r+0x4d4>
 800b586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b588:	2b00      	cmp	r3, #0
 800b58a:	dd03      	ble.n	800b594 <_dtoa_r+0xae4>
 800b58c:	2d39      	cmp	r5, #57	@ 0x39
 800b58e:	d0ee      	beq.n	800b56e <_dtoa_r+0xabe>
 800b590:	3501      	adds	r5, #1
 800b592:	e7c1      	b.n	800b518 <_dtoa_r+0xa68>
 800b594:	9b06      	ldr	r3, [sp, #24]
 800b596:	9a06      	ldr	r2, [sp, #24]
 800b598:	701d      	strb	r5, [r3, #0]
 800b59a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b59c:	4293      	cmp	r3, r2
 800b59e:	d02b      	beq.n	800b5f8 <_dtoa_r+0xb48>
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	220a      	movs	r2, #10
 800b5a4:	9905      	ldr	r1, [sp, #20]
 800b5a6:	9803      	ldr	r0, [sp, #12]
 800b5a8:	f000 f9e0 	bl	800b96c <__multadd>
 800b5ac:	9b04      	ldr	r3, [sp, #16]
 800b5ae:	9005      	str	r0, [sp, #20]
 800b5b0:	429f      	cmp	r7, r3
 800b5b2:	d109      	bne.n	800b5c8 <_dtoa_r+0xb18>
 800b5b4:	0039      	movs	r1, r7
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	220a      	movs	r2, #10
 800b5ba:	9803      	ldr	r0, [sp, #12]
 800b5bc:	f000 f9d6 	bl	800b96c <__multadd>
 800b5c0:	0007      	movs	r7, r0
 800b5c2:	9004      	str	r0, [sp, #16]
 800b5c4:	9406      	str	r4, [sp, #24]
 800b5c6:	e778      	b.n	800b4ba <_dtoa_r+0xa0a>
 800b5c8:	0039      	movs	r1, r7
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	220a      	movs	r2, #10
 800b5ce:	9803      	ldr	r0, [sp, #12]
 800b5d0:	f000 f9cc 	bl	800b96c <__multadd>
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	0007      	movs	r7, r0
 800b5d8:	220a      	movs	r2, #10
 800b5da:	9904      	ldr	r1, [sp, #16]
 800b5dc:	9803      	ldr	r0, [sp, #12]
 800b5de:	f000 f9c5 	bl	800b96c <__multadd>
 800b5e2:	9004      	str	r0, [sp, #16]
 800b5e4:	e7ee      	b.n	800b5c4 <_dtoa_r+0xb14>
 800b5e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5e8:	2401      	movs	r4, #1
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	dd00      	ble.n	800b5f0 <_dtoa_r+0xb40>
 800b5ee:	001c      	movs	r4, r3
 800b5f0:	9704      	str	r7, [sp, #16]
 800b5f2:	2700      	movs	r7, #0
 800b5f4:	9b08      	ldr	r3, [sp, #32]
 800b5f6:	191c      	adds	r4, r3, r4
 800b5f8:	9905      	ldr	r1, [sp, #20]
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	9803      	ldr	r0, [sp, #12]
 800b5fe:	f000 fb67 	bl	800bcd0 <__lshift>
 800b602:	0031      	movs	r1, r6
 800b604:	9005      	str	r0, [sp, #20]
 800b606:	f000 fbcf 	bl	800bda8 <__mcmp>
 800b60a:	2800      	cmp	r0, #0
 800b60c:	dcb2      	bgt.n	800b574 <_dtoa_r+0xac4>
 800b60e:	d101      	bne.n	800b614 <_dtoa_r+0xb64>
 800b610:	07ed      	lsls	r5, r5, #31
 800b612:	d4af      	bmi.n	800b574 <_dtoa_r+0xac4>
 800b614:	0023      	movs	r3, r4
 800b616:	001c      	movs	r4, r3
 800b618:	3b01      	subs	r3, #1
 800b61a:	781a      	ldrb	r2, [r3, #0]
 800b61c:	2a30      	cmp	r2, #48	@ 0x30
 800b61e:	d0fa      	beq.n	800b616 <_dtoa_r+0xb66>
 800b620:	e4b0      	b.n	800af84 <_dtoa_r+0x4d4>
 800b622:	9a08      	ldr	r2, [sp, #32]
 800b624:	429a      	cmp	r2, r3
 800b626:	d1a6      	bne.n	800b576 <_dtoa_r+0xac6>
 800b628:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b62a:	3301      	adds	r3, #1
 800b62c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b62e:	2331      	movs	r3, #49	@ 0x31
 800b630:	7013      	strb	r3, [r2, #0]
 800b632:	e4a7      	b.n	800af84 <_dtoa_r+0x4d4>
 800b634:	4b14      	ldr	r3, [pc, #80]	@ (800b688 <_dtoa_r+0xbd8>)
 800b636:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b638:	9308      	str	r3, [sp, #32]
 800b63a:	4b14      	ldr	r3, [pc, #80]	@ (800b68c <_dtoa_r+0xbdc>)
 800b63c:	2a00      	cmp	r2, #0
 800b63e:	d001      	beq.n	800b644 <_dtoa_r+0xb94>
 800b640:	f7ff fa7e 	bl	800ab40 <_dtoa_r+0x90>
 800b644:	f7ff fa7e 	bl	800ab44 <_dtoa_r+0x94>
 800b648:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	dc00      	bgt.n	800b650 <_dtoa_r+0xba0>
 800b64e:	e648      	b.n	800b2e2 <_dtoa_r+0x832>
 800b650:	2001      	movs	r0, #1
 800b652:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800b654:	e665      	b.n	800b322 <_dtoa_r+0x872>
 800b656:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b658:	2b00      	cmp	r3, #0
 800b65a:	dc00      	bgt.n	800b65e <_dtoa_r+0xbae>
 800b65c:	e6a9      	b.n	800b3b2 <_dtoa_r+0x902>
 800b65e:	2400      	movs	r4, #0
 800b660:	0031      	movs	r1, r6
 800b662:	9805      	ldr	r0, [sp, #20]
 800b664:	f7ff f99e 	bl	800a9a4 <quorem>
 800b668:	9b08      	ldr	r3, [sp, #32]
 800b66a:	3030      	adds	r0, #48	@ 0x30
 800b66c:	5518      	strb	r0, [r3, r4]
 800b66e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b670:	3401      	adds	r4, #1
 800b672:	0005      	movs	r5, r0
 800b674:	42a3      	cmp	r3, r4
 800b676:	ddb6      	ble.n	800b5e6 <_dtoa_r+0xb36>
 800b678:	2300      	movs	r3, #0
 800b67a:	220a      	movs	r2, #10
 800b67c:	9905      	ldr	r1, [sp, #20]
 800b67e:	9803      	ldr	r0, [sp, #12]
 800b680:	f000 f974 	bl	800b96c <__multadd>
 800b684:	9005      	str	r0, [sp, #20]
 800b686:	e7eb      	b.n	800b660 <_dtoa_r+0xbb0>
 800b688:	0800c96c 	.word	0x0800c96c
 800b68c:	0800c974 	.word	0x0800c974

0800b690 <_free_r>:
 800b690:	b570      	push	{r4, r5, r6, lr}
 800b692:	0005      	movs	r5, r0
 800b694:	1e0c      	subs	r4, r1, #0
 800b696:	d010      	beq.n	800b6ba <_free_r+0x2a>
 800b698:	3c04      	subs	r4, #4
 800b69a:	6823      	ldr	r3, [r4, #0]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	da00      	bge.n	800b6a2 <_free_r+0x12>
 800b6a0:	18e4      	adds	r4, r4, r3
 800b6a2:	0028      	movs	r0, r5
 800b6a4:	f000 f8ea 	bl	800b87c <__malloc_lock>
 800b6a8:	4a1d      	ldr	r2, [pc, #116]	@ (800b720 <_free_r+0x90>)
 800b6aa:	6813      	ldr	r3, [r2, #0]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d105      	bne.n	800b6bc <_free_r+0x2c>
 800b6b0:	6063      	str	r3, [r4, #4]
 800b6b2:	6014      	str	r4, [r2, #0]
 800b6b4:	0028      	movs	r0, r5
 800b6b6:	f000 f8e9 	bl	800b88c <__malloc_unlock>
 800b6ba:	bd70      	pop	{r4, r5, r6, pc}
 800b6bc:	42a3      	cmp	r3, r4
 800b6be:	d908      	bls.n	800b6d2 <_free_r+0x42>
 800b6c0:	6820      	ldr	r0, [r4, #0]
 800b6c2:	1821      	adds	r1, r4, r0
 800b6c4:	428b      	cmp	r3, r1
 800b6c6:	d1f3      	bne.n	800b6b0 <_free_r+0x20>
 800b6c8:	6819      	ldr	r1, [r3, #0]
 800b6ca:	685b      	ldr	r3, [r3, #4]
 800b6cc:	1809      	adds	r1, r1, r0
 800b6ce:	6021      	str	r1, [r4, #0]
 800b6d0:	e7ee      	b.n	800b6b0 <_free_r+0x20>
 800b6d2:	001a      	movs	r2, r3
 800b6d4:	685b      	ldr	r3, [r3, #4]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d001      	beq.n	800b6de <_free_r+0x4e>
 800b6da:	42a3      	cmp	r3, r4
 800b6dc:	d9f9      	bls.n	800b6d2 <_free_r+0x42>
 800b6de:	6811      	ldr	r1, [r2, #0]
 800b6e0:	1850      	adds	r0, r2, r1
 800b6e2:	42a0      	cmp	r0, r4
 800b6e4:	d10b      	bne.n	800b6fe <_free_r+0x6e>
 800b6e6:	6820      	ldr	r0, [r4, #0]
 800b6e8:	1809      	adds	r1, r1, r0
 800b6ea:	1850      	adds	r0, r2, r1
 800b6ec:	6011      	str	r1, [r2, #0]
 800b6ee:	4283      	cmp	r3, r0
 800b6f0:	d1e0      	bne.n	800b6b4 <_free_r+0x24>
 800b6f2:	6818      	ldr	r0, [r3, #0]
 800b6f4:	685b      	ldr	r3, [r3, #4]
 800b6f6:	1841      	adds	r1, r0, r1
 800b6f8:	6011      	str	r1, [r2, #0]
 800b6fa:	6053      	str	r3, [r2, #4]
 800b6fc:	e7da      	b.n	800b6b4 <_free_r+0x24>
 800b6fe:	42a0      	cmp	r0, r4
 800b700:	d902      	bls.n	800b708 <_free_r+0x78>
 800b702:	230c      	movs	r3, #12
 800b704:	602b      	str	r3, [r5, #0]
 800b706:	e7d5      	b.n	800b6b4 <_free_r+0x24>
 800b708:	6820      	ldr	r0, [r4, #0]
 800b70a:	1821      	adds	r1, r4, r0
 800b70c:	428b      	cmp	r3, r1
 800b70e:	d103      	bne.n	800b718 <_free_r+0x88>
 800b710:	6819      	ldr	r1, [r3, #0]
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	1809      	adds	r1, r1, r0
 800b716:	6021      	str	r1, [r4, #0]
 800b718:	6063      	str	r3, [r4, #4]
 800b71a:	6054      	str	r4, [r2, #4]
 800b71c:	e7ca      	b.n	800b6b4 <_free_r+0x24>
 800b71e:	46c0      	nop			@ (mov r8, r8)
 800b720:	200005f0 	.word	0x200005f0

0800b724 <malloc>:
 800b724:	b510      	push	{r4, lr}
 800b726:	4b03      	ldr	r3, [pc, #12]	@ (800b734 <malloc+0x10>)
 800b728:	0001      	movs	r1, r0
 800b72a:	6818      	ldr	r0, [r3, #0]
 800b72c:	f000 f826 	bl	800b77c <_malloc_r>
 800b730:	bd10      	pop	{r4, pc}
 800b732:	46c0      	nop			@ (mov r8, r8)
 800b734:	20000018 	.word	0x20000018

0800b738 <sbrk_aligned>:
 800b738:	b570      	push	{r4, r5, r6, lr}
 800b73a:	4e0f      	ldr	r6, [pc, #60]	@ (800b778 <sbrk_aligned+0x40>)
 800b73c:	000d      	movs	r5, r1
 800b73e:	6831      	ldr	r1, [r6, #0]
 800b740:	0004      	movs	r4, r0
 800b742:	2900      	cmp	r1, #0
 800b744:	d102      	bne.n	800b74c <sbrk_aligned+0x14>
 800b746:	f000 fcf7 	bl	800c138 <_sbrk_r>
 800b74a:	6030      	str	r0, [r6, #0]
 800b74c:	0029      	movs	r1, r5
 800b74e:	0020      	movs	r0, r4
 800b750:	f000 fcf2 	bl	800c138 <_sbrk_r>
 800b754:	1c43      	adds	r3, r0, #1
 800b756:	d103      	bne.n	800b760 <sbrk_aligned+0x28>
 800b758:	2501      	movs	r5, #1
 800b75a:	426d      	negs	r5, r5
 800b75c:	0028      	movs	r0, r5
 800b75e:	bd70      	pop	{r4, r5, r6, pc}
 800b760:	2303      	movs	r3, #3
 800b762:	1cc5      	adds	r5, r0, #3
 800b764:	439d      	bics	r5, r3
 800b766:	42a8      	cmp	r0, r5
 800b768:	d0f8      	beq.n	800b75c <sbrk_aligned+0x24>
 800b76a:	1a29      	subs	r1, r5, r0
 800b76c:	0020      	movs	r0, r4
 800b76e:	f000 fce3 	bl	800c138 <_sbrk_r>
 800b772:	3001      	adds	r0, #1
 800b774:	d1f2      	bne.n	800b75c <sbrk_aligned+0x24>
 800b776:	e7ef      	b.n	800b758 <sbrk_aligned+0x20>
 800b778:	200005ec 	.word	0x200005ec

0800b77c <_malloc_r>:
 800b77c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b77e:	2203      	movs	r2, #3
 800b780:	1ccb      	adds	r3, r1, #3
 800b782:	4393      	bics	r3, r2
 800b784:	3308      	adds	r3, #8
 800b786:	0005      	movs	r5, r0
 800b788:	001f      	movs	r7, r3
 800b78a:	2b0c      	cmp	r3, #12
 800b78c:	d234      	bcs.n	800b7f8 <_malloc_r+0x7c>
 800b78e:	270c      	movs	r7, #12
 800b790:	42b9      	cmp	r1, r7
 800b792:	d833      	bhi.n	800b7fc <_malloc_r+0x80>
 800b794:	0028      	movs	r0, r5
 800b796:	f000 f871 	bl	800b87c <__malloc_lock>
 800b79a:	4e37      	ldr	r6, [pc, #220]	@ (800b878 <_malloc_r+0xfc>)
 800b79c:	6833      	ldr	r3, [r6, #0]
 800b79e:	001c      	movs	r4, r3
 800b7a0:	2c00      	cmp	r4, #0
 800b7a2:	d12f      	bne.n	800b804 <_malloc_r+0x88>
 800b7a4:	0039      	movs	r1, r7
 800b7a6:	0028      	movs	r0, r5
 800b7a8:	f7ff ffc6 	bl	800b738 <sbrk_aligned>
 800b7ac:	0004      	movs	r4, r0
 800b7ae:	1c43      	adds	r3, r0, #1
 800b7b0:	d15f      	bne.n	800b872 <_malloc_r+0xf6>
 800b7b2:	6834      	ldr	r4, [r6, #0]
 800b7b4:	9400      	str	r4, [sp, #0]
 800b7b6:	9b00      	ldr	r3, [sp, #0]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d14a      	bne.n	800b852 <_malloc_r+0xd6>
 800b7bc:	2c00      	cmp	r4, #0
 800b7be:	d052      	beq.n	800b866 <_malloc_r+0xea>
 800b7c0:	6823      	ldr	r3, [r4, #0]
 800b7c2:	0028      	movs	r0, r5
 800b7c4:	18e3      	adds	r3, r4, r3
 800b7c6:	9900      	ldr	r1, [sp, #0]
 800b7c8:	9301      	str	r3, [sp, #4]
 800b7ca:	f000 fcb5 	bl	800c138 <_sbrk_r>
 800b7ce:	9b01      	ldr	r3, [sp, #4]
 800b7d0:	4283      	cmp	r3, r0
 800b7d2:	d148      	bne.n	800b866 <_malloc_r+0xea>
 800b7d4:	6823      	ldr	r3, [r4, #0]
 800b7d6:	0028      	movs	r0, r5
 800b7d8:	1aff      	subs	r7, r7, r3
 800b7da:	0039      	movs	r1, r7
 800b7dc:	f7ff ffac 	bl	800b738 <sbrk_aligned>
 800b7e0:	3001      	adds	r0, #1
 800b7e2:	d040      	beq.n	800b866 <_malloc_r+0xea>
 800b7e4:	6823      	ldr	r3, [r4, #0]
 800b7e6:	19db      	adds	r3, r3, r7
 800b7e8:	6023      	str	r3, [r4, #0]
 800b7ea:	6833      	ldr	r3, [r6, #0]
 800b7ec:	685a      	ldr	r2, [r3, #4]
 800b7ee:	2a00      	cmp	r2, #0
 800b7f0:	d133      	bne.n	800b85a <_malloc_r+0xde>
 800b7f2:	9b00      	ldr	r3, [sp, #0]
 800b7f4:	6033      	str	r3, [r6, #0]
 800b7f6:	e019      	b.n	800b82c <_malloc_r+0xb0>
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	dac9      	bge.n	800b790 <_malloc_r+0x14>
 800b7fc:	230c      	movs	r3, #12
 800b7fe:	602b      	str	r3, [r5, #0]
 800b800:	2000      	movs	r0, #0
 800b802:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b804:	6821      	ldr	r1, [r4, #0]
 800b806:	1bc9      	subs	r1, r1, r7
 800b808:	d420      	bmi.n	800b84c <_malloc_r+0xd0>
 800b80a:	290b      	cmp	r1, #11
 800b80c:	d90a      	bls.n	800b824 <_malloc_r+0xa8>
 800b80e:	19e2      	adds	r2, r4, r7
 800b810:	6027      	str	r7, [r4, #0]
 800b812:	42a3      	cmp	r3, r4
 800b814:	d104      	bne.n	800b820 <_malloc_r+0xa4>
 800b816:	6032      	str	r2, [r6, #0]
 800b818:	6863      	ldr	r3, [r4, #4]
 800b81a:	6011      	str	r1, [r2, #0]
 800b81c:	6053      	str	r3, [r2, #4]
 800b81e:	e005      	b.n	800b82c <_malloc_r+0xb0>
 800b820:	605a      	str	r2, [r3, #4]
 800b822:	e7f9      	b.n	800b818 <_malloc_r+0x9c>
 800b824:	6862      	ldr	r2, [r4, #4]
 800b826:	42a3      	cmp	r3, r4
 800b828:	d10e      	bne.n	800b848 <_malloc_r+0xcc>
 800b82a:	6032      	str	r2, [r6, #0]
 800b82c:	0028      	movs	r0, r5
 800b82e:	f000 f82d 	bl	800b88c <__malloc_unlock>
 800b832:	0020      	movs	r0, r4
 800b834:	2207      	movs	r2, #7
 800b836:	300b      	adds	r0, #11
 800b838:	1d23      	adds	r3, r4, #4
 800b83a:	4390      	bics	r0, r2
 800b83c:	1ac2      	subs	r2, r0, r3
 800b83e:	4298      	cmp	r0, r3
 800b840:	d0df      	beq.n	800b802 <_malloc_r+0x86>
 800b842:	1a1b      	subs	r3, r3, r0
 800b844:	50a3      	str	r3, [r4, r2]
 800b846:	e7dc      	b.n	800b802 <_malloc_r+0x86>
 800b848:	605a      	str	r2, [r3, #4]
 800b84a:	e7ef      	b.n	800b82c <_malloc_r+0xb0>
 800b84c:	0023      	movs	r3, r4
 800b84e:	6864      	ldr	r4, [r4, #4]
 800b850:	e7a6      	b.n	800b7a0 <_malloc_r+0x24>
 800b852:	9c00      	ldr	r4, [sp, #0]
 800b854:	6863      	ldr	r3, [r4, #4]
 800b856:	9300      	str	r3, [sp, #0]
 800b858:	e7ad      	b.n	800b7b6 <_malloc_r+0x3a>
 800b85a:	001a      	movs	r2, r3
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	42a3      	cmp	r3, r4
 800b860:	d1fb      	bne.n	800b85a <_malloc_r+0xde>
 800b862:	2300      	movs	r3, #0
 800b864:	e7da      	b.n	800b81c <_malloc_r+0xa0>
 800b866:	230c      	movs	r3, #12
 800b868:	0028      	movs	r0, r5
 800b86a:	602b      	str	r3, [r5, #0]
 800b86c:	f000 f80e 	bl	800b88c <__malloc_unlock>
 800b870:	e7c6      	b.n	800b800 <_malloc_r+0x84>
 800b872:	6007      	str	r7, [r0, #0]
 800b874:	e7da      	b.n	800b82c <_malloc_r+0xb0>
 800b876:	46c0      	nop			@ (mov r8, r8)
 800b878:	200005f0 	.word	0x200005f0

0800b87c <__malloc_lock>:
 800b87c:	b510      	push	{r4, lr}
 800b87e:	4802      	ldr	r0, [pc, #8]	@ (800b888 <__malloc_lock+0xc>)
 800b880:	f7ff f883 	bl	800a98a <__retarget_lock_acquire_recursive>
 800b884:	bd10      	pop	{r4, pc}
 800b886:	46c0      	nop			@ (mov r8, r8)
 800b888:	200005e8 	.word	0x200005e8

0800b88c <__malloc_unlock>:
 800b88c:	b510      	push	{r4, lr}
 800b88e:	4802      	ldr	r0, [pc, #8]	@ (800b898 <__malloc_unlock+0xc>)
 800b890:	f7ff f87c 	bl	800a98c <__retarget_lock_release_recursive>
 800b894:	bd10      	pop	{r4, pc}
 800b896:	46c0      	nop			@ (mov r8, r8)
 800b898:	200005e8 	.word	0x200005e8

0800b89c <_Balloc>:
 800b89c:	b570      	push	{r4, r5, r6, lr}
 800b89e:	69c5      	ldr	r5, [r0, #28]
 800b8a0:	0006      	movs	r6, r0
 800b8a2:	000c      	movs	r4, r1
 800b8a4:	2d00      	cmp	r5, #0
 800b8a6:	d10e      	bne.n	800b8c6 <_Balloc+0x2a>
 800b8a8:	2010      	movs	r0, #16
 800b8aa:	f7ff ff3b 	bl	800b724 <malloc>
 800b8ae:	1e02      	subs	r2, r0, #0
 800b8b0:	61f0      	str	r0, [r6, #28]
 800b8b2:	d104      	bne.n	800b8be <_Balloc+0x22>
 800b8b4:	216b      	movs	r1, #107	@ 0x6b
 800b8b6:	4b19      	ldr	r3, [pc, #100]	@ (800b91c <_Balloc+0x80>)
 800b8b8:	4819      	ldr	r0, [pc, #100]	@ (800b920 <_Balloc+0x84>)
 800b8ba:	f000 fc59 	bl	800c170 <__assert_func>
 800b8be:	6045      	str	r5, [r0, #4]
 800b8c0:	6085      	str	r5, [r0, #8]
 800b8c2:	6005      	str	r5, [r0, #0]
 800b8c4:	60c5      	str	r5, [r0, #12]
 800b8c6:	69f5      	ldr	r5, [r6, #28]
 800b8c8:	68eb      	ldr	r3, [r5, #12]
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d013      	beq.n	800b8f6 <_Balloc+0x5a>
 800b8ce:	69f3      	ldr	r3, [r6, #28]
 800b8d0:	00a2      	lsls	r2, r4, #2
 800b8d2:	68db      	ldr	r3, [r3, #12]
 800b8d4:	189b      	adds	r3, r3, r2
 800b8d6:	6818      	ldr	r0, [r3, #0]
 800b8d8:	2800      	cmp	r0, #0
 800b8da:	d118      	bne.n	800b90e <_Balloc+0x72>
 800b8dc:	2101      	movs	r1, #1
 800b8de:	000d      	movs	r5, r1
 800b8e0:	40a5      	lsls	r5, r4
 800b8e2:	1d6a      	adds	r2, r5, #5
 800b8e4:	0030      	movs	r0, r6
 800b8e6:	0092      	lsls	r2, r2, #2
 800b8e8:	f000 fc60 	bl	800c1ac <_calloc_r>
 800b8ec:	2800      	cmp	r0, #0
 800b8ee:	d00c      	beq.n	800b90a <_Balloc+0x6e>
 800b8f0:	6044      	str	r4, [r0, #4]
 800b8f2:	6085      	str	r5, [r0, #8]
 800b8f4:	e00d      	b.n	800b912 <_Balloc+0x76>
 800b8f6:	2221      	movs	r2, #33	@ 0x21
 800b8f8:	2104      	movs	r1, #4
 800b8fa:	0030      	movs	r0, r6
 800b8fc:	f000 fc56 	bl	800c1ac <_calloc_r>
 800b900:	69f3      	ldr	r3, [r6, #28]
 800b902:	60e8      	str	r0, [r5, #12]
 800b904:	68db      	ldr	r3, [r3, #12]
 800b906:	2b00      	cmp	r3, #0
 800b908:	d1e1      	bne.n	800b8ce <_Balloc+0x32>
 800b90a:	2000      	movs	r0, #0
 800b90c:	bd70      	pop	{r4, r5, r6, pc}
 800b90e:	6802      	ldr	r2, [r0, #0]
 800b910:	601a      	str	r2, [r3, #0]
 800b912:	2300      	movs	r3, #0
 800b914:	6103      	str	r3, [r0, #16]
 800b916:	60c3      	str	r3, [r0, #12]
 800b918:	e7f8      	b.n	800b90c <_Balloc+0x70>
 800b91a:	46c0      	nop			@ (mov r8, r8)
 800b91c:	0800c979 	.word	0x0800c979
 800b920:	0800c9f9 	.word	0x0800c9f9

0800b924 <_Bfree>:
 800b924:	b570      	push	{r4, r5, r6, lr}
 800b926:	69c6      	ldr	r6, [r0, #28]
 800b928:	0005      	movs	r5, r0
 800b92a:	000c      	movs	r4, r1
 800b92c:	2e00      	cmp	r6, #0
 800b92e:	d10e      	bne.n	800b94e <_Bfree+0x2a>
 800b930:	2010      	movs	r0, #16
 800b932:	f7ff fef7 	bl	800b724 <malloc>
 800b936:	1e02      	subs	r2, r0, #0
 800b938:	61e8      	str	r0, [r5, #28]
 800b93a:	d104      	bne.n	800b946 <_Bfree+0x22>
 800b93c:	218f      	movs	r1, #143	@ 0x8f
 800b93e:	4b09      	ldr	r3, [pc, #36]	@ (800b964 <_Bfree+0x40>)
 800b940:	4809      	ldr	r0, [pc, #36]	@ (800b968 <_Bfree+0x44>)
 800b942:	f000 fc15 	bl	800c170 <__assert_func>
 800b946:	6046      	str	r6, [r0, #4]
 800b948:	6086      	str	r6, [r0, #8]
 800b94a:	6006      	str	r6, [r0, #0]
 800b94c:	60c6      	str	r6, [r0, #12]
 800b94e:	2c00      	cmp	r4, #0
 800b950:	d007      	beq.n	800b962 <_Bfree+0x3e>
 800b952:	69eb      	ldr	r3, [r5, #28]
 800b954:	6862      	ldr	r2, [r4, #4]
 800b956:	68db      	ldr	r3, [r3, #12]
 800b958:	0092      	lsls	r2, r2, #2
 800b95a:	189b      	adds	r3, r3, r2
 800b95c:	681a      	ldr	r2, [r3, #0]
 800b95e:	6022      	str	r2, [r4, #0]
 800b960:	601c      	str	r4, [r3, #0]
 800b962:	bd70      	pop	{r4, r5, r6, pc}
 800b964:	0800c979 	.word	0x0800c979
 800b968:	0800c9f9 	.word	0x0800c9f9

0800b96c <__multadd>:
 800b96c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b96e:	000f      	movs	r7, r1
 800b970:	9001      	str	r0, [sp, #4]
 800b972:	000c      	movs	r4, r1
 800b974:	001e      	movs	r6, r3
 800b976:	2000      	movs	r0, #0
 800b978:	690d      	ldr	r5, [r1, #16]
 800b97a:	3714      	adds	r7, #20
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	3001      	adds	r0, #1
 800b980:	b299      	uxth	r1, r3
 800b982:	4351      	muls	r1, r2
 800b984:	0c1b      	lsrs	r3, r3, #16
 800b986:	4353      	muls	r3, r2
 800b988:	1989      	adds	r1, r1, r6
 800b98a:	0c0e      	lsrs	r6, r1, #16
 800b98c:	199b      	adds	r3, r3, r6
 800b98e:	0c1e      	lsrs	r6, r3, #16
 800b990:	b289      	uxth	r1, r1
 800b992:	041b      	lsls	r3, r3, #16
 800b994:	185b      	adds	r3, r3, r1
 800b996:	c708      	stmia	r7!, {r3}
 800b998:	4285      	cmp	r5, r0
 800b99a:	dcef      	bgt.n	800b97c <__multadd+0x10>
 800b99c:	2e00      	cmp	r6, #0
 800b99e:	d022      	beq.n	800b9e6 <__multadd+0x7a>
 800b9a0:	68a3      	ldr	r3, [r4, #8]
 800b9a2:	42ab      	cmp	r3, r5
 800b9a4:	dc19      	bgt.n	800b9da <__multadd+0x6e>
 800b9a6:	6861      	ldr	r1, [r4, #4]
 800b9a8:	9801      	ldr	r0, [sp, #4]
 800b9aa:	3101      	adds	r1, #1
 800b9ac:	f7ff ff76 	bl	800b89c <_Balloc>
 800b9b0:	1e07      	subs	r7, r0, #0
 800b9b2:	d105      	bne.n	800b9c0 <__multadd+0x54>
 800b9b4:	003a      	movs	r2, r7
 800b9b6:	21ba      	movs	r1, #186	@ 0xba
 800b9b8:	4b0c      	ldr	r3, [pc, #48]	@ (800b9ec <__multadd+0x80>)
 800b9ba:	480d      	ldr	r0, [pc, #52]	@ (800b9f0 <__multadd+0x84>)
 800b9bc:	f000 fbd8 	bl	800c170 <__assert_func>
 800b9c0:	0021      	movs	r1, r4
 800b9c2:	6922      	ldr	r2, [r4, #16]
 800b9c4:	310c      	adds	r1, #12
 800b9c6:	3202      	adds	r2, #2
 800b9c8:	0092      	lsls	r2, r2, #2
 800b9ca:	300c      	adds	r0, #12
 800b9cc:	f000 fbc6 	bl	800c15c <memcpy>
 800b9d0:	0021      	movs	r1, r4
 800b9d2:	9801      	ldr	r0, [sp, #4]
 800b9d4:	f7ff ffa6 	bl	800b924 <_Bfree>
 800b9d8:	003c      	movs	r4, r7
 800b9da:	1d2b      	adds	r3, r5, #4
 800b9dc:	009b      	lsls	r3, r3, #2
 800b9de:	18e3      	adds	r3, r4, r3
 800b9e0:	3501      	adds	r5, #1
 800b9e2:	605e      	str	r6, [r3, #4]
 800b9e4:	6125      	str	r5, [r4, #16]
 800b9e6:	0020      	movs	r0, r4
 800b9e8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b9ea:	46c0      	nop			@ (mov r8, r8)
 800b9ec:	0800c9e8 	.word	0x0800c9e8
 800b9f0:	0800c9f9 	.word	0x0800c9f9

0800b9f4 <__hi0bits>:
 800b9f4:	2280      	movs	r2, #128	@ 0x80
 800b9f6:	0003      	movs	r3, r0
 800b9f8:	0252      	lsls	r2, r2, #9
 800b9fa:	2000      	movs	r0, #0
 800b9fc:	4293      	cmp	r3, r2
 800b9fe:	d201      	bcs.n	800ba04 <__hi0bits+0x10>
 800ba00:	041b      	lsls	r3, r3, #16
 800ba02:	3010      	adds	r0, #16
 800ba04:	2280      	movs	r2, #128	@ 0x80
 800ba06:	0452      	lsls	r2, r2, #17
 800ba08:	4293      	cmp	r3, r2
 800ba0a:	d201      	bcs.n	800ba10 <__hi0bits+0x1c>
 800ba0c:	3008      	adds	r0, #8
 800ba0e:	021b      	lsls	r3, r3, #8
 800ba10:	2280      	movs	r2, #128	@ 0x80
 800ba12:	0552      	lsls	r2, r2, #21
 800ba14:	4293      	cmp	r3, r2
 800ba16:	d201      	bcs.n	800ba1c <__hi0bits+0x28>
 800ba18:	3004      	adds	r0, #4
 800ba1a:	011b      	lsls	r3, r3, #4
 800ba1c:	2280      	movs	r2, #128	@ 0x80
 800ba1e:	05d2      	lsls	r2, r2, #23
 800ba20:	4293      	cmp	r3, r2
 800ba22:	d201      	bcs.n	800ba28 <__hi0bits+0x34>
 800ba24:	3002      	adds	r0, #2
 800ba26:	009b      	lsls	r3, r3, #2
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	db03      	blt.n	800ba34 <__hi0bits+0x40>
 800ba2c:	3001      	adds	r0, #1
 800ba2e:	4213      	tst	r3, r2
 800ba30:	d100      	bne.n	800ba34 <__hi0bits+0x40>
 800ba32:	2020      	movs	r0, #32
 800ba34:	4770      	bx	lr

0800ba36 <__lo0bits>:
 800ba36:	6803      	ldr	r3, [r0, #0]
 800ba38:	0001      	movs	r1, r0
 800ba3a:	2207      	movs	r2, #7
 800ba3c:	0018      	movs	r0, r3
 800ba3e:	4010      	ands	r0, r2
 800ba40:	4213      	tst	r3, r2
 800ba42:	d00d      	beq.n	800ba60 <__lo0bits+0x2a>
 800ba44:	3a06      	subs	r2, #6
 800ba46:	2000      	movs	r0, #0
 800ba48:	4213      	tst	r3, r2
 800ba4a:	d105      	bne.n	800ba58 <__lo0bits+0x22>
 800ba4c:	3002      	adds	r0, #2
 800ba4e:	4203      	tst	r3, r0
 800ba50:	d003      	beq.n	800ba5a <__lo0bits+0x24>
 800ba52:	40d3      	lsrs	r3, r2
 800ba54:	0010      	movs	r0, r2
 800ba56:	600b      	str	r3, [r1, #0]
 800ba58:	4770      	bx	lr
 800ba5a:	089b      	lsrs	r3, r3, #2
 800ba5c:	600b      	str	r3, [r1, #0]
 800ba5e:	e7fb      	b.n	800ba58 <__lo0bits+0x22>
 800ba60:	b29a      	uxth	r2, r3
 800ba62:	2a00      	cmp	r2, #0
 800ba64:	d101      	bne.n	800ba6a <__lo0bits+0x34>
 800ba66:	2010      	movs	r0, #16
 800ba68:	0c1b      	lsrs	r3, r3, #16
 800ba6a:	b2da      	uxtb	r2, r3
 800ba6c:	2a00      	cmp	r2, #0
 800ba6e:	d101      	bne.n	800ba74 <__lo0bits+0x3e>
 800ba70:	3008      	adds	r0, #8
 800ba72:	0a1b      	lsrs	r3, r3, #8
 800ba74:	071a      	lsls	r2, r3, #28
 800ba76:	d101      	bne.n	800ba7c <__lo0bits+0x46>
 800ba78:	3004      	adds	r0, #4
 800ba7a:	091b      	lsrs	r3, r3, #4
 800ba7c:	079a      	lsls	r2, r3, #30
 800ba7e:	d101      	bne.n	800ba84 <__lo0bits+0x4e>
 800ba80:	3002      	adds	r0, #2
 800ba82:	089b      	lsrs	r3, r3, #2
 800ba84:	07da      	lsls	r2, r3, #31
 800ba86:	d4e9      	bmi.n	800ba5c <__lo0bits+0x26>
 800ba88:	3001      	adds	r0, #1
 800ba8a:	085b      	lsrs	r3, r3, #1
 800ba8c:	d1e6      	bne.n	800ba5c <__lo0bits+0x26>
 800ba8e:	2020      	movs	r0, #32
 800ba90:	e7e2      	b.n	800ba58 <__lo0bits+0x22>
	...

0800ba94 <__i2b>:
 800ba94:	b510      	push	{r4, lr}
 800ba96:	000c      	movs	r4, r1
 800ba98:	2101      	movs	r1, #1
 800ba9a:	f7ff feff 	bl	800b89c <_Balloc>
 800ba9e:	2800      	cmp	r0, #0
 800baa0:	d107      	bne.n	800bab2 <__i2b+0x1e>
 800baa2:	2146      	movs	r1, #70	@ 0x46
 800baa4:	4c05      	ldr	r4, [pc, #20]	@ (800babc <__i2b+0x28>)
 800baa6:	0002      	movs	r2, r0
 800baa8:	4b05      	ldr	r3, [pc, #20]	@ (800bac0 <__i2b+0x2c>)
 800baaa:	0020      	movs	r0, r4
 800baac:	31ff      	adds	r1, #255	@ 0xff
 800baae:	f000 fb5f 	bl	800c170 <__assert_func>
 800bab2:	2301      	movs	r3, #1
 800bab4:	6144      	str	r4, [r0, #20]
 800bab6:	6103      	str	r3, [r0, #16]
 800bab8:	bd10      	pop	{r4, pc}
 800baba:	46c0      	nop			@ (mov r8, r8)
 800babc:	0800c9f9 	.word	0x0800c9f9
 800bac0:	0800c9e8 	.word	0x0800c9e8

0800bac4 <__multiply>:
 800bac4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bac6:	0014      	movs	r4, r2
 800bac8:	690a      	ldr	r2, [r1, #16]
 800baca:	6923      	ldr	r3, [r4, #16]
 800bacc:	000d      	movs	r5, r1
 800bace:	b089      	sub	sp, #36	@ 0x24
 800bad0:	429a      	cmp	r2, r3
 800bad2:	db02      	blt.n	800bada <__multiply+0x16>
 800bad4:	0023      	movs	r3, r4
 800bad6:	000c      	movs	r4, r1
 800bad8:	001d      	movs	r5, r3
 800bada:	6927      	ldr	r7, [r4, #16]
 800badc:	692e      	ldr	r6, [r5, #16]
 800bade:	6861      	ldr	r1, [r4, #4]
 800bae0:	19bb      	adds	r3, r7, r6
 800bae2:	9300      	str	r3, [sp, #0]
 800bae4:	68a3      	ldr	r3, [r4, #8]
 800bae6:	19ba      	adds	r2, r7, r6
 800bae8:	4293      	cmp	r3, r2
 800baea:	da00      	bge.n	800baee <__multiply+0x2a>
 800baec:	3101      	adds	r1, #1
 800baee:	f7ff fed5 	bl	800b89c <_Balloc>
 800baf2:	4684      	mov	ip, r0
 800baf4:	2800      	cmp	r0, #0
 800baf6:	d106      	bne.n	800bb06 <__multiply+0x42>
 800baf8:	21b1      	movs	r1, #177	@ 0xb1
 800bafa:	4662      	mov	r2, ip
 800bafc:	4b44      	ldr	r3, [pc, #272]	@ (800bc10 <__multiply+0x14c>)
 800bafe:	4845      	ldr	r0, [pc, #276]	@ (800bc14 <__multiply+0x150>)
 800bb00:	0049      	lsls	r1, r1, #1
 800bb02:	f000 fb35 	bl	800c170 <__assert_func>
 800bb06:	0002      	movs	r2, r0
 800bb08:	19bb      	adds	r3, r7, r6
 800bb0a:	3214      	adds	r2, #20
 800bb0c:	009b      	lsls	r3, r3, #2
 800bb0e:	18d3      	adds	r3, r2, r3
 800bb10:	9301      	str	r3, [sp, #4]
 800bb12:	2100      	movs	r1, #0
 800bb14:	0013      	movs	r3, r2
 800bb16:	9801      	ldr	r0, [sp, #4]
 800bb18:	4283      	cmp	r3, r0
 800bb1a:	d328      	bcc.n	800bb6e <__multiply+0xaa>
 800bb1c:	0023      	movs	r3, r4
 800bb1e:	00bf      	lsls	r7, r7, #2
 800bb20:	3314      	adds	r3, #20
 800bb22:	9304      	str	r3, [sp, #16]
 800bb24:	3514      	adds	r5, #20
 800bb26:	19db      	adds	r3, r3, r7
 800bb28:	00b6      	lsls	r6, r6, #2
 800bb2a:	9302      	str	r3, [sp, #8]
 800bb2c:	19ab      	adds	r3, r5, r6
 800bb2e:	9307      	str	r3, [sp, #28]
 800bb30:	2304      	movs	r3, #4
 800bb32:	9305      	str	r3, [sp, #20]
 800bb34:	0023      	movs	r3, r4
 800bb36:	9902      	ldr	r1, [sp, #8]
 800bb38:	3315      	adds	r3, #21
 800bb3a:	4299      	cmp	r1, r3
 800bb3c:	d305      	bcc.n	800bb4a <__multiply+0x86>
 800bb3e:	1b0c      	subs	r4, r1, r4
 800bb40:	3c15      	subs	r4, #21
 800bb42:	08a4      	lsrs	r4, r4, #2
 800bb44:	3401      	adds	r4, #1
 800bb46:	00a3      	lsls	r3, r4, #2
 800bb48:	9305      	str	r3, [sp, #20]
 800bb4a:	9b07      	ldr	r3, [sp, #28]
 800bb4c:	429d      	cmp	r5, r3
 800bb4e:	d310      	bcc.n	800bb72 <__multiply+0xae>
 800bb50:	9b00      	ldr	r3, [sp, #0]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	dd05      	ble.n	800bb62 <__multiply+0x9e>
 800bb56:	9b01      	ldr	r3, [sp, #4]
 800bb58:	3b04      	subs	r3, #4
 800bb5a:	9301      	str	r3, [sp, #4]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d052      	beq.n	800bc08 <__multiply+0x144>
 800bb62:	4663      	mov	r3, ip
 800bb64:	4660      	mov	r0, ip
 800bb66:	9a00      	ldr	r2, [sp, #0]
 800bb68:	611a      	str	r2, [r3, #16]
 800bb6a:	b009      	add	sp, #36	@ 0x24
 800bb6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb6e:	c302      	stmia	r3!, {r1}
 800bb70:	e7d1      	b.n	800bb16 <__multiply+0x52>
 800bb72:	682c      	ldr	r4, [r5, #0]
 800bb74:	b2a4      	uxth	r4, r4
 800bb76:	2c00      	cmp	r4, #0
 800bb78:	d01f      	beq.n	800bbba <__multiply+0xf6>
 800bb7a:	2300      	movs	r3, #0
 800bb7c:	0017      	movs	r7, r2
 800bb7e:	9e04      	ldr	r6, [sp, #16]
 800bb80:	9303      	str	r3, [sp, #12]
 800bb82:	ce08      	ldmia	r6!, {r3}
 800bb84:	6839      	ldr	r1, [r7, #0]
 800bb86:	9306      	str	r3, [sp, #24]
 800bb88:	466b      	mov	r3, sp
 800bb8a:	8b1b      	ldrh	r3, [r3, #24]
 800bb8c:	b288      	uxth	r0, r1
 800bb8e:	4363      	muls	r3, r4
 800bb90:	181b      	adds	r3, r3, r0
 800bb92:	9803      	ldr	r0, [sp, #12]
 800bb94:	0c09      	lsrs	r1, r1, #16
 800bb96:	181b      	adds	r3, r3, r0
 800bb98:	9806      	ldr	r0, [sp, #24]
 800bb9a:	0c00      	lsrs	r0, r0, #16
 800bb9c:	4360      	muls	r0, r4
 800bb9e:	1840      	adds	r0, r0, r1
 800bba0:	0c19      	lsrs	r1, r3, #16
 800bba2:	1841      	adds	r1, r0, r1
 800bba4:	0c08      	lsrs	r0, r1, #16
 800bba6:	b29b      	uxth	r3, r3
 800bba8:	0409      	lsls	r1, r1, #16
 800bbaa:	4319      	orrs	r1, r3
 800bbac:	9b02      	ldr	r3, [sp, #8]
 800bbae:	9003      	str	r0, [sp, #12]
 800bbb0:	c702      	stmia	r7!, {r1}
 800bbb2:	42b3      	cmp	r3, r6
 800bbb4:	d8e5      	bhi.n	800bb82 <__multiply+0xbe>
 800bbb6:	9b05      	ldr	r3, [sp, #20]
 800bbb8:	50d0      	str	r0, [r2, r3]
 800bbba:	682c      	ldr	r4, [r5, #0]
 800bbbc:	0c24      	lsrs	r4, r4, #16
 800bbbe:	d020      	beq.n	800bc02 <__multiply+0x13e>
 800bbc0:	2100      	movs	r1, #0
 800bbc2:	0010      	movs	r0, r2
 800bbc4:	6813      	ldr	r3, [r2, #0]
 800bbc6:	9e04      	ldr	r6, [sp, #16]
 800bbc8:	9103      	str	r1, [sp, #12]
 800bbca:	6831      	ldr	r1, [r6, #0]
 800bbcc:	6807      	ldr	r7, [r0, #0]
 800bbce:	b289      	uxth	r1, r1
 800bbd0:	4361      	muls	r1, r4
 800bbd2:	0c3f      	lsrs	r7, r7, #16
 800bbd4:	19c9      	adds	r1, r1, r7
 800bbd6:	9f03      	ldr	r7, [sp, #12]
 800bbd8:	b29b      	uxth	r3, r3
 800bbda:	19c9      	adds	r1, r1, r7
 800bbdc:	040f      	lsls	r7, r1, #16
 800bbde:	431f      	orrs	r7, r3
 800bbe0:	6007      	str	r7, [r0, #0]
 800bbe2:	ce80      	ldmia	r6!, {r7}
 800bbe4:	6843      	ldr	r3, [r0, #4]
 800bbe6:	0c3f      	lsrs	r7, r7, #16
 800bbe8:	4367      	muls	r7, r4
 800bbea:	b29b      	uxth	r3, r3
 800bbec:	0c09      	lsrs	r1, r1, #16
 800bbee:	18fb      	adds	r3, r7, r3
 800bbf0:	185b      	adds	r3, r3, r1
 800bbf2:	0c19      	lsrs	r1, r3, #16
 800bbf4:	9103      	str	r1, [sp, #12]
 800bbf6:	9902      	ldr	r1, [sp, #8]
 800bbf8:	3004      	adds	r0, #4
 800bbfa:	42b1      	cmp	r1, r6
 800bbfc:	d8e5      	bhi.n	800bbca <__multiply+0x106>
 800bbfe:	9905      	ldr	r1, [sp, #20]
 800bc00:	5053      	str	r3, [r2, r1]
 800bc02:	3504      	adds	r5, #4
 800bc04:	3204      	adds	r2, #4
 800bc06:	e7a0      	b.n	800bb4a <__multiply+0x86>
 800bc08:	9b00      	ldr	r3, [sp, #0]
 800bc0a:	3b01      	subs	r3, #1
 800bc0c:	9300      	str	r3, [sp, #0]
 800bc0e:	e79f      	b.n	800bb50 <__multiply+0x8c>
 800bc10:	0800c9e8 	.word	0x0800c9e8
 800bc14:	0800c9f9 	.word	0x0800c9f9

0800bc18 <__pow5mult>:
 800bc18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bc1a:	2303      	movs	r3, #3
 800bc1c:	0015      	movs	r5, r2
 800bc1e:	0007      	movs	r7, r0
 800bc20:	000e      	movs	r6, r1
 800bc22:	401a      	ands	r2, r3
 800bc24:	421d      	tst	r5, r3
 800bc26:	d008      	beq.n	800bc3a <__pow5mult+0x22>
 800bc28:	4925      	ldr	r1, [pc, #148]	@ (800bcc0 <__pow5mult+0xa8>)
 800bc2a:	3a01      	subs	r2, #1
 800bc2c:	0092      	lsls	r2, r2, #2
 800bc2e:	5852      	ldr	r2, [r2, r1]
 800bc30:	2300      	movs	r3, #0
 800bc32:	0031      	movs	r1, r6
 800bc34:	f7ff fe9a 	bl	800b96c <__multadd>
 800bc38:	0006      	movs	r6, r0
 800bc3a:	10ad      	asrs	r5, r5, #2
 800bc3c:	d03d      	beq.n	800bcba <__pow5mult+0xa2>
 800bc3e:	69fc      	ldr	r4, [r7, #28]
 800bc40:	2c00      	cmp	r4, #0
 800bc42:	d10f      	bne.n	800bc64 <__pow5mult+0x4c>
 800bc44:	2010      	movs	r0, #16
 800bc46:	f7ff fd6d 	bl	800b724 <malloc>
 800bc4a:	1e02      	subs	r2, r0, #0
 800bc4c:	61f8      	str	r0, [r7, #28]
 800bc4e:	d105      	bne.n	800bc5c <__pow5mult+0x44>
 800bc50:	21b4      	movs	r1, #180	@ 0xb4
 800bc52:	4b1c      	ldr	r3, [pc, #112]	@ (800bcc4 <__pow5mult+0xac>)
 800bc54:	481c      	ldr	r0, [pc, #112]	@ (800bcc8 <__pow5mult+0xb0>)
 800bc56:	31ff      	adds	r1, #255	@ 0xff
 800bc58:	f000 fa8a 	bl	800c170 <__assert_func>
 800bc5c:	6044      	str	r4, [r0, #4]
 800bc5e:	6084      	str	r4, [r0, #8]
 800bc60:	6004      	str	r4, [r0, #0]
 800bc62:	60c4      	str	r4, [r0, #12]
 800bc64:	69fb      	ldr	r3, [r7, #28]
 800bc66:	689c      	ldr	r4, [r3, #8]
 800bc68:	9301      	str	r3, [sp, #4]
 800bc6a:	2c00      	cmp	r4, #0
 800bc6c:	d108      	bne.n	800bc80 <__pow5mult+0x68>
 800bc6e:	0038      	movs	r0, r7
 800bc70:	4916      	ldr	r1, [pc, #88]	@ (800bccc <__pow5mult+0xb4>)
 800bc72:	f7ff ff0f 	bl	800ba94 <__i2b>
 800bc76:	9b01      	ldr	r3, [sp, #4]
 800bc78:	0004      	movs	r4, r0
 800bc7a:	6098      	str	r0, [r3, #8]
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	6003      	str	r3, [r0, #0]
 800bc80:	2301      	movs	r3, #1
 800bc82:	421d      	tst	r5, r3
 800bc84:	d00a      	beq.n	800bc9c <__pow5mult+0x84>
 800bc86:	0031      	movs	r1, r6
 800bc88:	0022      	movs	r2, r4
 800bc8a:	0038      	movs	r0, r7
 800bc8c:	f7ff ff1a 	bl	800bac4 <__multiply>
 800bc90:	0031      	movs	r1, r6
 800bc92:	9001      	str	r0, [sp, #4]
 800bc94:	0038      	movs	r0, r7
 800bc96:	f7ff fe45 	bl	800b924 <_Bfree>
 800bc9a:	9e01      	ldr	r6, [sp, #4]
 800bc9c:	106d      	asrs	r5, r5, #1
 800bc9e:	d00c      	beq.n	800bcba <__pow5mult+0xa2>
 800bca0:	6820      	ldr	r0, [r4, #0]
 800bca2:	2800      	cmp	r0, #0
 800bca4:	d107      	bne.n	800bcb6 <__pow5mult+0x9e>
 800bca6:	0022      	movs	r2, r4
 800bca8:	0021      	movs	r1, r4
 800bcaa:	0038      	movs	r0, r7
 800bcac:	f7ff ff0a 	bl	800bac4 <__multiply>
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	6020      	str	r0, [r4, #0]
 800bcb4:	6003      	str	r3, [r0, #0]
 800bcb6:	0004      	movs	r4, r0
 800bcb8:	e7e2      	b.n	800bc80 <__pow5mult+0x68>
 800bcba:	0030      	movs	r0, r6
 800bcbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bcbe:	46c0      	nop			@ (mov r8, r8)
 800bcc0:	0800caac 	.word	0x0800caac
 800bcc4:	0800c979 	.word	0x0800c979
 800bcc8:	0800c9f9 	.word	0x0800c9f9
 800bccc:	00000271 	.word	0x00000271

0800bcd0 <__lshift>:
 800bcd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcd2:	000c      	movs	r4, r1
 800bcd4:	0016      	movs	r6, r2
 800bcd6:	6923      	ldr	r3, [r4, #16]
 800bcd8:	1157      	asrs	r7, r2, #5
 800bcda:	b085      	sub	sp, #20
 800bcdc:	18fb      	adds	r3, r7, r3
 800bcde:	9301      	str	r3, [sp, #4]
 800bce0:	3301      	adds	r3, #1
 800bce2:	9300      	str	r3, [sp, #0]
 800bce4:	6849      	ldr	r1, [r1, #4]
 800bce6:	68a3      	ldr	r3, [r4, #8]
 800bce8:	9002      	str	r0, [sp, #8]
 800bcea:	9a00      	ldr	r2, [sp, #0]
 800bcec:	4293      	cmp	r3, r2
 800bcee:	db10      	blt.n	800bd12 <__lshift+0x42>
 800bcf0:	9802      	ldr	r0, [sp, #8]
 800bcf2:	f7ff fdd3 	bl	800b89c <_Balloc>
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	0001      	movs	r1, r0
 800bcfa:	0005      	movs	r5, r0
 800bcfc:	001a      	movs	r2, r3
 800bcfe:	3114      	adds	r1, #20
 800bd00:	4298      	cmp	r0, r3
 800bd02:	d10c      	bne.n	800bd1e <__lshift+0x4e>
 800bd04:	21ef      	movs	r1, #239	@ 0xef
 800bd06:	002a      	movs	r2, r5
 800bd08:	4b25      	ldr	r3, [pc, #148]	@ (800bda0 <__lshift+0xd0>)
 800bd0a:	4826      	ldr	r0, [pc, #152]	@ (800bda4 <__lshift+0xd4>)
 800bd0c:	0049      	lsls	r1, r1, #1
 800bd0e:	f000 fa2f 	bl	800c170 <__assert_func>
 800bd12:	3101      	adds	r1, #1
 800bd14:	005b      	lsls	r3, r3, #1
 800bd16:	e7e8      	b.n	800bcea <__lshift+0x1a>
 800bd18:	0098      	lsls	r0, r3, #2
 800bd1a:	500a      	str	r2, [r1, r0]
 800bd1c:	3301      	adds	r3, #1
 800bd1e:	42bb      	cmp	r3, r7
 800bd20:	dbfa      	blt.n	800bd18 <__lshift+0x48>
 800bd22:	43fb      	mvns	r3, r7
 800bd24:	17db      	asrs	r3, r3, #31
 800bd26:	401f      	ands	r7, r3
 800bd28:	00bf      	lsls	r7, r7, #2
 800bd2a:	0023      	movs	r3, r4
 800bd2c:	201f      	movs	r0, #31
 800bd2e:	19c9      	adds	r1, r1, r7
 800bd30:	0037      	movs	r7, r6
 800bd32:	6922      	ldr	r2, [r4, #16]
 800bd34:	3314      	adds	r3, #20
 800bd36:	0092      	lsls	r2, r2, #2
 800bd38:	189a      	adds	r2, r3, r2
 800bd3a:	4007      	ands	r7, r0
 800bd3c:	4206      	tst	r6, r0
 800bd3e:	d029      	beq.n	800bd94 <__lshift+0xc4>
 800bd40:	3001      	adds	r0, #1
 800bd42:	1bc0      	subs	r0, r0, r7
 800bd44:	9003      	str	r0, [sp, #12]
 800bd46:	468c      	mov	ip, r1
 800bd48:	2000      	movs	r0, #0
 800bd4a:	681e      	ldr	r6, [r3, #0]
 800bd4c:	40be      	lsls	r6, r7
 800bd4e:	4306      	orrs	r6, r0
 800bd50:	4660      	mov	r0, ip
 800bd52:	c040      	stmia	r0!, {r6}
 800bd54:	4684      	mov	ip, r0
 800bd56:	9e03      	ldr	r6, [sp, #12]
 800bd58:	cb01      	ldmia	r3!, {r0}
 800bd5a:	40f0      	lsrs	r0, r6
 800bd5c:	429a      	cmp	r2, r3
 800bd5e:	d8f4      	bhi.n	800bd4a <__lshift+0x7a>
 800bd60:	0026      	movs	r6, r4
 800bd62:	3615      	adds	r6, #21
 800bd64:	2304      	movs	r3, #4
 800bd66:	42b2      	cmp	r2, r6
 800bd68:	d304      	bcc.n	800bd74 <__lshift+0xa4>
 800bd6a:	1b13      	subs	r3, r2, r4
 800bd6c:	3b15      	subs	r3, #21
 800bd6e:	089b      	lsrs	r3, r3, #2
 800bd70:	3301      	adds	r3, #1
 800bd72:	009b      	lsls	r3, r3, #2
 800bd74:	50c8      	str	r0, [r1, r3]
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d002      	beq.n	800bd80 <__lshift+0xb0>
 800bd7a:	9b01      	ldr	r3, [sp, #4]
 800bd7c:	3302      	adds	r3, #2
 800bd7e:	9300      	str	r3, [sp, #0]
 800bd80:	9b00      	ldr	r3, [sp, #0]
 800bd82:	9802      	ldr	r0, [sp, #8]
 800bd84:	3b01      	subs	r3, #1
 800bd86:	0021      	movs	r1, r4
 800bd88:	612b      	str	r3, [r5, #16]
 800bd8a:	f7ff fdcb 	bl	800b924 <_Bfree>
 800bd8e:	0028      	movs	r0, r5
 800bd90:	b005      	add	sp, #20
 800bd92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd94:	cb01      	ldmia	r3!, {r0}
 800bd96:	c101      	stmia	r1!, {r0}
 800bd98:	429a      	cmp	r2, r3
 800bd9a:	d8fb      	bhi.n	800bd94 <__lshift+0xc4>
 800bd9c:	e7f0      	b.n	800bd80 <__lshift+0xb0>
 800bd9e:	46c0      	nop			@ (mov r8, r8)
 800bda0:	0800c9e8 	.word	0x0800c9e8
 800bda4:	0800c9f9 	.word	0x0800c9f9

0800bda8 <__mcmp>:
 800bda8:	b530      	push	{r4, r5, lr}
 800bdaa:	690b      	ldr	r3, [r1, #16]
 800bdac:	6904      	ldr	r4, [r0, #16]
 800bdae:	0002      	movs	r2, r0
 800bdb0:	1ae0      	subs	r0, r4, r3
 800bdb2:	429c      	cmp	r4, r3
 800bdb4:	d10f      	bne.n	800bdd6 <__mcmp+0x2e>
 800bdb6:	3214      	adds	r2, #20
 800bdb8:	009b      	lsls	r3, r3, #2
 800bdba:	3114      	adds	r1, #20
 800bdbc:	0014      	movs	r4, r2
 800bdbe:	18c9      	adds	r1, r1, r3
 800bdc0:	18d2      	adds	r2, r2, r3
 800bdc2:	3a04      	subs	r2, #4
 800bdc4:	3904      	subs	r1, #4
 800bdc6:	6815      	ldr	r5, [r2, #0]
 800bdc8:	680b      	ldr	r3, [r1, #0]
 800bdca:	429d      	cmp	r5, r3
 800bdcc:	d004      	beq.n	800bdd8 <__mcmp+0x30>
 800bdce:	2001      	movs	r0, #1
 800bdd0:	429d      	cmp	r5, r3
 800bdd2:	d200      	bcs.n	800bdd6 <__mcmp+0x2e>
 800bdd4:	3802      	subs	r0, #2
 800bdd6:	bd30      	pop	{r4, r5, pc}
 800bdd8:	4294      	cmp	r4, r2
 800bdda:	d3f2      	bcc.n	800bdc2 <__mcmp+0x1a>
 800bddc:	e7fb      	b.n	800bdd6 <__mcmp+0x2e>
	...

0800bde0 <__mdiff>:
 800bde0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bde2:	000c      	movs	r4, r1
 800bde4:	b087      	sub	sp, #28
 800bde6:	9000      	str	r0, [sp, #0]
 800bde8:	0011      	movs	r1, r2
 800bdea:	0020      	movs	r0, r4
 800bdec:	0017      	movs	r7, r2
 800bdee:	f7ff ffdb 	bl	800bda8 <__mcmp>
 800bdf2:	1e05      	subs	r5, r0, #0
 800bdf4:	d110      	bne.n	800be18 <__mdiff+0x38>
 800bdf6:	0001      	movs	r1, r0
 800bdf8:	9800      	ldr	r0, [sp, #0]
 800bdfa:	f7ff fd4f 	bl	800b89c <_Balloc>
 800bdfe:	1e02      	subs	r2, r0, #0
 800be00:	d104      	bne.n	800be0c <__mdiff+0x2c>
 800be02:	4b40      	ldr	r3, [pc, #256]	@ (800bf04 <__mdiff+0x124>)
 800be04:	4840      	ldr	r0, [pc, #256]	@ (800bf08 <__mdiff+0x128>)
 800be06:	4941      	ldr	r1, [pc, #260]	@ (800bf0c <__mdiff+0x12c>)
 800be08:	f000 f9b2 	bl	800c170 <__assert_func>
 800be0c:	2301      	movs	r3, #1
 800be0e:	6145      	str	r5, [r0, #20]
 800be10:	6103      	str	r3, [r0, #16]
 800be12:	0010      	movs	r0, r2
 800be14:	b007      	add	sp, #28
 800be16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be18:	2600      	movs	r6, #0
 800be1a:	42b0      	cmp	r0, r6
 800be1c:	da03      	bge.n	800be26 <__mdiff+0x46>
 800be1e:	0023      	movs	r3, r4
 800be20:	003c      	movs	r4, r7
 800be22:	001f      	movs	r7, r3
 800be24:	3601      	adds	r6, #1
 800be26:	6861      	ldr	r1, [r4, #4]
 800be28:	9800      	ldr	r0, [sp, #0]
 800be2a:	f7ff fd37 	bl	800b89c <_Balloc>
 800be2e:	1e02      	subs	r2, r0, #0
 800be30:	d103      	bne.n	800be3a <__mdiff+0x5a>
 800be32:	4b34      	ldr	r3, [pc, #208]	@ (800bf04 <__mdiff+0x124>)
 800be34:	4834      	ldr	r0, [pc, #208]	@ (800bf08 <__mdiff+0x128>)
 800be36:	4936      	ldr	r1, [pc, #216]	@ (800bf10 <__mdiff+0x130>)
 800be38:	e7e6      	b.n	800be08 <__mdiff+0x28>
 800be3a:	6923      	ldr	r3, [r4, #16]
 800be3c:	3414      	adds	r4, #20
 800be3e:	9300      	str	r3, [sp, #0]
 800be40:	009b      	lsls	r3, r3, #2
 800be42:	18e3      	adds	r3, r4, r3
 800be44:	0021      	movs	r1, r4
 800be46:	9401      	str	r4, [sp, #4]
 800be48:	003c      	movs	r4, r7
 800be4a:	9302      	str	r3, [sp, #8]
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	3414      	adds	r4, #20
 800be50:	009b      	lsls	r3, r3, #2
 800be52:	18e3      	adds	r3, r4, r3
 800be54:	9303      	str	r3, [sp, #12]
 800be56:	0003      	movs	r3, r0
 800be58:	60c6      	str	r6, [r0, #12]
 800be5a:	468c      	mov	ip, r1
 800be5c:	2000      	movs	r0, #0
 800be5e:	3314      	adds	r3, #20
 800be60:	9304      	str	r3, [sp, #16]
 800be62:	9305      	str	r3, [sp, #20]
 800be64:	4663      	mov	r3, ip
 800be66:	cb20      	ldmia	r3!, {r5}
 800be68:	b2a9      	uxth	r1, r5
 800be6a:	000e      	movs	r6, r1
 800be6c:	469c      	mov	ip, r3
 800be6e:	cc08      	ldmia	r4!, {r3}
 800be70:	0c2d      	lsrs	r5, r5, #16
 800be72:	b299      	uxth	r1, r3
 800be74:	1a71      	subs	r1, r6, r1
 800be76:	1809      	adds	r1, r1, r0
 800be78:	0c1b      	lsrs	r3, r3, #16
 800be7a:	1408      	asrs	r0, r1, #16
 800be7c:	1aeb      	subs	r3, r5, r3
 800be7e:	181b      	adds	r3, r3, r0
 800be80:	1418      	asrs	r0, r3, #16
 800be82:	b289      	uxth	r1, r1
 800be84:	041b      	lsls	r3, r3, #16
 800be86:	4319      	orrs	r1, r3
 800be88:	9b05      	ldr	r3, [sp, #20]
 800be8a:	c302      	stmia	r3!, {r1}
 800be8c:	9305      	str	r3, [sp, #20]
 800be8e:	9b03      	ldr	r3, [sp, #12]
 800be90:	42a3      	cmp	r3, r4
 800be92:	d8e7      	bhi.n	800be64 <__mdiff+0x84>
 800be94:	0039      	movs	r1, r7
 800be96:	9c03      	ldr	r4, [sp, #12]
 800be98:	3115      	adds	r1, #21
 800be9a:	2304      	movs	r3, #4
 800be9c:	428c      	cmp	r4, r1
 800be9e:	d304      	bcc.n	800beaa <__mdiff+0xca>
 800bea0:	1be3      	subs	r3, r4, r7
 800bea2:	3b15      	subs	r3, #21
 800bea4:	089b      	lsrs	r3, r3, #2
 800bea6:	3301      	adds	r3, #1
 800bea8:	009b      	lsls	r3, r3, #2
 800beaa:	9901      	ldr	r1, [sp, #4]
 800beac:	18cd      	adds	r5, r1, r3
 800beae:	9904      	ldr	r1, [sp, #16]
 800beb0:	002e      	movs	r6, r5
 800beb2:	18cb      	adds	r3, r1, r3
 800beb4:	001f      	movs	r7, r3
 800beb6:	9902      	ldr	r1, [sp, #8]
 800beb8:	428e      	cmp	r6, r1
 800beba:	d311      	bcc.n	800bee0 <__mdiff+0x100>
 800bebc:	9c02      	ldr	r4, [sp, #8]
 800bebe:	1ee9      	subs	r1, r5, #3
 800bec0:	2000      	movs	r0, #0
 800bec2:	428c      	cmp	r4, r1
 800bec4:	d304      	bcc.n	800bed0 <__mdiff+0xf0>
 800bec6:	0021      	movs	r1, r4
 800bec8:	3103      	adds	r1, #3
 800beca:	1b49      	subs	r1, r1, r5
 800becc:	0889      	lsrs	r1, r1, #2
 800bece:	0088      	lsls	r0, r1, #2
 800bed0:	181b      	adds	r3, r3, r0
 800bed2:	3b04      	subs	r3, #4
 800bed4:	6819      	ldr	r1, [r3, #0]
 800bed6:	2900      	cmp	r1, #0
 800bed8:	d010      	beq.n	800befc <__mdiff+0x11c>
 800beda:	9b00      	ldr	r3, [sp, #0]
 800bedc:	6113      	str	r3, [r2, #16]
 800bede:	e798      	b.n	800be12 <__mdiff+0x32>
 800bee0:	4684      	mov	ip, r0
 800bee2:	ce02      	ldmia	r6!, {r1}
 800bee4:	b288      	uxth	r0, r1
 800bee6:	4460      	add	r0, ip
 800bee8:	1400      	asrs	r0, r0, #16
 800beea:	0c0c      	lsrs	r4, r1, #16
 800beec:	1904      	adds	r4, r0, r4
 800beee:	4461      	add	r1, ip
 800bef0:	1420      	asrs	r0, r4, #16
 800bef2:	b289      	uxth	r1, r1
 800bef4:	0424      	lsls	r4, r4, #16
 800bef6:	4321      	orrs	r1, r4
 800bef8:	c702      	stmia	r7!, {r1}
 800befa:	e7dc      	b.n	800beb6 <__mdiff+0xd6>
 800befc:	9900      	ldr	r1, [sp, #0]
 800befe:	3901      	subs	r1, #1
 800bf00:	9100      	str	r1, [sp, #0]
 800bf02:	e7e6      	b.n	800bed2 <__mdiff+0xf2>
 800bf04:	0800c9e8 	.word	0x0800c9e8
 800bf08:	0800c9f9 	.word	0x0800c9f9
 800bf0c:	00000237 	.word	0x00000237
 800bf10:	00000245 	.word	0x00000245

0800bf14 <__d2b>:
 800bf14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf16:	2101      	movs	r1, #1
 800bf18:	0016      	movs	r6, r2
 800bf1a:	001f      	movs	r7, r3
 800bf1c:	f7ff fcbe 	bl	800b89c <_Balloc>
 800bf20:	1e04      	subs	r4, r0, #0
 800bf22:	d105      	bne.n	800bf30 <__d2b+0x1c>
 800bf24:	0022      	movs	r2, r4
 800bf26:	4b25      	ldr	r3, [pc, #148]	@ (800bfbc <__d2b+0xa8>)
 800bf28:	4825      	ldr	r0, [pc, #148]	@ (800bfc0 <__d2b+0xac>)
 800bf2a:	4926      	ldr	r1, [pc, #152]	@ (800bfc4 <__d2b+0xb0>)
 800bf2c:	f000 f920 	bl	800c170 <__assert_func>
 800bf30:	033b      	lsls	r3, r7, #12
 800bf32:	007d      	lsls	r5, r7, #1
 800bf34:	0b1b      	lsrs	r3, r3, #12
 800bf36:	0d6d      	lsrs	r5, r5, #21
 800bf38:	d002      	beq.n	800bf40 <__d2b+0x2c>
 800bf3a:	2280      	movs	r2, #128	@ 0x80
 800bf3c:	0352      	lsls	r2, r2, #13
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	9301      	str	r3, [sp, #4]
 800bf42:	2e00      	cmp	r6, #0
 800bf44:	d025      	beq.n	800bf92 <__d2b+0x7e>
 800bf46:	4668      	mov	r0, sp
 800bf48:	9600      	str	r6, [sp, #0]
 800bf4a:	f7ff fd74 	bl	800ba36 <__lo0bits>
 800bf4e:	9b01      	ldr	r3, [sp, #4]
 800bf50:	9900      	ldr	r1, [sp, #0]
 800bf52:	2800      	cmp	r0, #0
 800bf54:	d01b      	beq.n	800bf8e <__d2b+0x7a>
 800bf56:	2220      	movs	r2, #32
 800bf58:	001e      	movs	r6, r3
 800bf5a:	1a12      	subs	r2, r2, r0
 800bf5c:	4096      	lsls	r6, r2
 800bf5e:	0032      	movs	r2, r6
 800bf60:	40c3      	lsrs	r3, r0
 800bf62:	430a      	orrs	r2, r1
 800bf64:	6162      	str	r2, [r4, #20]
 800bf66:	9301      	str	r3, [sp, #4]
 800bf68:	9e01      	ldr	r6, [sp, #4]
 800bf6a:	61a6      	str	r6, [r4, #24]
 800bf6c:	1e73      	subs	r3, r6, #1
 800bf6e:	419e      	sbcs	r6, r3
 800bf70:	3601      	adds	r6, #1
 800bf72:	6126      	str	r6, [r4, #16]
 800bf74:	2d00      	cmp	r5, #0
 800bf76:	d014      	beq.n	800bfa2 <__d2b+0x8e>
 800bf78:	2635      	movs	r6, #53	@ 0x35
 800bf7a:	4b13      	ldr	r3, [pc, #76]	@ (800bfc8 <__d2b+0xb4>)
 800bf7c:	18ed      	adds	r5, r5, r3
 800bf7e:	9b08      	ldr	r3, [sp, #32]
 800bf80:	182d      	adds	r5, r5, r0
 800bf82:	601d      	str	r5, [r3, #0]
 800bf84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf86:	1a36      	subs	r6, r6, r0
 800bf88:	601e      	str	r6, [r3, #0]
 800bf8a:	0020      	movs	r0, r4
 800bf8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bf8e:	6161      	str	r1, [r4, #20]
 800bf90:	e7ea      	b.n	800bf68 <__d2b+0x54>
 800bf92:	a801      	add	r0, sp, #4
 800bf94:	f7ff fd4f 	bl	800ba36 <__lo0bits>
 800bf98:	9b01      	ldr	r3, [sp, #4]
 800bf9a:	2601      	movs	r6, #1
 800bf9c:	6163      	str	r3, [r4, #20]
 800bf9e:	3020      	adds	r0, #32
 800bfa0:	e7e7      	b.n	800bf72 <__d2b+0x5e>
 800bfa2:	4b0a      	ldr	r3, [pc, #40]	@ (800bfcc <__d2b+0xb8>)
 800bfa4:	18c0      	adds	r0, r0, r3
 800bfa6:	9b08      	ldr	r3, [sp, #32]
 800bfa8:	6018      	str	r0, [r3, #0]
 800bfaa:	4b09      	ldr	r3, [pc, #36]	@ (800bfd0 <__d2b+0xbc>)
 800bfac:	18f3      	adds	r3, r6, r3
 800bfae:	009b      	lsls	r3, r3, #2
 800bfb0:	18e3      	adds	r3, r4, r3
 800bfb2:	6958      	ldr	r0, [r3, #20]
 800bfb4:	f7ff fd1e 	bl	800b9f4 <__hi0bits>
 800bfb8:	0176      	lsls	r6, r6, #5
 800bfba:	e7e3      	b.n	800bf84 <__d2b+0x70>
 800bfbc:	0800c9e8 	.word	0x0800c9e8
 800bfc0:	0800c9f9 	.word	0x0800c9f9
 800bfc4:	0000030f 	.word	0x0000030f
 800bfc8:	fffffbcd 	.word	0xfffffbcd
 800bfcc:	fffffbce 	.word	0xfffffbce
 800bfd0:	3fffffff 	.word	0x3fffffff

0800bfd4 <__sflush_r>:
 800bfd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bfd6:	220c      	movs	r2, #12
 800bfd8:	5e8b      	ldrsh	r3, [r1, r2]
 800bfda:	0005      	movs	r5, r0
 800bfdc:	000c      	movs	r4, r1
 800bfde:	071a      	lsls	r2, r3, #28
 800bfe0:	d456      	bmi.n	800c090 <__sflush_r+0xbc>
 800bfe2:	684a      	ldr	r2, [r1, #4]
 800bfe4:	2a00      	cmp	r2, #0
 800bfe6:	dc02      	bgt.n	800bfee <__sflush_r+0x1a>
 800bfe8:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800bfea:	2a00      	cmp	r2, #0
 800bfec:	dd4e      	ble.n	800c08c <__sflush_r+0xb8>
 800bfee:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800bff0:	2f00      	cmp	r7, #0
 800bff2:	d04b      	beq.n	800c08c <__sflush_r+0xb8>
 800bff4:	2200      	movs	r2, #0
 800bff6:	2080      	movs	r0, #128	@ 0x80
 800bff8:	682e      	ldr	r6, [r5, #0]
 800bffa:	602a      	str	r2, [r5, #0]
 800bffc:	001a      	movs	r2, r3
 800bffe:	0140      	lsls	r0, r0, #5
 800c000:	6a21      	ldr	r1, [r4, #32]
 800c002:	4002      	ands	r2, r0
 800c004:	4203      	tst	r3, r0
 800c006:	d033      	beq.n	800c070 <__sflush_r+0x9c>
 800c008:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c00a:	89a3      	ldrh	r3, [r4, #12]
 800c00c:	075b      	lsls	r3, r3, #29
 800c00e:	d506      	bpl.n	800c01e <__sflush_r+0x4a>
 800c010:	6863      	ldr	r3, [r4, #4]
 800c012:	1ad2      	subs	r2, r2, r3
 800c014:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c016:	2b00      	cmp	r3, #0
 800c018:	d001      	beq.n	800c01e <__sflush_r+0x4a>
 800c01a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c01c:	1ad2      	subs	r2, r2, r3
 800c01e:	2300      	movs	r3, #0
 800c020:	0028      	movs	r0, r5
 800c022:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c024:	6a21      	ldr	r1, [r4, #32]
 800c026:	47b8      	blx	r7
 800c028:	89a2      	ldrh	r2, [r4, #12]
 800c02a:	1c43      	adds	r3, r0, #1
 800c02c:	d106      	bne.n	800c03c <__sflush_r+0x68>
 800c02e:	6829      	ldr	r1, [r5, #0]
 800c030:	291d      	cmp	r1, #29
 800c032:	d846      	bhi.n	800c0c2 <__sflush_r+0xee>
 800c034:	4b29      	ldr	r3, [pc, #164]	@ (800c0dc <__sflush_r+0x108>)
 800c036:	40cb      	lsrs	r3, r1
 800c038:	07db      	lsls	r3, r3, #31
 800c03a:	d542      	bpl.n	800c0c2 <__sflush_r+0xee>
 800c03c:	2300      	movs	r3, #0
 800c03e:	6063      	str	r3, [r4, #4]
 800c040:	6923      	ldr	r3, [r4, #16]
 800c042:	6023      	str	r3, [r4, #0]
 800c044:	04d2      	lsls	r2, r2, #19
 800c046:	d505      	bpl.n	800c054 <__sflush_r+0x80>
 800c048:	1c43      	adds	r3, r0, #1
 800c04a:	d102      	bne.n	800c052 <__sflush_r+0x7e>
 800c04c:	682b      	ldr	r3, [r5, #0]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d100      	bne.n	800c054 <__sflush_r+0x80>
 800c052:	6560      	str	r0, [r4, #84]	@ 0x54
 800c054:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c056:	602e      	str	r6, [r5, #0]
 800c058:	2900      	cmp	r1, #0
 800c05a:	d017      	beq.n	800c08c <__sflush_r+0xb8>
 800c05c:	0023      	movs	r3, r4
 800c05e:	3344      	adds	r3, #68	@ 0x44
 800c060:	4299      	cmp	r1, r3
 800c062:	d002      	beq.n	800c06a <__sflush_r+0x96>
 800c064:	0028      	movs	r0, r5
 800c066:	f7ff fb13 	bl	800b690 <_free_r>
 800c06a:	2300      	movs	r3, #0
 800c06c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c06e:	e00d      	b.n	800c08c <__sflush_r+0xb8>
 800c070:	2301      	movs	r3, #1
 800c072:	0028      	movs	r0, r5
 800c074:	47b8      	blx	r7
 800c076:	0002      	movs	r2, r0
 800c078:	1c43      	adds	r3, r0, #1
 800c07a:	d1c6      	bne.n	800c00a <__sflush_r+0x36>
 800c07c:	682b      	ldr	r3, [r5, #0]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d0c3      	beq.n	800c00a <__sflush_r+0x36>
 800c082:	2b1d      	cmp	r3, #29
 800c084:	d001      	beq.n	800c08a <__sflush_r+0xb6>
 800c086:	2b16      	cmp	r3, #22
 800c088:	d11a      	bne.n	800c0c0 <__sflush_r+0xec>
 800c08a:	602e      	str	r6, [r5, #0]
 800c08c:	2000      	movs	r0, #0
 800c08e:	e01e      	b.n	800c0ce <__sflush_r+0xfa>
 800c090:	690e      	ldr	r6, [r1, #16]
 800c092:	2e00      	cmp	r6, #0
 800c094:	d0fa      	beq.n	800c08c <__sflush_r+0xb8>
 800c096:	680f      	ldr	r7, [r1, #0]
 800c098:	600e      	str	r6, [r1, #0]
 800c09a:	1bba      	subs	r2, r7, r6
 800c09c:	9201      	str	r2, [sp, #4]
 800c09e:	2200      	movs	r2, #0
 800c0a0:	079b      	lsls	r3, r3, #30
 800c0a2:	d100      	bne.n	800c0a6 <__sflush_r+0xd2>
 800c0a4:	694a      	ldr	r2, [r1, #20]
 800c0a6:	60a2      	str	r2, [r4, #8]
 800c0a8:	9b01      	ldr	r3, [sp, #4]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	ddee      	ble.n	800c08c <__sflush_r+0xb8>
 800c0ae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800c0b0:	0032      	movs	r2, r6
 800c0b2:	001f      	movs	r7, r3
 800c0b4:	0028      	movs	r0, r5
 800c0b6:	9b01      	ldr	r3, [sp, #4]
 800c0b8:	6a21      	ldr	r1, [r4, #32]
 800c0ba:	47b8      	blx	r7
 800c0bc:	2800      	cmp	r0, #0
 800c0be:	dc07      	bgt.n	800c0d0 <__sflush_r+0xfc>
 800c0c0:	89a2      	ldrh	r2, [r4, #12]
 800c0c2:	2340      	movs	r3, #64	@ 0x40
 800c0c4:	2001      	movs	r0, #1
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	b21b      	sxth	r3, r3
 800c0ca:	81a3      	strh	r3, [r4, #12]
 800c0cc:	4240      	negs	r0, r0
 800c0ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c0d0:	9b01      	ldr	r3, [sp, #4]
 800c0d2:	1836      	adds	r6, r6, r0
 800c0d4:	1a1b      	subs	r3, r3, r0
 800c0d6:	9301      	str	r3, [sp, #4]
 800c0d8:	e7e6      	b.n	800c0a8 <__sflush_r+0xd4>
 800c0da:	46c0      	nop			@ (mov r8, r8)
 800c0dc:	20400001 	.word	0x20400001

0800c0e0 <_fflush_r>:
 800c0e0:	690b      	ldr	r3, [r1, #16]
 800c0e2:	b570      	push	{r4, r5, r6, lr}
 800c0e4:	0005      	movs	r5, r0
 800c0e6:	000c      	movs	r4, r1
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d102      	bne.n	800c0f2 <_fflush_r+0x12>
 800c0ec:	2500      	movs	r5, #0
 800c0ee:	0028      	movs	r0, r5
 800c0f0:	bd70      	pop	{r4, r5, r6, pc}
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	d004      	beq.n	800c100 <_fflush_r+0x20>
 800c0f6:	6a03      	ldr	r3, [r0, #32]
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d101      	bne.n	800c100 <_fflush_r+0x20>
 800c0fc:	f7fe fb40 	bl	800a780 <__sinit>
 800c100:	220c      	movs	r2, #12
 800c102:	5ea3      	ldrsh	r3, [r4, r2]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d0f1      	beq.n	800c0ec <_fflush_r+0xc>
 800c108:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c10a:	07d2      	lsls	r2, r2, #31
 800c10c:	d404      	bmi.n	800c118 <_fflush_r+0x38>
 800c10e:	059b      	lsls	r3, r3, #22
 800c110:	d402      	bmi.n	800c118 <_fflush_r+0x38>
 800c112:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c114:	f7fe fc39 	bl	800a98a <__retarget_lock_acquire_recursive>
 800c118:	0028      	movs	r0, r5
 800c11a:	0021      	movs	r1, r4
 800c11c:	f7ff ff5a 	bl	800bfd4 <__sflush_r>
 800c120:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c122:	0005      	movs	r5, r0
 800c124:	07db      	lsls	r3, r3, #31
 800c126:	d4e2      	bmi.n	800c0ee <_fflush_r+0xe>
 800c128:	89a3      	ldrh	r3, [r4, #12]
 800c12a:	059b      	lsls	r3, r3, #22
 800c12c:	d4df      	bmi.n	800c0ee <_fflush_r+0xe>
 800c12e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c130:	f7fe fc2c 	bl	800a98c <__retarget_lock_release_recursive>
 800c134:	e7db      	b.n	800c0ee <_fflush_r+0xe>
	...

0800c138 <_sbrk_r>:
 800c138:	2300      	movs	r3, #0
 800c13a:	b570      	push	{r4, r5, r6, lr}
 800c13c:	4d06      	ldr	r5, [pc, #24]	@ (800c158 <_sbrk_r+0x20>)
 800c13e:	0004      	movs	r4, r0
 800c140:	0008      	movs	r0, r1
 800c142:	602b      	str	r3, [r5, #0]
 800c144:	f7f8 fb50 	bl	80047e8 <_sbrk>
 800c148:	1c43      	adds	r3, r0, #1
 800c14a:	d103      	bne.n	800c154 <_sbrk_r+0x1c>
 800c14c:	682b      	ldr	r3, [r5, #0]
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d000      	beq.n	800c154 <_sbrk_r+0x1c>
 800c152:	6023      	str	r3, [r4, #0]
 800c154:	bd70      	pop	{r4, r5, r6, pc}
 800c156:	46c0      	nop			@ (mov r8, r8)
 800c158:	200005e4 	.word	0x200005e4

0800c15c <memcpy>:
 800c15c:	2300      	movs	r3, #0
 800c15e:	b510      	push	{r4, lr}
 800c160:	429a      	cmp	r2, r3
 800c162:	d100      	bne.n	800c166 <memcpy+0xa>
 800c164:	bd10      	pop	{r4, pc}
 800c166:	5ccc      	ldrb	r4, [r1, r3]
 800c168:	54c4      	strb	r4, [r0, r3]
 800c16a:	3301      	adds	r3, #1
 800c16c:	e7f8      	b.n	800c160 <memcpy+0x4>
	...

0800c170 <__assert_func>:
 800c170:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c172:	0014      	movs	r4, r2
 800c174:	001a      	movs	r2, r3
 800c176:	4b09      	ldr	r3, [pc, #36]	@ (800c19c <__assert_func+0x2c>)
 800c178:	0005      	movs	r5, r0
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	000e      	movs	r6, r1
 800c17e:	68d8      	ldr	r0, [r3, #12]
 800c180:	4b07      	ldr	r3, [pc, #28]	@ (800c1a0 <__assert_func+0x30>)
 800c182:	2c00      	cmp	r4, #0
 800c184:	d101      	bne.n	800c18a <__assert_func+0x1a>
 800c186:	4b07      	ldr	r3, [pc, #28]	@ (800c1a4 <__assert_func+0x34>)
 800c188:	001c      	movs	r4, r3
 800c18a:	4907      	ldr	r1, [pc, #28]	@ (800c1a8 <__assert_func+0x38>)
 800c18c:	9301      	str	r3, [sp, #4]
 800c18e:	9402      	str	r4, [sp, #8]
 800c190:	002b      	movs	r3, r5
 800c192:	9600      	str	r6, [sp, #0]
 800c194:	f000 f856 	bl	800c244 <fiprintf>
 800c198:	f000 f864 	bl	800c264 <abort>
 800c19c:	20000018 	.word	0x20000018
 800c1a0:	0800ca5c 	.word	0x0800ca5c
 800c1a4:	0800ca97 	.word	0x0800ca97
 800c1a8:	0800ca69 	.word	0x0800ca69

0800c1ac <_calloc_r>:
 800c1ac:	b570      	push	{r4, r5, r6, lr}
 800c1ae:	0c0b      	lsrs	r3, r1, #16
 800c1b0:	0c15      	lsrs	r5, r2, #16
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d11e      	bne.n	800c1f4 <_calloc_r+0x48>
 800c1b6:	2d00      	cmp	r5, #0
 800c1b8:	d10c      	bne.n	800c1d4 <_calloc_r+0x28>
 800c1ba:	b289      	uxth	r1, r1
 800c1bc:	b294      	uxth	r4, r2
 800c1be:	434c      	muls	r4, r1
 800c1c0:	0021      	movs	r1, r4
 800c1c2:	f7ff fadb 	bl	800b77c <_malloc_r>
 800c1c6:	1e05      	subs	r5, r0, #0
 800c1c8:	d01b      	beq.n	800c202 <_calloc_r+0x56>
 800c1ca:	0022      	movs	r2, r4
 800c1cc:	2100      	movs	r1, #0
 800c1ce:	f7fe fb57 	bl	800a880 <memset>
 800c1d2:	e016      	b.n	800c202 <_calloc_r+0x56>
 800c1d4:	1c2b      	adds	r3, r5, #0
 800c1d6:	1c0c      	adds	r4, r1, #0
 800c1d8:	b289      	uxth	r1, r1
 800c1da:	b292      	uxth	r2, r2
 800c1dc:	434a      	muls	r2, r1
 800c1de:	b29b      	uxth	r3, r3
 800c1e0:	b2a1      	uxth	r1, r4
 800c1e2:	4359      	muls	r1, r3
 800c1e4:	0c14      	lsrs	r4, r2, #16
 800c1e6:	190c      	adds	r4, r1, r4
 800c1e8:	0c23      	lsrs	r3, r4, #16
 800c1ea:	d107      	bne.n	800c1fc <_calloc_r+0x50>
 800c1ec:	0424      	lsls	r4, r4, #16
 800c1ee:	b292      	uxth	r2, r2
 800c1f0:	4314      	orrs	r4, r2
 800c1f2:	e7e5      	b.n	800c1c0 <_calloc_r+0x14>
 800c1f4:	2d00      	cmp	r5, #0
 800c1f6:	d101      	bne.n	800c1fc <_calloc_r+0x50>
 800c1f8:	1c14      	adds	r4, r2, #0
 800c1fa:	e7ed      	b.n	800c1d8 <_calloc_r+0x2c>
 800c1fc:	230c      	movs	r3, #12
 800c1fe:	2500      	movs	r5, #0
 800c200:	6003      	str	r3, [r0, #0]
 800c202:	0028      	movs	r0, r5
 800c204:	bd70      	pop	{r4, r5, r6, pc}

0800c206 <__ascii_mbtowc>:
 800c206:	b082      	sub	sp, #8
 800c208:	2900      	cmp	r1, #0
 800c20a:	d100      	bne.n	800c20e <__ascii_mbtowc+0x8>
 800c20c:	a901      	add	r1, sp, #4
 800c20e:	1e10      	subs	r0, r2, #0
 800c210:	d006      	beq.n	800c220 <__ascii_mbtowc+0x1a>
 800c212:	2b00      	cmp	r3, #0
 800c214:	d006      	beq.n	800c224 <__ascii_mbtowc+0x1e>
 800c216:	7813      	ldrb	r3, [r2, #0]
 800c218:	600b      	str	r3, [r1, #0]
 800c21a:	7810      	ldrb	r0, [r2, #0]
 800c21c:	1e43      	subs	r3, r0, #1
 800c21e:	4198      	sbcs	r0, r3
 800c220:	b002      	add	sp, #8
 800c222:	4770      	bx	lr
 800c224:	2002      	movs	r0, #2
 800c226:	4240      	negs	r0, r0
 800c228:	e7fa      	b.n	800c220 <__ascii_mbtowc+0x1a>

0800c22a <__ascii_wctomb>:
 800c22a:	0003      	movs	r3, r0
 800c22c:	1e08      	subs	r0, r1, #0
 800c22e:	d005      	beq.n	800c23c <__ascii_wctomb+0x12>
 800c230:	2aff      	cmp	r2, #255	@ 0xff
 800c232:	d904      	bls.n	800c23e <__ascii_wctomb+0x14>
 800c234:	228a      	movs	r2, #138	@ 0x8a
 800c236:	2001      	movs	r0, #1
 800c238:	601a      	str	r2, [r3, #0]
 800c23a:	4240      	negs	r0, r0
 800c23c:	4770      	bx	lr
 800c23e:	2001      	movs	r0, #1
 800c240:	700a      	strb	r2, [r1, #0]
 800c242:	e7fb      	b.n	800c23c <__ascii_wctomb+0x12>

0800c244 <fiprintf>:
 800c244:	b40e      	push	{r1, r2, r3}
 800c246:	b517      	push	{r0, r1, r2, r4, lr}
 800c248:	4c05      	ldr	r4, [pc, #20]	@ (800c260 <fiprintf+0x1c>)
 800c24a:	ab05      	add	r3, sp, #20
 800c24c:	cb04      	ldmia	r3!, {r2}
 800c24e:	0001      	movs	r1, r0
 800c250:	6820      	ldr	r0, [r4, #0]
 800c252:	9301      	str	r3, [sp, #4]
 800c254:	f000 f834 	bl	800c2c0 <_vfiprintf_r>
 800c258:	bc1e      	pop	{r1, r2, r3, r4}
 800c25a:	bc08      	pop	{r3}
 800c25c:	b003      	add	sp, #12
 800c25e:	4718      	bx	r3
 800c260:	20000018 	.word	0x20000018

0800c264 <abort>:
 800c264:	2006      	movs	r0, #6
 800c266:	b510      	push	{r4, lr}
 800c268:	f000 fa10 	bl	800c68c <raise>
 800c26c:	2001      	movs	r0, #1
 800c26e:	f7f8 fa49 	bl	8004704 <_exit>

0800c272 <__sfputc_r>:
 800c272:	6893      	ldr	r3, [r2, #8]
 800c274:	b510      	push	{r4, lr}
 800c276:	3b01      	subs	r3, #1
 800c278:	6093      	str	r3, [r2, #8]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	da04      	bge.n	800c288 <__sfputc_r+0x16>
 800c27e:	6994      	ldr	r4, [r2, #24]
 800c280:	42a3      	cmp	r3, r4
 800c282:	db07      	blt.n	800c294 <__sfputc_r+0x22>
 800c284:	290a      	cmp	r1, #10
 800c286:	d005      	beq.n	800c294 <__sfputc_r+0x22>
 800c288:	6813      	ldr	r3, [r2, #0]
 800c28a:	1c58      	adds	r0, r3, #1
 800c28c:	6010      	str	r0, [r2, #0]
 800c28e:	7019      	strb	r1, [r3, #0]
 800c290:	0008      	movs	r0, r1
 800c292:	bd10      	pop	{r4, pc}
 800c294:	f000 f930 	bl	800c4f8 <__swbuf_r>
 800c298:	0001      	movs	r1, r0
 800c29a:	e7f9      	b.n	800c290 <__sfputc_r+0x1e>

0800c29c <__sfputs_r>:
 800c29c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c29e:	0006      	movs	r6, r0
 800c2a0:	000f      	movs	r7, r1
 800c2a2:	0014      	movs	r4, r2
 800c2a4:	18d5      	adds	r5, r2, r3
 800c2a6:	42ac      	cmp	r4, r5
 800c2a8:	d101      	bne.n	800c2ae <__sfputs_r+0x12>
 800c2aa:	2000      	movs	r0, #0
 800c2ac:	e007      	b.n	800c2be <__sfputs_r+0x22>
 800c2ae:	7821      	ldrb	r1, [r4, #0]
 800c2b0:	003a      	movs	r2, r7
 800c2b2:	0030      	movs	r0, r6
 800c2b4:	f7ff ffdd 	bl	800c272 <__sfputc_r>
 800c2b8:	3401      	adds	r4, #1
 800c2ba:	1c43      	adds	r3, r0, #1
 800c2bc:	d1f3      	bne.n	800c2a6 <__sfputs_r+0xa>
 800c2be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c2c0 <_vfiprintf_r>:
 800c2c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c2c2:	b0a1      	sub	sp, #132	@ 0x84
 800c2c4:	000f      	movs	r7, r1
 800c2c6:	0015      	movs	r5, r2
 800c2c8:	001e      	movs	r6, r3
 800c2ca:	9003      	str	r0, [sp, #12]
 800c2cc:	2800      	cmp	r0, #0
 800c2ce:	d004      	beq.n	800c2da <_vfiprintf_r+0x1a>
 800c2d0:	6a03      	ldr	r3, [r0, #32]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d101      	bne.n	800c2da <_vfiprintf_r+0x1a>
 800c2d6:	f7fe fa53 	bl	800a780 <__sinit>
 800c2da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c2dc:	07db      	lsls	r3, r3, #31
 800c2de:	d405      	bmi.n	800c2ec <_vfiprintf_r+0x2c>
 800c2e0:	89bb      	ldrh	r3, [r7, #12]
 800c2e2:	059b      	lsls	r3, r3, #22
 800c2e4:	d402      	bmi.n	800c2ec <_vfiprintf_r+0x2c>
 800c2e6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c2e8:	f7fe fb4f 	bl	800a98a <__retarget_lock_acquire_recursive>
 800c2ec:	89bb      	ldrh	r3, [r7, #12]
 800c2ee:	071b      	lsls	r3, r3, #28
 800c2f0:	d502      	bpl.n	800c2f8 <_vfiprintf_r+0x38>
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d113      	bne.n	800c320 <_vfiprintf_r+0x60>
 800c2f8:	0039      	movs	r1, r7
 800c2fa:	9803      	ldr	r0, [sp, #12]
 800c2fc:	f000 f93e 	bl	800c57c <__swsetup_r>
 800c300:	2800      	cmp	r0, #0
 800c302:	d00d      	beq.n	800c320 <_vfiprintf_r+0x60>
 800c304:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c306:	07db      	lsls	r3, r3, #31
 800c308:	d503      	bpl.n	800c312 <_vfiprintf_r+0x52>
 800c30a:	2001      	movs	r0, #1
 800c30c:	4240      	negs	r0, r0
 800c30e:	b021      	add	sp, #132	@ 0x84
 800c310:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c312:	89bb      	ldrh	r3, [r7, #12]
 800c314:	059b      	lsls	r3, r3, #22
 800c316:	d4f8      	bmi.n	800c30a <_vfiprintf_r+0x4a>
 800c318:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c31a:	f7fe fb37 	bl	800a98c <__retarget_lock_release_recursive>
 800c31e:	e7f4      	b.n	800c30a <_vfiprintf_r+0x4a>
 800c320:	2300      	movs	r3, #0
 800c322:	ac08      	add	r4, sp, #32
 800c324:	6163      	str	r3, [r4, #20]
 800c326:	3320      	adds	r3, #32
 800c328:	7663      	strb	r3, [r4, #25]
 800c32a:	3310      	adds	r3, #16
 800c32c:	76a3      	strb	r3, [r4, #26]
 800c32e:	9607      	str	r6, [sp, #28]
 800c330:	002e      	movs	r6, r5
 800c332:	7833      	ldrb	r3, [r6, #0]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d001      	beq.n	800c33c <_vfiprintf_r+0x7c>
 800c338:	2b25      	cmp	r3, #37	@ 0x25
 800c33a:	d148      	bne.n	800c3ce <_vfiprintf_r+0x10e>
 800c33c:	1b73      	subs	r3, r6, r5
 800c33e:	9305      	str	r3, [sp, #20]
 800c340:	42ae      	cmp	r6, r5
 800c342:	d00b      	beq.n	800c35c <_vfiprintf_r+0x9c>
 800c344:	002a      	movs	r2, r5
 800c346:	0039      	movs	r1, r7
 800c348:	9803      	ldr	r0, [sp, #12]
 800c34a:	f7ff ffa7 	bl	800c29c <__sfputs_r>
 800c34e:	3001      	adds	r0, #1
 800c350:	d100      	bne.n	800c354 <_vfiprintf_r+0x94>
 800c352:	e0ae      	b.n	800c4b2 <_vfiprintf_r+0x1f2>
 800c354:	6963      	ldr	r3, [r4, #20]
 800c356:	9a05      	ldr	r2, [sp, #20]
 800c358:	189b      	adds	r3, r3, r2
 800c35a:	6163      	str	r3, [r4, #20]
 800c35c:	7833      	ldrb	r3, [r6, #0]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d100      	bne.n	800c364 <_vfiprintf_r+0xa4>
 800c362:	e0a6      	b.n	800c4b2 <_vfiprintf_r+0x1f2>
 800c364:	2201      	movs	r2, #1
 800c366:	2300      	movs	r3, #0
 800c368:	4252      	negs	r2, r2
 800c36a:	6062      	str	r2, [r4, #4]
 800c36c:	a904      	add	r1, sp, #16
 800c36e:	3254      	adds	r2, #84	@ 0x54
 800c370:	1852      	adds	r2, r2, r1
 800c372:	1c75      	adds	r5, r6, #1
 800c374:	6023      	str	r3, [r4, #0]
 800c376:	60e3      	str	r3, [r4, #12]
 800c378:	60a3      	str	r3, [r4, #8]
 800c37a:	7013      	strb	r3, [r2, #0]
 800c37c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c37e:	4b59      	ldr	r3, [pc, #356]	@ (800c4e4 <_vfiprintf_r+0x224>)
 800c380:	2205      	movs	r2, #5
 800c382:	0018      	movs	r0, r3
 800c384:	7829      	ldrb	r1, [r5, #0]
 800c386:	9305      	str	r3, [sp, #20]
 800c388:	f7fe fb01 	bl	800a98e <memchr>
 800c38c:	1c6e      	adds	r6, r5, #1
 800c38e:	2800      	cmp	r0, #0
 800c390:	d11f      	bne.n	800c3d2 <_vfiprintf_r+0x112>
 800c392:	6822      	ldr	r2, [r4, #0]
 800c394:	06d3      	lsls	r3, r2, #27
 800c396:	d504      	bpl.n	800c3a2 <_vfiprintf_r+0xe2>
 800c398:	2353      	movs	r3, #83	@ 0x53
 800c39a:	a904      	add	r1, sp, #16
 800c39c:	185b      	adds	r3, r3, r1
 800c39e:	2120      	movs	r1, #32
 800c3a0:	7019      	strb	r1, [r3, #0]
 800c3a2:	0713      	lsls	r3, r2, #28
 800c3a4:	d504      	bpl.n	800c3b0 <_vfiprintf_r+0xf0>
 800c3a6:	2353      	movs	r3, #83	@ 0x53
 800c3a8:	a904      	add	r1, sp, #16
 800c3aa:	185b      	adds	r3, r3, r1
 800c3ac:	212b      	movs	r1, #43	@ 0x2b
 800c3ae:	7019      	strb	r1, [r3, #0]
 800c3b0:	782b      	ldrb	r3, [r5, #0]
 800c3b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c3b4:	d016      	beq.n	800c3e4 <_vfiprintf_r+0x124>
 800c3b6:	002e      	movs	r6, r5
 800c3b8:	2100      	movs	r1, #0
 800c3ba:	200a      	movs	r0, #10
 800c3bc:	68e3      	ldr	r3, [r4, #12]
 800c3be:	7832      	ldrb	r2, [r6, #0]
 800c3c0:	1c75      	adds	r5, r6, #1
 800c3c2:	3a30      	subs	r2, #48	@ 0x30
 800c3c4:	2a09      	cmp	r2, #9
 800c3c6:	d950      	bls.n	800c46a <_vfiprintf_r+0x1aa>
 800c3c8:	2900      	cmp	r1, #0
 800c3ca:	d111      	bne.n	800c3f0 <_vfiprintf_r+0x130>
 800c3cc:	e017      	b.n	800c3fe <_vfiprintf_r+0x13e>
 800c3ce:	3601      	adds	r6, #1
 800c3d0:	e7af      	b.n	800c332 <_vfiprintf_r+0x72>
 800c3d2:	9b05      	ldr	r3, [sp, #20]
 800c3d4:	6822      	ldr	r2, [r4, #0]
 800c3d6:	1ac0      	subs	r0, r0, r3
 800c3d8:	2301      	movs	r3, #1
 800c3da:	4083      	lsls	r3, r0
 800c3dc:	4313      	orrs	r3, r2
 800c3de:	0035      	movs	r5, r6
 800c3e0:	6023      	str	r3, [r4, #0]
 800c3e2:	e7cc      	b.n	800c37e <_vfiprintf_r+0xbe>
 800c3e4:	9b07      	ldr	r3, [sp, #28]
 800c3e6:	1d19      	adds	r1, r3, #4
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	9107      	str	r1, [sp, #28]
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	db01      	blt.n	800c3f4 <_vfiprintf_r+0x134>
 800c3f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c3f2:	e004      	b.n	800c3fe <_vfiprintf_r+0x13e>
 800c3f4:	425b      	negs	r3, r3
 800c3f6:	60e3      	str	r3, [r4, #12]
 800c3f8:	2302      	movs	r3, #2
 800c3fa:	4313      	orrs	r3, r2
 800c3fc:	6023      	str	r3, [r4, #0]
 800c3fe:	7833      	ldrb	r3, [r6, #0]
 800c400:	2b2e      	cmp	r3, #46	@ 0x2e
 800c402:	d10c      	bne.n	800c41e <_vfiprintf_r+0x15e>
 800c404:	7873      	ldrb	r3, [r6, #1]
 800c406:	2b2a      	cmp	r3, #42	@ 0x2a
 800c408:	d134      	bne.n	800c474 <_vfiprintf_r+0x1b4>
 800c40a:	9b07      	ldr	r3, [sp, #28]
 800c40c:	3602      	adds	r6, #2
 800c40e:	1d1a      	adds	r2, r3, #4
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	9207      	str	r2, [sp, #28]
 800c414:	2b00      	cmp	r3, #0
 800c416:	da01      	bge.n	800c41c <_vfiprintf_r+0x15c>
 800c418:	2301      	movs	r3, #1
 800c41a:	425b      	negs	r3, r3
 800c41c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c41e:	4d32      	ldr	r5, [pc, #200]	@ (800c4e8 <_vfiprintf_r+0x228>)
 800c420:	2203      	movs	r2, #3
 800c422:	0028      	movs	r0, r5
 800c424:	7831      	ldrb	r1, [r6, #0]
 800c426:	f7fe fab2 	bl	800a98e <memchr>
 800c42a:	2800      	cmp	r0, #0
 800c42c:	d006      	beq.n	800c43c <_vfiprintf_r+0x17c>
 800c42e:	2340      	movs	r3, #64	@ 0x40
 800c430:	1b40      	subs	r0, r0, r5
 800c432:	4083      	lsls	r3, r0
 800c434:	6822      	ldr	r2, [r4, #0]
 800c436:	3601      	adds	r6, #1
 800c438:	4313      	orrs	r3, r2
 800c43a:	6023      	str	r3, [r4, #0]
 800c43c:	7831      	ldrb	r1, [r6, #0]
 800c43e:	2206      	movs	r2, #6
 800c440:	482a      	ldr	r0, [pc, #168]	@ (800c4ec <_vfiprintf_r+0x22c>)
 800c442:	1c75      	adds	r5, r6, #1
 800c444:	7621      	strb	r1, [r4, #24]
 800c446:	f7fe faa2 	bl	800a98e <memchr>
 800c44a:	2800      	cmp	r0, #0
 800c44c:	d040      	beq.n	800c4d0 <_vfiprintf_r+0x210>
 800c44e:	4b28      	ldr	r3, [pc, #160]	@ (800c4f0 <_vfiprintf_r+0x230>)
 800c450:	2b00      	cmp	r3, #0
 800c452:	d122      	bne.n	800c49a <_vfiprintf_r+0x1da>
 800c454:	2207      	movs	r2, #7
 800c456:	9b07      	ldr	r3, [sp, #28]
 800c458:	3307      	adds	r3, #7
 800c45a:	4393      	bics	r3, r2
 800c45c:	3308      	adds	r3, #8
 800c45e:	9307      	str	r3, [sp, #28]
 800c460:	6963      	ldr	r3, [r4, #20]
 800c462:	9a04      	ldr	r2, [sp, #16]
 800c464:	189b      	adds	r3, r3, r2
 800c466:	6163      	str	r3, [r4, #20]
 800c468:	e762      	b.n	800c330 <_vfiprintf_r+0x70>
 800c46a:	4343      	muls	r3, r0
 800c46c:	002e      	movs	r6, r5
 800c46e:	2101      	movs	r1, #1
 800c470:	189b      	adds	r3, r3, r2
 800c472:	e7a4      	b.n	800c3be <_vfiprintf_r+0xfe>
 800c474:	2300      	movs	r3, #0
 800c476:	200a      	movs	r0, #10
 800c478:	0019      	movs	r1, r3
 800c47a:	3601      	adds	r6, #1
 800c47c:	6063      	str	r3, [r4, #4]
 800c47e:	7832      	ldrb	r2, [r6, #0]
 800c480:	1c75      	adds	r5, r6, #1
 800c482:	3a30      	subs	r2, #48	@ 0x30
 800c484:	2a09      	cmp	r2, #9
 800c486:	d903      	bls.n	800c490 <_vfiprintf_r+0x1d0>
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d0c8      	beq.n	800c41e <_vfiprintf_r+0x15e>
 800c48c:	9109      	str	r1, [sp, #36]	@ 0x24
 800c48e:	e7c6      	b.n	800c41e <_vfiprintf_r+0x15e>
 800c490:	4341      	muls	r1, r0
 800c492:	002e      	movs	r6, r5
 800c494:	2301      	movs	r3, #1
 800c496:	1889      	adds	r1, r1, r2
 800c498:	e7f1      	b.n	800c47e <_vfiprintf_r+0x1be>
 800c49a:	aa07      	add	r2, sp, #28
 800c49c:	9200      	str	r2, [sp, #0]
 800c49e:	0021      	movs	r1, r4
 800c4a0:	003a      	movs	r2, r7
 800c4a2:	4b14      	ldr	r3, [pc, #80]	@ (800c4f4 <_vfiprintf_r+0x234>)
 800c4a4:	9803      	ldr	r0, [sp, #12]
 800c4a6:	f7fd fd21 	bl	8009eec <_printf_float>
 800c4aa:	9004      	str	r0, [sp, #16]
 800c4ac:	9b04      	ldr	r3, [sp, #16]
 800c4ae:	3301      	adds	r3, #1
 800c4b0:	d1d6      	bne.n	800c460 <_vfiprintf_r+0x1a0>
 800c4b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4b4:	07db      	lsls	r3, r3, #31
 800c4b6:	d405      	bmi.n	800c4c4 <_vfiprintf_r+0x204>
 800c4b8:	89bb      	ldrh	r3, [r7, #12]
 800c4ba:	059b      	lsls	r3, r3, #22
 800c4bc:	d402      	bmi.n	800c4c4 <_vfiprintf_r+0x204>
 800c4be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c4c0:	f7fe fa64 	bl	800a98c <__retarget_lock_release_recursive>
 800c4c4:	89bb      	ldrh	r3, [r7, #12]
 800c4c6:	065b      	lsls	r3, r3, #25
 800c4c8:	d500      	bpl.n	800c4cc <_vfiprintf_r+0x20c>
 800c4ca:	e71e      	b.n	800c30a <_vfiprintf_r+0x4a>
 800c4cc:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c4ce:	e71e      	b.n	800c30e <_vfiprintf_r+0x4e>
 800c4d0:	aa07      	add	r2, sp, #28
 800c4d2:	9200      	str	r2, [sp, #0]
 800c4d4:	0021      	movs	r1, r4
 800c4d6:	003a      	movs	r2, r7
 800c4d8:	4b06      	ldr	r3, [pc, #24]	@ (800c4f4 <_vfiprintf_r+0x234>)
 800c4da:	9803      	ldr	r0, [sp, #12]
 800c4dc:	f7fd ffb4 	bl	800a448 <_printf_i>
 800c4e0:	e7e3      	b.n	800c4aa <_vfiprintf_r+0x1ea>
 800c4e2:	46c0      	nop			@ (mov r8, r8)
 800c4e4:	0800ca98 	.word	0x0800ca98
 800c4e8:	0800ca9e 	.word	0x0800ca9e
 800c4ec:	0800caa2 	.word	0x0800caa2
 800c4f0:	08009eed 	.word	0x08009eed
 800c4f4:	0800c29d 	.word	0x0800c29d

0800c4f8 <__swbuf_r>:
 800c4f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4fa:	0006      	movs	r6, r0
 800c4fc:	000d      	movs	r5, r1
 800c4fe:	0014      	movs	r4, r2
 800c500:	2800      	cmp	r0, #0
 800c502:	d004      	beq.n	800c50e <__swbuf_r+0x16>
 800c504:	6a03      	ldr	r3, [r0, #32]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d101      	bne.n	800c50e <__swbuf_r+0x16>
 800c50a:	f7fe f939 	bl	800a780 <__sinit>
 800c50e:	69a3      	ldr	r3, [r4, #24]
 800c510:	60a3      	str	r3, [r4, #8]
 800c512:	89a3      	ldrh	r3, [r4, #12]
 800c514:	071b      	lsls	r3, r3, #28
 800c516:	d502      	bpl.n	800c51e <__swbuf_r+0x26>
 800c518:	6923      	ldr	r3, [r4, #16]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d109      	bne.n	800c532 <__swbuf_r+0x3a>
 800c51e:	0021      	movs	r1, r4
 800c520:	0030      	movs	r0, r6
 800c522:	f000 f82b 	bl	800c57c <__swsetup_r>
 800c526:	2800      	cmp	r0, #0
 800c528:	d003      	beq.n	800c532 <__swbuf_r+0x3a>
 800c52a:	2501      	movs	r5, #1
 800c52c:	426d      	negs	r5, r5
 800c52e:	0028      	movs	r0, r5
 800c530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c532:	6923      	ldr	r3, [r4, #16]
 800c534:	6820      	ldr	r0, [r4, #0]
 800c536:	b2ef      	uxtb	r7, r5
 800c538:	1ac0      	subs	r0, r0, r3
 800c53a:	6963      	ldr	r3, [r4, #20]
 800c53c:	b2ed      	uxtb	r5, r5
 800c53e:	4283      	cmp	r3, r0
 800c540:	dc05      	bgt.n	800c54e <__swbuf_r+0x56>
 800c542:	0021      	movs	r1, r4
 800c544:	0030      	movs	r0, r6
 800c546:	f7ff fdcb 	bl	800c0e0 <_fflush_r>
 800c54a:	2800      	cmp	r0, #0
 800c54c:	d1ed      	bne.n	800c52a <__swbuf_r+0x32>
 800c54e:	68a3      	ldr	r3, [r4, #8]
 800c550:	3001      	adds	r0, #1
 800c552:	3b01      	subs	r3, #1
 800c554:	60a3      	str	r3, [r4, #8]
 800c556:	6823      	ldr	r3, [r4, #0]
 800c558:	1c5a      	adds	r2, r3, #1
 800c55a:	6022      	str	r2, [r4, #0]
 800c55c:	701f      	strb	r7, [r3, #0]
 800c55e:	6963      	ldr	r3, [r4, #20]
 800c560:	4283      	cmp	r3, r0
 800c562:	d004      	beq.n	800c56e <__swbuf_r+0x76>
 800c564:	89a3      	ldrh	r3, [r4, #12]
 800c566:	07db      	lsls	r3, r3, #31
 800c568:	d5e1      	bpl.n	800c52e <__swbuf_r+0x36>
 800c56a:	2d0a      	cmp	r5, #10
 800c56c:	d1df      	bne.n	800c52e <__swbuf_r+0x36>
 800c56e:	0021      	movs	r1, r4
 800c570:	0030      	movs	r0, r6
 800c572:	f7ff fdb5 	bl	800c0e0 <_fflush_r>
 800c576:	2800      	cmp	r0, #0
 800c578:	d0d9      	beq.n	800c52e <__swbuf_r+0x36>
 800c57a:	e7d6      	b.n	800c52a <__swbuf_r+0x32>

0800c57c <__swsetup_r>:
 800c57c:	4b2d      	ldr	r3, [pc, #180]	@ (800c634 <__swsetup_r+0xb8>)
 800c57e:	b570      	push	{r4, r5, r6, lr}
 800c580:	0005      	movs	r5, r0
 800c582:	6818      	ldr	r0, [r3, #0]
 800c584:	000c      	movs	r4, r1
 800c586:	2800      	cmp	r0, #0
 800c588:	d004      	beq.n	800c594 <__swsetup_r+0x18>
 800c58a:	6a03      	ldr	r3, [r0, #32]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d101      	bne.n	800c594 <__swsetup_r+0x18>
 800c590:	f7fe f8f6 	bl	800a780 <__sinit>
 800c594:	220c      	movs	r2, #12
 800c596:	5ea3      	ldrsh	r3, [r4, r2]
 800c598:	071a      	lsls	r2, r3, #28
 800c59a:	d423      	bmi.n	800c5e4 <__swsetup_r+0x68>
 800c59c:	06da      	lsls	r2, r3, #27
 800c59e:	d407      	bmi.n	800c5b0 <__swsetup_r+0x34>
 800c5a0:	2209      	movs	r2, #9
 800c5a2:	602a      	str	r2, [r5, #0]
 800c5a4:	2240      	movs	r2, #64	@ 0x40
 800c5a6:	2001      	movs	r0, #1
 800c5a8:	4313      	orrs	r3, r2
 800c5aa:	81a3      	strh	r3, [r4, #12]
 800c5ac:	4240      	negs	r0, r0
 800c5ae:	e03a      	b.n	800c626 <__swsetup_r+0xaa>
 800c5b0:	075b      	lsls	r3, r3, #29
 800c5b2:	d513      	bpl.n	800c5dc <__swsetup_r+0x60>
 800c5b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c5b6:	2900      	cmp	r1, #0
 800c5b8:	d008      	beq.n	800c5cc <__swsetup_r+0x50>
 800c5ba:	0023      	movs	r3, r4
 800c5bc:	3344      	adds	r3, #68	@ 0x44
 800c5be:	4299      	cmp	r1, r3
 800c5c0:	d002      	beq.n	800c5c8 <__swsetup_r+0x4c>
 800c5c2:	0028      	movs	r0, r5
 800c5c4:	f7ff f864 	bl	800b690 <_free_r>
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800c5cc:	2224      	movs	r2, #36	@ 0x24
 800c5ce:	89a3      	ldrh	r3, [r4, #12]
 800c5d0:	4393      	bics	r3, r2
 800c5d2:	81a3      	strh	r3, [r4, #12]
 800c5d4:	2300      	movs	r3, #0
 800c5d6:	6063      	str	r3, [r4, #4]
 800c5d8:	6923      	ldr	r3, [r4, #16]
 800c5da:	6023      	str	r3, [r4, #0]
 800c5dc:	2308      	movs	r3, #8
 800c5de:	89a2      	ldrh	r2, [r4, #12]
 800c5e0:	4313      	orrs	r3, r2
 800c5e2:	81a3      	strh	r3, [r4, #12]
 800c5e4:	6923      	ldr	r3, [r4, #16]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d10b      	bne.n	800c602 <__swsetup_r+0x86>
 800c5ea:	21a0      	movs	r1, #160	@ 0xa0
 800c5ec:	2280      	movs	r2, #128	@ 0x80
 800c5ee:	89a3      	ldrh	r3, [r4, #12]
 800c5f0:	0089      	lsls	r1, r1, #2
 800c5f2:	0092      	lsls	r2, r2, #2
 800c5f4:	400b      	ands	r3, r1
 800c5f6:	4293      	cmp	r3, r2
 800c5f8:	d003      	beq.n	800c602 <__swsetup_r+0x86>
 800c5fa:	0021      	movs	r1, r4
 800c5fc:	0028      	movs	r0, r5
 800c5fe:	f000 f88f 	bl	800c720 <__smakebuf_r>
 800c602:	220c      	movs	r2, #12
 800c604:	5ea3      	ldrsh	r3, [r4, r2]
 800c606:	2101      	movs	r1, #1
 800c608:	001a      	movs	r2, r3
 800c60a:	400a      	ands	r2, r1
 800c60c:	420b      	tst	r3, r1
 800c60e:	d00b      	beq.n	800c628 <__swsetup_r+0xac>
 800c610:	2200      	movs	r2, #0
 800c612:	60a2      	str	r2, [r4, #8]
 800c614:	6962      	ldr	r2, [r4, #20]
 800c616:	4252      	negs	r2, r2
 800c618:	61a2      	str	r2, [r4, #24]
 800c61a:	2000      	movs	r0, #0
 800c61c:	6922      	ldr	r2, [r4, #16]
 800c61e:	4282      	cmp	r2, r0
 800c620:	d101      	bne.n	800c626 <__swsetup_r+0xaa>
 800c622:	061a      	lsls	r2, r3, #24
 800c624:	d4be      	bmi.n	800c5a4 <__swsetup_r+0x28>
 800c626:	bd70      	pop	{r4, r5, r6, pc}
 800c628:	0799      	lsls	r1, r3, #30
 800c62a:	d400      	bmi.n	800c62e <__swsetup_r+0xb2>
 800c62c:	6962      	ldr	r2, [r4, #20]
 800c62e:	60a2      	str	r2, [r4, #8]
 800c630:	e7f3      	b.n	800c61a <__swsetup_r+0x9e>
 800c632:	46c0      	nop			@ (mov r8, r8)
 800c634:	20000018 	.word	0x20000018

0800c638 <_raise_r>:
 800c638:	b570      	push	{r4, r5, r6, lr}
 800c63a:	0004      	movs	r4, r0
 800c63c:	000d      	movs	r5, r1
 800c63e:	291f      	cmp	r1, #31
 800c640:	d904      	bls.n	800c64c <_raise_r+0x14>
 800c642:	2316      	movs	r3, #22
 800c644:	6003      	str	r3, [r0, #0]
 800c646:	2001      	movs	r0, #1
 800c648:	4240      	negs	r0, r0
 800c64a:	bd70      	pop	{r4, r5, r6, pc}
 800c64c:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d004      	beq.n	800c65c <_raise_r+0x24>
 800c652:	008a      	lsls	r2, r1, #2
 800c654:	189b      	adds	r3, r3, r2
 800c656:	681a      	ldr	r2, [r3, #0]
 800c658:	2a00      	cmp	r2, #0
 800c65a:	d108      	bne.n	800c66e <_raise_r+0x36>
 800c65c:	0020      	movs	r0, r4
 800c65e:	f000 f831 	bl	800c6c4 <_getpid_r>
 800c662:	002a      	movs	r2, r5
 800c664:	0001      	movs	r1, r0
 800c666:	0020      	movs	r0, r4
 800c668:	f000 f81a 	bl	800c6a0 <_kill_r>
 800c66c:	e7ed      	b.n	800c64a <_raise_r+0x12>
 800c66e:	2a01      	cmp	r2, #1
 800c670:	d009      	beq.n	800c686 <_raise_r+0x4e>
 800c672:	1c51      	adds	r1, r2, #1
 800c674:	d103      	bne.n	800c67e <_raise_r+0x46>
 800c676:	2316      	movs	r3, #22
 800c678:	6003      	str	r3, [r0, #0]
 800c67a:	2001      	movs	r0, #1
 800c67c:	e7e5      	b.n	800c64a <_raise_r+0x12>
 800c67e:	2100      	movs	r1, #0
 800c680:	0028      	movs	r0, r5
 800c682:	6019      	str	r1, [r3, #0]
 800c684:	4790      	blx	r2
 800c686:	2000      	movs	r0, #0
 800c688:	e7df      	b.n	800c64a <_raise_r+0x12>
	...

0800c68c <raise>:
 800c68c:	b510      	push	{r4, lr}
 800c68e:	4b03      	ldr	r3, [pc, #12]	@ (800c69c <raise+0x10>)
 800c690:	0001      	movs	r1, r0
 800c692:	6818      	ldr	r0, [r3, #0]
 800c694:	f7ff ffd0 	bl	800c638 <_raise_r>
 800c698:	bd10      	pop	{r4, pc}
 800c69a:	46c0      	nop			@ (mov r8, r8)
 800c69c:	20000018 	.word	0x20000018

0800c6a0 <_kill_r>:
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	b570      	push	{r4, r5, r6, lr}
 800c6a4:	4d06      	ldr	r5, [pc, #24]	@ (800c6c0 <_kill_r+0x20>)
 800c6a6:	0004      	movs	r4, r0
 800c6a8:	0008      	movs	r0, r1
 800c6aa:	0011      	movs	r1, r2
 800c6ac:	602b      	str	r3, [r5, #0]
 800c6ae:	f7f8 f819 	bl	80046e4 <_kill>
 800c6b2:	1c43      	adds	r3, r0, #1
 800c6b4:	d103      	bne.n	800c6be <_kill_r+0x1e>
 800c6b6:	682b      	ldr	r3, [r5, #0]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d000      	beq.n	800c6be <_kill_r+0x1e>
 800c6bc:	6023      	str	r3, [r4, #0]
 800c6be:	bd70      	pop	{r4, r5, r6, pc}
 800c6c0:	200005e4 	.word	0x200005e4

0800c6c4 <_getpid_r>:
 800c6c4:	b510      	push	{r4, lr}
 800c6c6:	f7f8 f807 	bl	80046d8 <_getpid>
 800c6ca:	bd10      	pop	{r4, pc}

0800c6cc <__swhatbuf_r>:
 800c6cc:	b570      	push	{r4, r5, r6, lr}
 800c6ce:	000e      	movs	r6, r1
 800c6d0:	001d      	movs	r5, r3
 800c6d2:	230e      	movs	r3, #14
 800c6d4:	5ec9      	ldrsh	r1, [r1, r3]
 800c6d6:	0014      	movs	r4, r2
 800c6d8:	b096      	sub	sp, #88	@ 0x58
 800c6da:	2900      	cmp	r1, #0
 800c6dc:	da0c      	bge.n	800c6f8 <__swhatbuf_r+0x2c>
 800c6de:	89b2      	ldrh	r2, [r6, #12]
 800c6e0:	2380      	movs	r3, #128	@ 0x80
 800c6e2:	0011      	movs	r1, r2
 800c6e4:	4019      	ands	r1, r3
 800c6e6:	421a      	tst	r2, r3
 800c6e8:	d114      	bne.n	800c714 <__swhatbuf_r+0x48>
 800c6ea:	2380      	movs	r3, #128	@ 0x80
 800c6ec:	00db      	lsls	r3, r3, #3
 800c6ee:	2000      	movs	r0, #0
 800c6f0:	6029      	str	r1, [r5, #0]
 800c6f2:	6023      	str	r3, [r4, #0]
 800c6f4:	b016      	add	sp, #88	@ 0x58
 800c6f6:	bd70      	pop	{r4, r5, r6, pc}
 800c6f8:	466a      	mov	r2, sp
 800c6fa:	f000 f853 	bl	800c7a4 <_fstat_r>
 800c6fe:	2800      	cmp	r0, #0
 800c700:	dbed      	blt.n	800c6de <__swhatbuf_r+0x12>
 800c702:	23f0      	movs	r3, #240	@ 0xf0
 800c704:	9901      	ldr	r1, [sp, #4]
 800c706:	021b      	lsls	r3, r3, #8
 800c708:	4019      	ands	r1, r3
 800c70a:	4b04      	ldr	r3, [pc, #16]	@ (800c71c <__swhatbuf_r+0x50>)
 800c70c:	18c9      	adds	r1, r1, r3
 800c70e:	424b      	negs	r3, r1
 800c710:	4159      	adcs	r1, r3
 800c712:	e7ea      	b.n	800c6ea <__swhatbuf_r+0x1e>
 800c714:	2100      	movs	r1, #0
 800c716:	2340      	movs	r3, #64	@ 0x40
 800c718:	e7e9      	b.n	800c6ee <__swhatbuf_r+0x22>
 800c71a:	46c0      	nop			@ (mov r8, r8)
 800c71c:	ffffe000 	.word	0xffffe000

0800c720 <__smakebuf_r>:
 800c720:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c722:	2602      	movs	r6, #2
 800c724:	898b      	ldrh	r3, [r1, #12]
 800c726:	0005      	movs	r5, r0
 800c728:	000c      	movs	r4, r1
 800c72a:	b085      	sub	sp, #20
 800c72c:	4233      	tst	r3, r6
 800c72e:	d007      	beq.n	800c740 <__smakebuf_r+0x20>
 800c730:	0023      	movs	r3, r4
 800c732:	3347      	adds	r3, #71	@ 0x47
 800c734:	6023      	str	r3, [r4, #0]
 800c736:	6123      	str	r3, [r4, #16]
 800c738:	2301      	movs	r3, #1
 800c73a:	6163      	str	r3, [r4, #20]
 800c73c:	b005      	add	sp, #20
 800c73e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c740:	ab03      	add	r3, sp, #12
 800c742:	aa02      	add	r2, sp, #8
 800c744:	f7ff ffc2 	bl	800c6cc <__swhatbuf_r>
 800c748:	9f02      	ldr	r7, [sp, #8]
 800c74a:	9001      	str	r0, [sp, #4]
 800c74c:	0039      	movs	r1, r7
 800c74e:	0028      	movs	r0, r5
 800c750:	f7ff f814 	bl	800b77c <_malloc_r>
 800c754:	2800      	cmp	r0, #0
 800c756:	d108      	bne.n	800c76a <__smakebuf_r+0x4a>
 800c758:	220c      	movs	r2, #12
 800c75a:	5ea3      	ldrsh	r3, [r4, r2]
 800c75c:	059a      	lsls	r2, r3, #22
 800c75e:	d4ed      	bmi.n	800c73c <__smakebuf_r+0x1c>
 800c760:	2203      	movs	r2, #3
 800c762:	4393      	bics	r3, r2
 800c764:	431e      	orrs	r6, r3
 800c766:	81a6      	strh	r6, [r4, #12]
 800c768:	e7e2      	b.n	800c730 <__smakebuf_r+0x10>
 800c76a:	2380      	movs	r3, #128	@ 0x80
 800c76c:	89a2      	ldrh	r2, [r4, #12]
 800c76e:	6020      	str	r0, [r4, #0]
 800c770:	4313      	orrs	r3, r2
 800c772:	81a3      	strh	r3, [r4, #12]
 800c774:	9b03      	ldr	r3, [sp, #12]
 800c776:	6120      	str	r0, [r4, #16]
 800c778:	6167      	str	r7, [r4, #20]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00c      	beq.n	800c798 <__smakebuf_r+0x78>
 800c77e:	0028      	movs	r0, r5
 800c780:	230e      	movs	r3, #14
 800c782:	5ee1      	ldrsh	r1, [r4, r3]
 800c784:	f000 f820 	bl	800c7c8 <_isatty_r>
 800c788:	2800      	cmp	r0, #0
 800c78a:	d005      	beq.n	800c798 <__smakebuf_r+0x78>
 800c78c:	2303      	movs	r3, #3
 800c78e:	89a2      	ldrh	r2, [r4, #12]
 800c790:	439a      	bics	r2, r3
 800c792:	3b02      	subs	r3, #2
 800c794:	4313      	orrs	r3, r2
 800c796:	81a3      	strh	r3, [r4, #12]
 800c798:	89a3      	ldrh	r3, [r4, #12]
 800c79a:	9a01      	ldr	r2, [sp, #4]
 800c79c:	4313      	orrs	r3, r2
 800c79e:	81a3      	strh	r3, [r4, #12]
 800c7a0:	e7cc      	b.n	800c73c <__smakebuf_r+0x1c>
	...

0800c7a4 <_fstat_r>:
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	b570      	push	{r4, r5, r6, lr}
 800c7a8:	4d06      	ldr	r5, [pc, #24]	@ (800c7c4 <_fstat_r+0x20>)
 800c7aa:	0004      	movs	r4, r0
 800c7ac:	0008      	movs	r0, r1
 800c7ae:	0011      	movs	r1, r2
 800c7b0:	602b      	str	r3, [r5, #0]
 800c7b2:	f7f7 fff7 	bl	80047a4 <_fstat>
 800c7b6:	1c43      	adds	r3, r0, #1
 800c7b8:	d103      	bne.n	800c7c2 <_fstat_r+0x1e>
 800c7ba:	682b      	ldr	r3, [r5, #0]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d000      	beq.n	800c7c2 <_fstat_r+0x1e>
 800c7c0:	6023      	str	r3, [r4, #0]
 800c7c2:	bd70      	pop	{r4, r5, r6, pc}
 800c7c4:	200005e4 	.word	0x200005e4

0800c7c8 <_isatty_r>:
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	b570      	push	{r4, r5, r6, lr}
 800c7cc:	4d06      	ldr	r5, [pc, #24]	@ (800c7e8 <_isatty_r+0x20>)
 800c7ce:	0004      	movs	r4, r0
 800c7d0:	0008      	movs	r0, r1
 800c7d2:	602b      	str	r3, [r5, #0]
 800c7d4:	f7f7 fff4 	bl	80047c0 <_isatty>
 800c7d8:	1c43      	adds	r3, r0, #1
 800c7da:	d103      	bne.n	800c7e4 <_isatty_r+0x1c>
 800c7dc:	682b      	ldr	r3, [r5, #0]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d000      	beq.n	800c7e4 <_isatty_r+0x1c>
 800c7e2:	6023      	str	r3, [r4, #0]
 800c7e4:	bd70      	pop	{r4, r5, r6, pc}
 800c7e6:	46c0      	nop			@ (mov r8, r8)
 800c7e8:	200005e4 	.word	0x200005e4

0800c7ec <_init>:
 800c7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7ee:	46c0      	nop			@ (mov r8, r8)
 800c7f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7f2:	bc08      	pop	{r3}
 800c7f4:	469e      	mov	lr, r3
 800c7f6:	4770      	bx	lr

0800c7f8 <_fini>:
 800c7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7fa:	46c0      	nop			@ (mov r8, r8)
 800c7fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c7fe:	bc08      	pop	{r3}
 800c800:	469e      	mov	lr, r3
 800c802:	4770      	bx	lr
