#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  8 19:35:39 2023
# Process ID: 19040
# Current directory: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3684 C:\Users\SJQ\Data\FPGA_Projects\OV2640_SRAM_VGA\OV2640_SRAM_VGA.xpr
# Log file: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/vivado.log
# Journal file: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/SJQ/App/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 839.273 ; gain = 218.758
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLK_OUT2_PORT {clk_25M} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {25} CONFIG.MMCM_CLKOUT1_DIVIDE {36} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {183.467} CONFIG.CLKOUT2_PHASE_ERROR {105.461}] [get_ips pll_clock]
generate_target all [get_files  C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_clock'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_clock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_clock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_clock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_clock'...
catch { config_ip_cache -export [get_ips -all pll_clock] }
export_ip_user_files -of_objects [get_files C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xci] -no_script -sync -force -quiet
reset_run pll_clock_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/pll_clock_synth_1

launch_runs -jobs 6 pll_clock_synth_1
[Thu Jun  8 19:38:38 2023] Launched pll_clock_synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/pll_clock_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xci] -directory C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.ip_user_files -ipstatic_source_dir C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.cache/compile_simlib/modelsim} {questa=C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.cache/compile_simlib/questa} {riviera=C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.cache/compile_simlib/riviera} {activehdl=C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/reg_solve.v C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/camera.v C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/sccb_solve.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/camera.v] -no_script -reset -force -quiet
remove_files  C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/camera.v
export_ip_user_files -of_objects  [get_files C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/reg_solve.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/sccb_solve.v] -no_script -reset -force -quiet
remove_files  {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/reg_solve.v C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/test/sccb_solve.v}
add_files -norecurse {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1341.484 ; gain = 159.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
WARNING: [Synth 8-3848] Net sram_ce_n_write in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:54]
WARNING: [Synth 8-3848] Net write_over in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:53]
WARNING: [Synth 8-3848] Net sram_we_n_write in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3848] Net write_addr in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:58]
WARNING: [Synth 8-3848] Net write_data in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:56]
WARNING: [Synth 8-3848] Net led in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port sram_lb_n driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_ub_n driven by constant 0
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
WARNING: [Synth 8-3331] design top has unconnected port cam_pclk
WARNING: [Synth 8-3331] design top has unconnected port cam_vs
WARNING: [Synth 8-3331] design top has unconnected port cam_hs
WARNING: [Synth 8-3331] design top has unconnected port cam_data[7]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[6]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[5]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[4]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[3]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[2]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[1]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.176 ; gain = 202.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.176 ; gain = 202.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1384.176 ; gain = 202.293
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1519.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1534.109 ; gain = 352.227
30 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1534.109 ; gain = 474.293
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1592.133 ; gain = 25.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
WARNING: [Synth 8-3848] Net sram_ce_n_write in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:54]
WARNING: [Synth 8-3848] Net write_over in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:53]
WARNING: [Synth 8-3848] Net sram_we_n_write in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:55]
WARNING: [Synth 8-3848] Net write_addr in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:58]
WARNING: [Synth 8-3848] Net write_data in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:56]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port sram_lb_n driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_ub_n driven by constant 0
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
WARNING: [Synth 8-3331] design top has unconnected port cam_vs
WARNING: [Synth 8-3331] design top has unconnected port cam_hs
WARNING: [Synth 8-3331] design top has unconnected port cam_data[7]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[6]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[5]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[4]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[3]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[2]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[1]
WARNING: [Synth 8-3331] design top has unconnected port cam_data[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1626.504 ; gain = 60.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1626.504 ; gain = 60.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1626.504 ; gain = 60.055
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1645.805 ; gain = 79.355
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 20:15:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 20:15:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
add_files -norecurse {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic_ready.v C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2848.492 ; gain = 53.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:72]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:58]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:59]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
WARNING: [Synth 8-3848] Net pc in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:126]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port sram_lb_n driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_ub_n driven by constant 0
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.801 ; gain = 87.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2905.688 ; gain = 110.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2905.688 ; gain = 110.398
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3057.688 ; gain = 262.398
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 21:37:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 21:37:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 21:40:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 21:40:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 21:48:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 21:48:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 21:53:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 21:53:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 22:00:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 22:00:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 22:06:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 22:06:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
reset_run synth_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3057.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:114]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:71]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:58]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:59]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
WARNING: [Synth 8-3848] Net pc in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:129]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port sram_lb_n driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_ub_n driven by constant 0
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port cam_pclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3057.688 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3057.688 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3057.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal cam_hs cannot be placed on D17 (IOB_X0Y67) because the pad is already occupied by terminal led[0] possibly due to user constraint [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:247]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal cam_vs cannot be placed on G17 (IOB_X0Y63) because the pad is already occupied by terminal led[1] possibly due to user constraint [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:253]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3099.074 ; gain = 41.387
set_property package_pin "" [get_ports [list  {led[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[2]}]]
place_ports {led[2]} K1
place_ports cam_vs G17
place_ports cam_hs D17
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 22:09:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 22:09:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 22:22:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 22:22:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3099.074 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:114]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:74]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:58]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:59]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
WARNING: [Synth 8-3848] Net pc in module/entity top does not have driver. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:129]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port sram_lb_n driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_ub_n driven by constant 0
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
WARNING: [Synth 8-3331] design top has unconnected port led[2]
WARNING: [Synth 8-3331] design top has unconnected port cam_pclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3099.074 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3099.074 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3099.074 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal cam_hs cannot be placed on D17 (IOB_X0Y67) because the pad is already occupied by terminal led[0] possibly due to user constraint [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:247]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal cam_vs cannot be placed on G17 (IOB_X0Y63) because the pad is already occupied by terminal led[1] possibly due to user constraint [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:253]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal cam_vs cannot be placed on G17 (IOB_X0Y63) because the pad is already occupied by terminal led[1] possibly due to user constraint [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:271]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal cam_hs cannot be placed on D17 (IOB_X0Y67) because the pad is already occupied by terminal led[0] possibly due to user constraint [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:272]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3107.445 ; gain = 8.371
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-tul-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 22:31:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 22:31:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 22:34:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 22:34:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 22:39:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 22:39:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Thu Jun  8 22:45:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Thu Jun  8 22:45:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3107.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:75]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:58]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:59]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port sram_lb_n driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_ub_n driven by constant 0
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.445 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.445 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3107.445 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 6 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal cam_hs cannot be placed on D17 (IOB_X0Y67) because the pad is already occupied by terminal led[0] possibly due to user constraint [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:248]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal cam_vs cannot be placed on G17 (IOB_X0Y63) because the pad is already occupied by terminal led[1] possibly due to user constraint [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:254]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3353.852 ; gain = 246.406
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3376.957 ; gain = 18.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:75]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:58]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:59]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port sram_lb_n driven by constant 0
WARNING: [Synth 8-3917] design top has port sram_ub_n driven by constant 0
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3376.957 ; gain = 18.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 19.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 19.367
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3377.934 ; gain = 23.395
close [ open C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/SRAM_CTRL.v w ]
add_files C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/SRAM_CTRL.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/SRAM_CTRL.v] -no_script -reset -force -quiet
remove_files  C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/SRAM_CTRL.v
file delete -force C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/SRAM_CTRL.v
close [ open C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v w ]
add_files C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:75]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:58]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:59]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_ctrl' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sram_ctrl' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
WARNING: [Synth 8-3331] design top has unconnected port led[1]
WARNING: [Synth 8-3331] design top has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.934 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:75]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:58]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:59]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_ctrl' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sram_ctrl' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3377.934 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 17:13:42 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 17:13:42 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 17:51:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 17:51:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 19:28:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 19:28:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 19:58:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 19:58:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:72]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:56]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:57]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
WARNING: [Synth 8-7023] instance 'CAPTURE' of module 'getpic' has 11 connections declared, but only 10 given [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:123]
INFO: [Synth 8-6157] synthesizing module 'sram_ctrl' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sram_ctrl' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3377.934 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:72]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:56]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:57]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
WARNING: [Synth 8-7023] instance 'CAPTURE' of module 'getpic' has 11 connections declared, but only 10 given [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:123]
INFO: [Synth 8-6157] synthesizing module 'sram_ctrl' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sram_ctrl' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.934 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:72]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:56]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:57]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_ctrl' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sram_ctrl' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3377.934 ; gain = 0.000
place_ports key R17
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 20:03:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 20:03:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list key]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 20:06:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 20:12:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 20:12:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:72]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:56]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:57]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_ctrl' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sram_ctrl' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3377.934 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4056.148 ; gain = 678.215
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4078.223 ; gain = 3.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pll_clock' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_clock' (1#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/.Xil/Vivado-19040-DESKTOP-ATCH8V2/realtime/pll_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_show' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
	Parameter h_frontporch bound to: 96 - type: integer 
	Parameter h_active bound to: 144 - type: integer 
	Parameter h_backporch bound to: 784 - type: integer 
	Parameter h_total bound to: 800 - type: integer 
	Parameter v_frontporch bound to: 2 - type: integer 
	Parameter v_active bound to: 35 - type: integer 
	Parameter v_backporch bound to: 515 - type: integer 
	Parameter v_total bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (2#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_timing.v:23]
INFO: [Synth 8-6157] synthesizing module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
INFO: [Synth 8-6155] done synthesizing module 'show_area' (3#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/show_area.v:23]
WARNING: [Synth 8-689] width (19) of port connection 'sram_addr' does not match port width (20) of module 'show_area' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:70]
INFO: [Synth 8-6155] done synthesizing module 'vga_show' (4#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/vga_show.v:23]
INFO: [Synth 8-6157] synthesizing module 'camera' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'reg_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
	Parameter num_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:44]
INFO: [Synth 8-6155] done synthesizing module 'reg_solve' (5#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/reg_solve.v:23]
INFO: [Synth 8-6157] synthesizing module 'sccb_solve' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
	Parameter stat_prepare bound to: 0 - type: integer 
	Parameter stat_begin1 bound to: 1 - type: integer 
	Parameter stat_begin2 bound to: 2 - type: integer 
	Parameter stat_change1 bound to: 3 - type: integer 
	Parameter stat_change2 bound to: 4 - type: integer 
	Parameter stat_change3 bound to: 5 - type: integer 
	Parameter stat_end1 bound to: 6 - type: integer 
	Parameter stat_end2 bound to: 7 - type: integer 
	Parameter stat_end3 bound to: 8 - type: integer 
	Parameter stat_wait bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:65]
INFO: [Synth 8-6155] done synthesizing module 'sccb_solve' (6#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/sccb_solve.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera' (7#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/cam_init/camera.v:23]
INFO: [Synth 8-6157] synthesizing module 'getpic' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
	Parameter stat0 bound to: 2'b00 
	Parameter stat1 bound to: 2'b01 
	Parameter stat2 bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:72]
WARNING: [Synth 8-6014] Unused sequential element h_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:56]
WARNING: [Synth 8-6014] Unused sequential element v_cnt_reg was removed.  [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:57]
INFO: [Synth 8-6155] done synthesizing module 'getpic' (8#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/get_pic/getpic.v:23]
INFO: [Synth 8-6157] synthesizing module 'sram_ctrl' [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sram_ctrl' (9#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/sram_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[15]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[14]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[13]
WARNING: [Synth 8-3331] design show_area has unconnected port sram_data[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4078.223 ; gain = 3.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4082.180 ; gain = 7.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4082.180 ; gain = 7.117
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.dcp' for cell 'PLL'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc] for cell 'PLL/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/sources_1/ip/pll_clock/pll_clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc:229]
Finished Parsing XDC File [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.srcs/EGo1.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4082.180 ; gain = 7.117
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 20:32:40 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 20:32:40 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 20:35:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 20:35:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 20:44:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 20:44:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 20:56:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 20:56:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 21:02:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 21:02:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 21:13:20 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 21:13:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 21:18:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 21:18:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 21:24:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 21:24:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 21:37:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 21:37:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 21:41:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 21:41:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 21:48:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 21:48:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4082.180 ; gain = 0.000
open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 4082.180 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 21:55:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 21:55:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 22:01:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 22:01:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 22:07:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 22:07:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 22:11:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 22:11:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 22:15:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 22:15:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 22:18:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 22:18:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 22:23:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 22:23:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Jun  9 22:35:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/synth_1/runme.log
[Fri Jun  9 22:35:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/SJQ/Data/FPGA_Projects/OV2640_SRAM_VGA/OV2640_SRAM_VGA.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 22:40:36 2023...
