abccmd read_verilog ./CAD_testdata/case10/1.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case10/1.aig
abccmd write_cnf ./CAD_testdata/case10/1.cnf

abccmd read_verilog ./CAD_testdata/case10/2.v
abccmd strash
abccmd write_aiger -s ./CAD_testdata/case10/2.aig
abccmd write_cnf ./CAD_testdata/case10/2.cnf
q -f