# File : /home/toolsadm/GITHOME/sta2htm/run/01_sta/report/func/157_BC/hold.rpt
# Report : constraint -path slack_only (Line# 2)
     -1.05 **clock_gating_default**       u_core/u_spi/u_spi_txrx/clk_gate_buf_rxd_reg/latch/E
     -0.82 CLK_DI_ISP                     u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]
     -0.76 CLK_DI_ISP                     u_core/u_isp_top/u_isp_exp_v2_sram_wrapper/gen_rf_128x19_u_rf_128x19/A[2]
     -0.72 CLK_DI_ISP                     u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]
     -1.47 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_b_reg_65_/D
     -1.00 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_b_reg_14_/D
     -0.87 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_b_reg_24_/D
     -0.61 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_b_reg_58_/D
     -0.55 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_b_reg_41_/D
     -0.33 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_a_reg_43_/D
     -0.24 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_a_reg_65_/D
     -0.13 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_b_reg_47_/D
     -0.08 CLK_MCU                        u_core/u_rev_regd_slice/payload_reg_reg_36_/D
     -0.07 CLK_MCU                        u_core/u_ful_regd_slice/payload_reg_a_reg_21_/D
     -0.48 CLK_VAE                        u_core/u_fb_ctrl/gen_sram_8kx64_m8_u_sram_8kx64_m8/D[35]
     -0.82 CLK_VIDEO_DIV2_ISP             u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]
     -0.76 CLK_VIDEO_DIV2_ISP             u_core/u_isp_top/gen_rf_128x19_u_rf_128x19/A[2]
     -0.72 CLK_VIDEO_DIV2_ISP             u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]
     -0.82 CLK_VIDEO_ISP                  u_core/u_isp_top/u_vsm_ram2a/gen_sram_960x32_u_sram_960x32/A[1]
     -0.76 CLK_VIDEO_ISP                  u_core/u_isp_top/gen_rf_128x19_u_rf_128x19/A[2]
     -0.72 CLK_VIDEO_ISP                  u_core/u_isp_top/u_r_lscram/gen_sram_512x24_u_sram_512x24/A[5]
     -0.50 CLK_VIP                        u_core/u_vip/rdDataAfifo/wrDataReg/out_reg_297_/D
     -1.48 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_b_reg_65_/D
     -1.00 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_b_reg_14_/D
     -0.87 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_b_reg_24_/D
     -0.61 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_b_reg_58_/D
     -0.55 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_b_reg_41_/D
     -0.33 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_a_reg_43_/D
     -0.24 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_a_reg_65_/D
     -0.13 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_b_reg_47_/D
     -0.08 CLK_XTAL_MCU                   u_core/u_rev_regd_slice/payload_reg_reg_36_/D
     -0.07 CLK_XTAL_MCU                   u_core/u_ful_regd_slice/payload_reg_a_reg_21_/D
     -1.05 **clock_gating_default**       u_core/u_spi/u_spi_txrx/clk_gate_buf_rxd_reg/latch/E
