#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b26f1d1f70 .scope module, "dcache" "dcache" 2 13;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
    .port_info 8 /OUTPUT 1 "mem_read";
    .port_info 9 /OUTPUT 1 "mem_write";
    .port_info 10 /OUTPUT 6 "mem_address";
    .port_info 11 /OUTPUT 32 "mem_writedata";
    .port_info 12 /INPUT 32 "mem_readdata";
    .port_info 13 /INPUT 1 "mem_busywait";
P_000001b26f1d2100 .param/l "IDLE" 0 2 172, C4<000>;
P_000001b26f1d2138 .param/l "MEM_READ" 0 2 172, C4<001>;
P_000001b26f1d2170 .param/l "MEM_WRITE" 0 2 172, C4<010>;
P_000001b26f1d21a8 .param/l "UPDATE_CACHE" 0 2 172, C4<011>;
L_000001b26f1c99f0 .functor XNOR 1, L_000001b26f22bb70, L_000001b26f22ce30, C4<0>, C4<0>;
L_000001b26f1c92f0 .functor XNOR 1, L_000001b26f22ced0, L_000001b26f22d010, C4<0>, C4<0>;
L_000001b26f1c9440 .functor XNOR 1, L_000001b26f22ba30, L_000001b26f22d0b0, C4<0>, C4<0>;
L_000001b26f1c8bf0 .functor AND 1, v000001b26f22b710_0, v000001b26f22be90_0, C4<1>, C4<1>;
v000001b26f1ac570_0 .net *"_ivl_12", 0 0, L_000001b26f22ba30;  1 drivers
v000001b26f1ac6b0_0 .net *"_ivl_14", 0 0, L_000001b26f22d0b0;  1 drivers
v000001b26f1acbb0_0 .net *"_ivl_2", 0 0, L_000001b26f22bb70;  1 drivers
v000001b26f1acc50_0 .var *"_ivl_35", 7 0; Local signal
v000001b26f1ac9d0_0 .var *"_ivl_36", 7 0; Local signal
v000001b26f1ac750_0 .var *"_ivl_37", 7 0; Local signal
v000001b26f22b530_0 .var *"_ivl_38", 7 0; Local signal
v000001b26f22c610_0 .net *"_ivl_4", 0 0, L_000001b26f22ce30;  1 drivers
v000001b26f22b5d0_0 .var *"_ivl_45", 31 0; Local signal
v000001b26f22b850_0 .net *"_ivl_7", 0 0, L_000001b26f22ced0;  1 drivers
v000001b26f22bc10_0 .net *"_ivl_9", 0 0, L_000001b26f22d010;  1 drivers
o000001b26f1da448 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b26f22c750_0 .net "address", 7 0, o000001b26f1da448;  0 drivers
v000001b26f22b7b0_0 .var "busywait", 0 0;
o000001b26f1da4a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b26f22c890_0 .net "clock", 0 0, o000001b26f1da4a8;  0 drivers
v000001b26f22b710_0 .var "cmp_out", 0 0;
v000001b26f22d330 .array "data_array", 0 7, 31 0;
v000001b26f22c930_0 .var "data_block", 31 0;
v000001b26f22c430_0 .var "dirty", 0 0;
v000001b26f22c9d0 .array "dirty_array", 0 7, 0 0;
v000001b26f22bcb0_0 .net "hit", 0 0, L_000001b26f1c8bf0;  1 drivers
v000001b26f22cf70_0 .var/i "i", 31 0;
v000001b26f22c6b0_0 .var "index", 2 0;
v000001b26f22c250_0 .var "mem_address", 5 0;
o000001b26f1da928 .functor BUFZ 1, C4<z>; HiZ drive
v000001b26f22bfd0_0 .net "mem_busywait", 0 0, o000001b26f1da928;  0 drivers
v000001b26f22cbb0_0 .var "mem_read", 0 0;
o000001b26f1da988 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b26f22c1b0_0 .net "mem_readdata", 31 0, o000001b26f1da988;  0 drivers
v000001b26f22d1f0_0 .var "mem_write", 0 0;
v000001b26f22ca70_0 .var "mem_writedata", 31 0;
v000001b26f22bad0_0 .var "next_state", 2 0;
v000001b26f22b8f0_0 .var "offset", 1 0;
o000001b26f1daa48 .functor BUFZ 1, C4<z>; HiZ drive
v000001b26f22c070_0 .net "read", 0 0, o000001b26f1daa48;  0 drivers
v000001b26f22c4d0_0 .var "readaccess", 0 0;
v000001b26f22b670_0 .var "readdata", 7 0;
v000001b26f22bdf0_0 .var "required_tag", 2 0;
o000001b26f1dab08 .functor BUFZ 1, C4<z>; HiZ drive
v000001b26f22c2f0_0 .net "reset", 0 0, o000001b26f1dab08;  0 drivers
v000001b26f22bd50_0 .var "state", 2 0;
v000001b26f22c110_0 .var "tag", 2 0;
v000001b26f22cc50 .array "tag_array", 0 7, 2 0;
v000001b26f22cb10_0 .net "txn1", 0 0, L_000001b26f1c99f0;  1 drivers
v000001b26f22ccf0_0 .net "txn2", 0 0, L_000001b26f1c92f0;  1 drivers
v000001b26f22bf30_0 .net "txn3", 0 0, L_000001b26f1c9440;  1 drivers
v000001b26f22be90_0 .var "valid", 0 0;
v000001b26f22cd90 .array "valid_array", 0 7, 0 0;
v000001b26f22b990_0 .net "word", 7 0, v000001b26f1ac430_0;  1 drivers
o000001b26f1daf58 .functor BUFZ 1, C4<z>; HiZ drive
v000001b26f22c7f0_0 .net "write", 0 0, o000001b26f1daf58;  0 drivers
v000001b26f22c390_0 .var "writeaccess", 0 0;
o000001b26f1dafb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001b26f22c570_0 .net "writedata", 7 0, o000001b26f1dafb8;  0 drivers
E_000001b26f1a9250/0 .event anyedge, v000001b26f22c2f0_0;
E_000001b26f1a9250/1 .event posedge, v000001b26f22c890_0;
E_000001b26f1a9250 .event/or E_000001b26f1a9250/0, E_000001b26f1a9250/1;
E_000001b26f1a95d0/0 .event anyedge, v000001b26f22bd50_0, v000001b26f22c750_0, v000001b26f22c930_0, v000001b26f22c1b0_0;
E_000001b26f1a95d0/1 .event anyedge, v000001b26f22c6b0_0, v000001b26f22bdf0_0;
E_000001b26f1a95d0 .event/or E_000001b26f1a95d0/0, E_000001b26f1a95d0/1;
E_000001b26f1a9c90/0 .event anyedge, v000001b26f22bd50_0, v000001b26f22c070_0, v000001b26f22c7f0_0, v000001b26f22c430_0;
E_000001b26f1a9c90/1 .event anyedge, v000001b26f22bcb0_0, v000001b26f22bfd0_0;
E_000001b26f1a9c90 .event/or E_000001b26f1a9c90/0, E_000001b26f1a9c90/1;
E_000001b26f1a8d90 .event posedge, v000001b26f22c890_0;
E_000001b26f1a8290 .event anyedge, v000001b26f1ac430_0;
E_000001b26f1a82d0 .event anyedge, v000001b26f22cb10_0, v000001b26f22ccf0_0, v000001b26f22bf30_0;
v000001b26f22d330_0 .array/port v000001b26f22d330, 0;
v000001b26f22d330_1 .array/port v000001b26f22d330, 1;
E_000001b26f1a8850/0 .event anyedge, v000001b26f22c750_0, v000001b26f22c6b0_0, v000001b26f22d330_0, v000001b26f22d330_1;
v000001b26f22d330_2 .array/port v000001b26f22d330, 2;
v000001b26f22d330_3 .array/port v000001b26f22d330, 3;
v000001b26f22d330_4 .array/port v000001b26f22d330, 4;
v000001b26f22d330_5 .array/port v000001b26f22d330, 5;
E_000001b26f1a8850/1 .event anyedge, v000001b26f22d330_2, v000001b26f22d330_3, v000001b26f22d330_4, v000001b26f22d330_5;
v000001b26f22d330_6 .array/port v000001b26f22d330, 6;
v000001b26f22d330_7 .array/port v000001b26f22d330, 7;
v000001b26f22cc50_0 .array/port v000001b26f22cc50, 0;
v000001b26f22cc50_1 .array/port v000001b26f22cc50, 1;
E_000001b26f1a8850/2 .event anyedge, v000001b26f22d330_6, v000001b26f22d330_7, v000001b26f22cc50_0, v000001b26f22cc50_1;
v000001b26f22cc50_2 .array/port v000001b26f22cc50, 2;
v000001b26f22cc50_3 .array/port v000001b26f22cc50, 3;
v000001b26f22cc50_4 .array/port v000001b26f22cc50, 4;
v000001b26f22cc50_5 .array/port v000001b26f22cc50, 5;
E_000001b26f1a8850/3 .event anyedge, v000001b26f22cc50_2, v000001b26f22cc50_3, v000001b26f22cc50_4, v000001b26f22cc50_5;
v000001b26f22cc50_6 .array/port v000001b26f22cc50, 6;
v000001b26f22cc50_7 .array/port v000001b26f22cc50, 7;
v000001b26f22cd90_0 .array/port v000001b26f22cd90, 0;
v000001b26f22cd90_1 .array/port v000001b26f22cd90, 1;
E_000001b26f1a8850/4 .event anyedge, v000001b26f22cc50_6, v000001b26f22cc50_7, v000001b26f22cd90_0, v000001b26f22cd90_1;
v000001b26f22cd90_2 .array/port v000001b26f22cd90, 2;
v000001b26f22cd90_3 .array/port v000001b26f22cd90, 3;
v000001b26f22cd90_4 .array/port v000001b26f22cd90, 4;
v000001b26f22cd90_5 .array/port v000001b26f22cd90, 5;
E_000001b26f1a8850/5 .event anyedge, v000001b26f22cd90_2, v000001b26f22cd90_3, v000001b26f22cd90_4, v000001b26f22cd90_5;
v000001b26f22cd90_6 .array/port v000001b26f22cd90, 6;
v000001b26f22cd90_7 .array/port v000001b26f22cd90, 7;
v000001b26f22c9d0_0 .array/port v000001b26f22c9d0, 0;
v000001b26f22c9d0_1 .array/port v000001b26f22c9d0, 1;
E_000001b26f1a8850/6 .event anyedge, v000001b26f22cd90_6, v000001b26f22cd90_7, v000001b26f22c9d0_0, v000001b26f22c9d0_1;
v000001b26f22c9d0_2 .array/port v000001b26f22c9d0, 2;
v000001b26f22c9d0_3 .array/port v000001b26f22c9d0, 3;
v000001b26f22c9d0_4 .array/port v000001b26f22c9d0, 4;
v000001b26f22c9d0_5 .array/port v000001b26f22c9d0, 5;
E_000001b26f1a8850/7 .event anyedge, v000001b26f22c9d0_2, v000001b26f22c9d0_3, v000001b26f22c9d0_4, v000001b26f22c9d0_5;
v000001b26f22c9d0_6 .array/port v000001b26f22c9d0, 6;
v000001b26f22c9d0_7 .array/port v000001b26f22c9d0, 7;
E_000001b26f1a8850/8 .event anyedge, v000001b26f22c9d0_6, v000001b26f22c9d0_7;
E_000001b26f1a8850 .event/or E_000001b26f1a8850/0, E_000001b26f1a8850/1, E_000001b26f1a8850/2, E_000001b26f1a8850/3, E_000001b26f1a8850/4, E_000001b26f1a8850/5, E_000001b26f1a8850/6, E_000001b26f1a8850/7, E_000001b26f1a8850/8;
E_000001b26f1a89d0 .event anyedge, v000001b26f22c2f0_0;
E_000001b26f1a8990 .event anyedge, v000001b26f22c7f0_0, v000001b26f22c070_0;
L_000001b26f22bb70 .part v000001b26f22c110_0, 0, 1;
L_000001b26f22ce30 .part v000001b26f22bdf0_0, 0, 1;
L_000001b26f22ced0 .part v000001b26f22c110_0, 1, 1;
L_000001b26f22d010 .part v000001b26f22bdf0_0, 1, 1;
L_000001b26f22ba30 .part v000001b26f22c110_0, 2, 1;
L_000001b26f22d0b0 .part v000001b26f22bdf0_0, 2, 1;
L_000001b26f22d150 .part v000001b26f22c930_0, 0, 8;
L_000001b26f22d290 .part v000001b26f22c930_0, 8, 8;
L_000001b26f22b490 .part v000001b26f22c930_0, 16, 8;
L_000001b26f2366d0 .part v000001b26f22c930_0, 24, 8;
S_000001b26f166bd0 .scope module, "word_selector" "mux_4x1_8bits" 2 132, 2 282 0, S_000001b26f1d1f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 8 "in2";
    .port_info 3 /INPUT 8 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 8 "out";
v000001b26f1ac110_0 .net "in0", 7 0, L_000001b26f22d150;  1 drivers
v000001b26f1ac7f0_0 .net "in1", 7 0, L_000001b26f22d290;  1 drivers
v000001b26f1ac2f0_0 .net "in2", 7 0, L_000001b26f22b490;  1 drivers
v000001b26f1ac890_0 .net "in3", 7 0, L_000001b26f2366d0;  1 drivers
v000001b26f1ac430_0 .var "out", 7 0;
v000001b26f1ac4d0_0 .net "sel", 1 0, v000001b26f22b8f0_0;  1 drivers
E_000001b26f1a8a10/0 .event anyedge, v000001b26f1ac4d0_0, v000001b26f1ac890_0, v000001b26f1ac2f0_0, v000001b26f1ac7f0_0;
E_000001b26f1a8a10/1 .event anyedge, v000001b26f1ac110_0;
E_000001b26f1a8a10 .event/or E_000001b26f1a8a10/0, E_000001b26f1a8a10/1;
    .scope S_000001b26f166bd0;
T_0 ;
    %wait E_000001b26f1a8a10;
    %delay 10, 0;
    %load/vec4 v000001b26f1ac4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000001b26f1ac110_0;
    %store/vec4 v000001b26f1ac430_0, 0, 8;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000001b26f1ac7f0_0;
    %store/vec4 v000001b26f1ac430_0, 0, 8;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000001b26f1ac2f0_0;
    %store/vec4 v000001b26f1ac430_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001b26f1ac890_0;
    %store/vec4 v000001b26f1ac430_0, 0, 8;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b26f1d1f70;
T_1 ;
    %wait E_000001b26f1a8990;
    %load/vec4 v000001b26f22c070_0;
    %flag_set/vec4 8;
    %load/vec4 v000001b26f22c7f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_1.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.1, 9;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.1, 9;
 ; End of false expr.
    %blend;
T_1.1;
    %pad/s 1;
    %store/vec4 v000001b26f22b7b0_0, 0, 1;
    %load/vec4 v000001b26f22c070_0;
    %load/vec4 v000001b26f22c7f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/s 1;
    %store/vec4 v000001b26f22c4d0_0, 0, 1;
    %load/vec4 v000001b26f22c070_0;
    %nor/r;
    %load/vec4 v000001b26f22c7f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %pad/s 1;
    %store/vec4 v000001b26f22c390_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b26f1d1f70;
T_2 ;
    %wait E_000001b26f1a89d0;
    %load/vec4 v000001b26f22c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b26f22cf70_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001b26f22cf70_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001b26f22cf70_0;
    %store/vec4a v000001b26f22cd90, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v000001b26f22cf70_0;
    %store/vec4a v000001b26f22c9d0, 4, 0;
    %load/vec4 v000001b26f22cf70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b26f22cf70_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b26f22cf70_0, 0, 32;
T_2.4 ;
    %load/vec4 v000001b26f22cf70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001b26f22cf70_0;
    %store/vec4a v000001b26f22d330, 4, 0;
    %load/vec4 v000001b26f22cf70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b26f22cf70_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22c4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22c390_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001b26f1d1f70;
T_3 ;
    %wait E_000001b26f1a8850;
    %load/vec4 v000001b26f22c750_0;
    %parti/s 3, 2, 3;
    %store/vec4 v000001b26f22c6b0_0, 0, 3;
    %load/vec4 v000001b26f22c750_0;
    %parti/s 3, 5, 4;
    %store/vec4 v000001b26f22bdf0_0, 0, 3;
    %load/vec4 v000001b26f22c750_0;
    %parti/s 2, 0, 2;
    %store/vec4 v000001b26f22b8f0_0, 0, 2;
    %delay 10, 0;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001b26f22d330, 4;
    %store/vec4 v000001b26f22c930_0, 0, 32;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001b26f22cc50, 4;
    %store/vec4 v000001b26f22c110_0, 0, 3;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001b26f22cd90, 4;
    %store/vec4 v000001b26f22be90_0, 0, 1;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001b26f22c9d0, 4;
    %store/vec4 v000001b26f22c430_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b26f1d1f70;
T_4 ;
    %wait E_000001b26f1a82d0;
    %delay 9, 0;
    %load/vec4 v000001b26f22cb10_0;
    %load/vec4 v000001b26f22ccf0_0;
    %and;
    %load/vec4 v000001b26f22bf30_0;
    %and;
    %store/vec4 v000001b26f22b710_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b26f1d1f70;
T_5 ;
    %wait E_000001b26f1a8290;
    %load/vec4 v000001b26f22b990_0;
    %store/vec4 v000001b26f22b670_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b26f1d1f70;
T_6 ;
    %wait E_000001b26f1a8d90;
    %load/vec4 v000001b26f22bcb0_0;
    %load/vec4 v000001b26f22c390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001b26f22b8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000001b26f22c570_0;
    %store/vec4 v000001b26f1acc50_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001b26f1acc50_0;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001b26f22d330, 4, 5;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000001b26f22c570_0;
    %store/vec4 v000001b26f1ac9d0_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001b26f1ac9d0_0;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001b26f22d330, 4, 5;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000001b26f22c570_0;
    %store/vec4 v000001b26f1ac750_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001b26f1ac750_0;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001b26f22d330, 4, 5;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000001b26f22c570_0;
    %store/vec4 v000001b26f22b530_0, 0, 8;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001b26f22b530_0;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001b26f22d330, 4, 5;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22c390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b26f22cd90, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b26f22c9d0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001b26f1d1f70;
T_7 ;
    %wait E_000001b26f1a8d90;
    %load/vec4 v000001b26f22bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22b7b0_0, 0, 1;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b26f1d1f70;
T_8 ;
    %wait E_000001b26f1a9c90;
    %load/vec4 v000001b26f22bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000001b26f22c070_0;
    %load/vec4 v000001b26f22c7f0_0;
    %or;
    %load/vec4 v000001b26f22c430_0;
    %nor/r;
    %and;
    %load/vec4 v000001b26f22bcb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b26f22bad0_0, 0, 3;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v000001b26f22c070_0;
    %load/vec4 v000001b26f22c7f0_0;
    %or;
    %load/vec4 v000001b26f22c430_0;
    %and;
    %load/vec4 v000001b26f22bcb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b26f22bad0_0, 0, 3;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b26f22bad0_0, 0, 3;
T_8.8 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000001b26f22bfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b26f22bad0_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b26f22bad0_0, 0, 3;
T_8.10 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000001b26f22bfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b26f22bad0_0, 0, 3;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b26f22bad0_0, 0, 3;
T_8.12 ;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b26f22bad0_0, 0, 3;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b26f1d1f70;
T_9 ;
    %wait E_000001b26f1a95d0;
    %load/vec4 v000001b26f22bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22cbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22d1f0_0, 0, 1;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v000001b26f22c250_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001b26f22ca70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22b7b0_0, 0, 1;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b26f22cbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22d1f0_0, 0, 1;
    %load/vec4 v000001b26f22c750_0;
    %parti/s 6, 2, 3;
    %store/vec4 v000001b26f22c250_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001b26f22ca70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b26f22b7b0_0, 0, 1;
    %jmp T_9.4;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22cbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b26f22d1f0_0, 0, 1;
    %load/vec4 v000001b26f22c750_0;
    %parti/s 6, 2, 3;
    %store/vec4 v000001b26f22c250_0, 0, 6;
    %load/vec4 v000001b26f22c930_0;
    %store/vec4 v000001b26f22ca70_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b26f22b7b0_0, 0, 1;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22cbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b26f22d1f0_0, 0, 1;
    %load/vec4 v000001b26f22c750_0;
    %parti/s 6, 2, 3;
    %store/vec4 v000001b26f22c250_0, 0, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001b26f22ca70_0, 0, 32;
    %load/vec4 v000001b26f22c1b0_0;
    %store/vec4 v000001b26f22b5d0_0, 0, 32;
    %pushi/vec4 10, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000001b26f22b5d0_0;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b26f22d330, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b26f22cd90, 4, 0;
    %load/vec4 v000001b26f22bdf0_0;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b26f22cc50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b26f22c6b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b26f22c9d0, 4, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b26f1d1f70;
T_10 ;
    %wait E_000001b26f1a9250;
    %load/vec4 v000001b26f22c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b26f22bd50_0, 0, 3;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b26f22bad0_0;
    %store/vec4 v000001b26f22bd50_0, 0, 3;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sudam_dcache.v";
