$date
	Sun Sep 07 19:44:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module clock_tb $end
$var wire 1 ! seconds $end
$var wire 1 " minutes $end
$var wire 1 # hours $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 1 # hours $end
$var reg 1 " minutes $end
$var reg 1 ! seconds $end
$var integer 32 & count [31:0] $end
$var integer 32 ' i [31:0] $end
$var integer 32 ( j [31:0] $end
$var integer 32 ) k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
bx '
b1001110000111 &
1%
0$
x#
x"
x!
$end
#100
1#
b111100 )
1"
b111100 (
1!
b1001110001000 '
1$
0%
#200
0$
#300
b111100 )
b111100 (
b1001110001000 '
1$
#400
0$
#500
b111100 )
b111100 (
b1001110001000 '
1$
#600
0$
#700
b111100 )
b111100 (
b1001110001000 '
1$
#800
0$
#900
b111100 )
b111100 (
b1001110001000 '
1$
#1000
0$
#1100
b111100 )
b111100 (
b1001110001000 '
1$
