vendor_name = ModelSim
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/register.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/register_array.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ALU.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ALU_Register.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/InstructionReg.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/ProgramCounter.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/memory.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/address_reg.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/flag_register.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/seven_seg.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_reg.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_module.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/micro_instr.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_logic.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/control_mem.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/out_mux.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/Computer_tb.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/output_files/Chain1.cdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/clk_module.v
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/signals.txt
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/altsyncram_dmi1.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/8b_computer.ram0_memory_e411fb78.hdl.mif
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_m9m.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/sign_div_unsign_bkh.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_a4f.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/add_sub_7pc.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/add_sub_8pc.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_jhm.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/lpm_divide_mhm.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/sign_div_unsign_ekh.tdf
source_file = 1, C:/Users/david/Desktop/8b-Computer/Verilog Implementation/db/alt_u_div_g4f.tdf
design_name = Computer
instance = comp, \HEX0[0]~output , HEX0[0]~output, Computer, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, Computer, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, Computer, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, Computer, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, Computer, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, Computer, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, Computer, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, Computer, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, Computer, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, Computer, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, Computer, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, Computer, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, Computer, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, Computer, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, Computer, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, Computer, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, Computer, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, Computer, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, Computer, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, Computer, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, Computer, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, Computer, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, Computer, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, Computer, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, Computer, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, Computer, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, Computer, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, Computer, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, Computer, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, Computer, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, Computer, 1
instance = comp, \LEDR[10]~output , LEDR[10]~output, Computer, 1
instance = comp, \LEDR[11]~output , LEDR[11]~output, Computer, 1
instance = comp, \LEDR[12]~output , LEDR[12]~output, Computer, 1
instance = comp, \LEDR[13]~output , LEDR[13]~output, Computer, 1
instance = comp, \LEDR[14]~output , LEDR[14]~output, Computer, 1
instance = comp, \LEDR[15]~output , LEDR[15]~output, Computer, 1
instance = comp, \LEDR[16]~output , LEDR[16]~output, Computer, 1
instance = comp, \LEDR[17]~output , LEDR[17]~output, Computer, 1
instance = comp, \SW[0]~input , SW[0]~input, Computer, 1
instance = comp, \micro_instr|micro~1 , micro_instr|micro~1, Computer, 1
instance = comp, \KEY[0]~input , KEY[0]~input, Computer, 1
instance = comp, \micro_instr|micro[0] , micro_instr|micro[0], Computer, 1
instance = comp, \micro_instr|micro[1]~2 , micro_instr|micro[1]~2, Computer, 1
instance = comp, \micro_instr|micro[1] , micro_instr|micro[1], Computer, 1
instance = comp, \micro_instr|micro~0 , micro_instr|micro~0, Computer, 1
instance = comp, \micro_instr|micro[2] , micro_instr|micro[2], Computer, 1
instance = comp, \control_logic|control_mem|content~20 , control_logic|control_mem|content~20, Computer, 1
instance = comp, \control_logic|control_mem|content~19 , control_logic|control_mem|content~19, Computer, 1
instance = comp, \control_logic|control_mem|content~57 , control_logic|control_mem|content~57, Computer, 1
instance = comp, \control_logic|control_mem|content~38 , control_logic|control_mem|content~38, Computer, 1
instance = comp, \control_logic|control_mem|content~58 , control_logic|control_mem|content~58, Computer, 1
instance = comp, \ALU_Register|register_array|registerB|data_reg[5] , ALU_Register|register_array|registerB|data_reg[5], Computer, 1
instance = comp, \control_logic|control_mem|content~21 , control_logic|control_mem|content~21, Computer, 1
instance = comp, \control_logic|control_mem|content~22 , control_logic|control_mem|content~22, Computer, 1
instance = comp, \control_logic|control_mem|content~23 , control_logic|control_mem|content~23, Computer, 1
instance = comp, \control_logic|control_mem|content~24 , control_logic|control_mem|content~24, Computer, 1
instance = comp, \control_logic|control_mem|content~25 , control_logic|control_mem|content~25, Computer, 1
instance = comp, \out_mux|Selector2~3 , out_mux|Selector2~3, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[20]~feeder , memory|mem_array_rtl_0_bypass[20]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[20] , memory|mem_array_rtl_0_bypass[20], Computer, 1
instance = comp, \control_logic|control_mem|content~50 , control_logic|control_mem|content~50, Computer, 1
instance = comp, \control_logic|control_mem|content~51 , control_logic|control_mem|content~51, Computer, 1
instance = comp, \micro_instr|Equal0~0 , micro_instr|Equal0~0, Computer, 1
instance = comp, \control_logic|control_mem|content~52 , control_logic|control_mem|content~52, Computer, 1
instance = comp, \ALU_Register|register_array|registerA|data_reg[3] , ALU_Register|register_array|registerA|data_reg[3], Computer, 1
instance = comp, \ALU_Register|register_array|registerB|data_reg[3] , ALU_Register|register_array|registerB|data_reg[3], Computer, 1
instance = comp, \control_logic|control_mem|content~29 , control_logic|control_mem|content~29, Computer, 1
instance = comp, \control_logic|control_mem|content~30 , control_logic|control_mem|content~30, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~12 , ALU_Register|ALU|Add0~12, Computer, 1
instance = comp, \control_logic|control_mem|content~33 , control_logic|control_mem|content~33, Computer, 1
instance = comp, \control_logic|control_mem|content~34 , control_logic|control_mem|content~34, Computer, 1
instance = comp, \control_logic|control_mem|content~31 , control_logic|control_mem|content~31, Computer, 1
instance = comp, \control_logic|control_mem|content~32 , control_logic|control_mem|content~32, Computer, 1
instance = comp, \control_logic|control_mem|content~35 , control_logic|control_mem|content~35, Computer, 1
instance = comp, \control_logic|control_mem|content~47 , control_logic|control_mem|content~47, Computer, 1
instance = comp, \control_logic|control_mem|content~48 , control_logic|control_mem|content~48, Computer, 1
instance = comp, \control_logic|control_mem|content~49 , control_logic|control_mem|content~49, Computer, 1
instance = comp, \InstructionReg|instr[2] , InstructionReg|instr[2], Computer, 1
instance = comp, \out_mux|Selector5~6 , out_mux|Selector5~6, Computer, 1
instance = comp, \control_logic|control_mem|content~26 , control_logic|control_mem|content~26, Computer, 1
instance = comp, \control_logic|control_mem|content~27 , control_logic|control_mem|content~27, Computer, 1
instance = comp, \control_logic|control_mem|content~28 , control_logic|control_mem|content~28, Computer, 1
instance = comp, \out_mux|Selector7~2 , out_mux|Selector7~2, Computer, 1
instance = comp, \ALU_Register|register_array|registerB|data_reg[2] , ALU_Register|register_array|registerB|data_reg[2], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[14]~feeder , memory|mem_array_rtl_0_bypass[14]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[14] , memory|mem_array_rtl_0_bypass[14], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[13] , memory|mem_array_rtl_0_bypass[13], Computer, 1
instance = comp, \memory|mem_array~0feeder , memory|mem_array~0feeder, Computer, 1
instance = comp, \control_logic|control_mem|content~54 , control_logic|control_mem|content~54, Computer, 1
instance = comp, \control_logic|control_mem|content~55 , control_logic|control_mem|content~55, Computer, 1
instance = comp, \control_logic|control_mem|content~56 , control_logic|control_mem|content~56, Computer, 1
instance = comp, \memory|mem_array~0 , memory|mem_array~0, Computer, 1
instance = comp, \control_logic|control_mem|content~53 , control_logic|control_mem|content~53, Computer, 1
instance = comp, \memory|address_reg|addr[3] , memory|address_reg|addr[3], Computer, 1
instance = comp, \memory|address_reg|addr[2] , memory|address_reg|addr[2], Computer, 1
instance = comp, \InstructionReg|instr[0] , InstructionReg|instr[0], Computer, 1
instance = comp, \out_mux|Selector7~11 , out_mux|Selector7~11, Computer, 1
instance = comp, \out_mux|Selector7~5 , out_mux|Selector7~5, Computer, 1
instance = comp, \out_mux|Selector7~6 , out_mux|Selector7~6, Computer, 1
instance = comp, \ProgramCounter|PC[0]~feeder , ProgramCounter|PC[0]~feeder, Computer, 1
instance = comp, \ProgramCounter|Add0~0 , ProgramCounter|Add0~0, Computer, 1
instance = comp, \ProgramCounter|PC[3]~feeder , ProgramCounter|PC[3]~feeder, Computer, 1
instance = comp, \ProgramCounter|PC[2]~feeder , ProgramCounter|PC[2]~feeder, Computer, 1
instance = comp, \InstructionReg|instr[1] , InstructionReg|instr[1], Computer, 1
instance = comp, \out_mux|Selector6~6 , out_mux|Selector6~6, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[12]~feeder , memory|mem_array_rtl_0_bypass[12]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[12] , memory|mem_array_rtl_0_bypass[12], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[11] , memory|mem_array_rtl_0_bypass[11], Computer, 1
instance = comp, \memory|mem_array~2 , memory|mem_array~2, Computer, 1
instance = comp, \memory|address_reg|addr[1] , memory|address_reg|addr[1], Computer, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Computer, 1
instance = comp, \memory|mem_array_rtl_0|auto_generated|ram_block1a0 , memory|mem_array_rtl_0|auto_generated|ram_block1a0, Computer, 1
instance = comp, \memory|mem_array~14 , memory|mem_array~14, Computer, 1
instance = comp, \memory|mem_array~15 , memory|mem_array~15, Computer, 1
instance = comp, \ALU_Register|register_array|registerB|data_reg[1] , ALU_Register|register_array|registerB|data_reg[1], Computer, 1
instance = comp, \out_mux|Selector6~3 , out_mux|Selector6~3, Computer, 1
instance = comp, \ALU_Register|register_array|registerA|data_reg[1] , ALU_Register|register_array|registerA|data_reg[1], Computer, 1
instance = comp, \out_mux|Selector6~4 , out_mux|Selector6~4, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~5 , ALU_Register|ALU|Add0~5, Computer, 1
instance = comp, \ALU_Register|register_array|registerB|data_reg[0] , ALU_Register|register_array|registerB|data_reg[0], Computer, 1
instance = comp, \ALU_Register|ALU|Add0~0 , ALU_Register|ALU|Add0~0, Computer, 1
instance = comp, \ALU_Register|register_array|registerA|data_reg[0] , ALU_Register|register_array|registerA|data_reg[0], Computer, 1
instance = comp, \ALU_Register|ALU|Add0~2 , ALU_Register|ALU|Add0~2, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~3 , ALU_Register|ALU|Add0~3, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~6 , ALU_Register|ALU|Add0~6, Computer, 1
instance = comp, \out_mux|Selector6~2 , out_mux|Selector6~2, Computer, 1
instance = comp, \out_mux|Selector6~5 , out_mux|Selector6~5, Computer, 1
instance = comp, \ProgramCounter|PC[1]~1 , ProgramCounter|PC[1]~1, Computer, 1
instance = comp, \ProgramCounter|PC[1]~feeder , ProgramCounter|PC[1]~feeder, Computer, 1
instance = comp, \ProgramCounter|Add0~2 , ProgramCounter|Add0~2, Computer, 1
instance = comp, \control_logic|control_mem|content~62 , control_logic|control_mem|content~62, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~13 , ALU_Register|ALU|Add0~13, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~14 , ALU_Register|ALU|Add0~14, Computer, 1
instance = comp, \ALU_Register|ALU|ZERO~0 , ALU_Register|ALU|ZERO~0, Computer, 1
instance = comp, \ALU_Register|register_array|registerB|data_reg[7] , ALU_Register|register_array|registerB|data_reg[7], Computer, 1
instance = comp, \ALU_Register|ALU|Add0~8 , ALU_Register|ALU|Add0~8, Computer, 1
instance = comp, \ALU_Register|register_array|registerA|data_reg[7] , ALU_Register|register_array|registerA|data_reg[7], Computer, 1
instance = comp, \ALU_Register|register_array|registerA|data_reg[6] , ALU_Register|register_array|registerA|data_reg[6], Computer, 1
instance = comp, \ALU_Register|register_array|registerB|data_reg[6] , ALU_Register|register_array|registerB|data_reg[6], Computer, 1
instance = comp, \ALU_Register|ALU|Add0~9 , ALU_Register|ALU|Add0~9, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~10 , ALU_Register|ALU|Add0~10, Computer, 1
instance = comp, \ALU_Register|register_array|registerA|data_reg[5] , ALU_Register|register_array|registerA|data_reg[5], Computer, 1
instance = comp, \ALU_Register|register_array|registerA|data_reg[4] , ALU_Register|register_array|registerA|data_reg[4], Computer, 1
instance = comp, \ALU_Register|register_array|registerB|data_reg[4] , ALU_Register|register_array|registerB|data_reg[4], Computer, 1
instance = comp, \ALU_Register|ALU|Add0~11 , ALU_Register|ALU|Add0~11, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~16 , ALU_Register|ALU|Add0~16, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~18 , ALU_Register|ALU|Add0~18, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~20 , ALU_Register|ALU|Add0~20, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~22 , ALU_Register|ALU|Add0~22, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~24 , ALU_Register|ALU|Add0~24, Computer, 1
instance = comp, \ALU_Register|ALU|ZERO~1 , ALU_Register|ALU|ZERO~1, Computer, 1
instance = comp, \ALU_Register|ALU|ZERO , ALU_Register|ALU|ZERO, Computer, 1
instance = comp, \flag_reg|FZ , flag_reg|FZ, Computer, 1
instance = comp, \control_logic|control_mem|content~60 , control_logic|control_mem|content~60, Computer, 1
instance = comp, \ALU_Register|ALU|Add0~26 , ALU_Register|ALU|Add0~26, Computer, 1
instance = comp, \flag_reg|FC , flag_reg|FC, Computer, 1
instance = comp, \control_logic|control_mem|content~59 , control_logic|control_mem|content~59, Computer, 1
instance = comp, \ProgramCounter|PC[3]~15 , ProgramCounter|PC[3]~15, Computer, 1
instance = comp, \ProgramCounter|PC[3]~16 , ProgramCounter|PC[3]~16, Computer, 1
instance = comp, \ProgramCounter|PC[3]~17 , ProgramCounter|PC[3]~17, Computer, 1
instance = comp, \ProgramCounter|PC[1] , ProgramCounter|PC[1], Computer, 1
instance = comp, \ProgramCounter|Add0~4 , ProgramCounter|Add0~4, Computer, 1
instance = comp, \ProgramCounter|PC[2] , ProgramCounter|PC[2], Computer, 1
instance = comp, \ProgramCounter|Add0~6 , ProgramCounter|Add0~6, Computer, 1
instance = comp, \ProgramCounter|PC[3] , ProgramCounter|PC[3], Computer, 1
instance = comp, \ProgramCounter|LessThan0~0 , ProgramCounter|LessThan0~0, Computer, 1
instance = comp, \ProgramCounter|Add0~8 , ProgramCounter|Add0~8, Computer, 1
instance = comp, \ProgramCounter|PC~21 , ProgramCounter|PC~21, Computer, 1
instance = comp, \ProgramCounter|PC[4] , ProgramCounter|PC[4], Computer, 1
instance = comp, \ProgramCounter|Add0~10 , ProgramCounter|Add0~10, Computer, 1
instance = comp, \ProgramCounter|PC~20 , ProgramCounter|PC~20, Computer, 1
instance = comp, \ProgramCounter|PC[5] , ProgramCounter|PC[5], Computer, 1
instance = comp, \ProgramCounter|Add0~12 , ProgramCounter|Add0~12, Computer, 1
instance = comp, \ProgramCounter|PC~19 , ProgramCounter|PC~19, Computer, 1
instance = comp, \ProgramCounter|PC[6] , ProgramCounter|PC[6], Computer, 1
instance = comp, \ProgramCounter|Add0~14 , ProgramCounter|Add0~14, Computer, 1
instance = comp, \ProgramCounter|PC~18 , ProgramCounter|PC~18, Computer, 1
instance = comp, \ProgramCounter|PC[7] , ProgramCounter|PC[7], Computer, 1
instance = comp, \ProgramCounter|PC[7]~13 , ProgramCounter|PC[7]~13, Computer, 1
instance = comp, \ProgramCounter|PC[3]~14 , ProgramCounter|PC[3]~14, Computer, 1
instance = comp, \ProgramCounter|PC[0] , ProgramCounter|PC[0], Computer, 1
instance = comp, \out_mux|Selector7~7 , out_mux|Selector7~7, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[10]~feeder , memory|mem_array_rtl_0_bypass[10]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[10] , memory|mem_array_rtl_0_bypass[10], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[9] , memory|mem_array_rtl_0_bypass[9], Computer, 1
instance = comp, \memory|mem_array~1 , memory|mem_array~1, Computer, 1
instance = comp, \memory|mem_array~9 , memory|mem_array~9, Computer, 1
instance = comp, \memory|mem_array~13 , memory|mem_array~13, Computer, 1
instance = comp, \out_mux|Selector7~3 , out_mux|Selector7~3, Computer, 1
instance = comp, \out_mux|Selector7~4 , out_mux|Selector7~4, Computer, 1
instance = comp, \out_mux|Selector7~10 , out_mux|Selector7~10, Computer, 1
instance = comp, \ProgramCounter|PC[0]~0 , ProgramCounter|PC[0]~0, Computer, 1
instance = comp, \memory|address_reg|addr[0] , memory|address_reg|addr[0], Computer, 1
instance = comp, \memory|mem_array~22 , memory|mem_array~22, Computer, 1
instance = comp, \memory|mem_array~23 , memory|mem_array~23, Computer, 1
instance = comp, \memory|mem_array~3 , memory|mem_array~3, Computer, 1
instance = comp, \memory|mem_array~20 , memory|mem_array~20, Computer, 1
instance = comp, \memory|mem_array~21 , memory|mem_array~21, Computer, 1
instance = comp, \out_mux|Selector5~2 , out_mux|Selector5~2, Computer, 1
instance = comp, \out_mux|Selector5~3 , out_mux|Selector5~3, Computer, 1
instance = comp, \out_mux|Selector5~4 , out_mux|Selector5~4, Computer, 1
instance = comp, \out_mux|Selector5~5 , out_mux|Selector5~5, Computer, 1
instance = comp, \ProgramCounter|PC[2]~2 , ProgramCounter|PC[2]~2, Computer, 1
instance = comp, \ALU_Register|register_array|registerA|data_reg[2] , ALU_Register|register_array|registerA|data_reg[2], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[15]~1 , memory|mem_array_rtl_0_bypass[15]~1, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[15] , memory|mem_array_rtl_0_bypass[15], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[16]~feeder , memory|mem_array_rtl_0_bypass[16]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[16] , memory|mem_array_rtl_0_bypass[16], Computer, 1
instance = comp, \memory|mem_array~25 , memory|mem_array~25, Computer, 1
instance = comp, \memory|mem_array~4 , memory|mem_array~4, Computer, 1
instance = comp, \memory|mem_array~18 , memory|mem_array~18, Computer, 1
instance = comp, \memory|mem_array~19 , memory|mem_array~19, Computer, 1
instance = comp, \ProgramCounter|PC[3]~8 , ProgramCounter|PC[3]~8, Computer, 1
instance = comp, \ProgramCounter|PC[3]~9 , ProgramCounter|PC[3]~9, Computer, 1
instance = comp, \ProgramCounter|PC[3]~22 , ProgramCounter|PC[3]~22, Computer, 1
instance = comp, \InstructionReg|instr[3] , InstructionReg|instr[3], Computer, 1
instance = comp, \ProgramCounter|PC[3]~10 , ProgramCounter|PC[3]~10, Computer, 1
instance = comp, \ProgramCounter|PC[3]~23 , ProgramCounter|PC[3]~23, Computer, 1
instance = comp, \ProgramCounter|PC[3]~11 , ProgramCounter|PC[3]~11, Computer, 1
instance = comp, \ProgramCounter|PC[3]~12 , ProgramCounter|PC[3]~12, Computer, 1
instance = comp, \ProgramCounter|PC[3]~3 , ProgramCounter|PC[3]~3, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[8] , memory|mem_array_rtl_0_bypass[8], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[5] , memory|mem_array_rtl_0_bypass[5], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[7] , memory|mem_array_rtl_0_bypass[7], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[6] , memory|mem_array_rtl_0_bypass[6], Computer, 1
instance = comp, \memory|mem_array~11 , memory|mem_array~11, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[0] , memory|mem_array_rtl_0_bypass[0], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[3]~feeder , memory|mem_array_rtl_0_bypass[3]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[3] , memory|mem_array_rtl_0_bypass[3], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[1] , memory|mem_array_rtl_0_bypass[1], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[2] , memory|mem_array_rtl_0_bypass[2], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[4] , memory|mem_array_rtl_0_bypass[4], Computer, 1
instance = comp, \memory|mem_array~10 , memory|mem_array~10, Computer, 1
instance = comp, \memory|mem_array~12 , memory|mem_array~12, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[19] , memory|mem_array_rtl_0_bypass[19], Computer, 1
instance = comp, \memory|mem_array~6 , memory|mem_array~6, Computer, 1
instance = comp, \out_mux|Selector2~1 , out_mux|Selector2~1, Computer, 1
instance = comp, \out_mux|Selector2~2 , out_mux|Selector2~2, Computer, 1
instance = comp, \out_mux|Selector2~4 , out_mux|Selector2~4, Computer, 1
instance = comp, \out_mux|Selector2~5 , out_mux|Selector2~5, Computer, 1
instance = comp, \out_mux|Selector2~0 , out_mux|Selector2~0, Computer, 1
instance = comp, \out_mux|Selector2~6 , out_mux|Selector2~6, Computer, 1
instance = comp, \InstructionReg|instr[5] , InstructionReg|instr[5], Computer, 1
instance = comp, \control_logic|control_mem|content~18 , control_logic|control_mem|content~18, Computer, 1
instance = comp, \control_logic|control_mem|content~61 , control_logic|control_mem|content~61, Computer, 1
instance = comp, \out_mux|Selector7~8 , out_mux|Selector7~8, Computer, 1
instance = comp, \out_mux|Selector3~5 , out_mux|Selector3~5, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[17]~0 , memory|mem_array_rtl_0_bypass[17]~0, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[17] , memory|mem_array_rtl_0_bypass[17], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[18]~feeder , memory|mem_array_rtl_0_bypass[18]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[18] , memory|mem_array_rtl_0_bypass[18], Computer, 1
instance = comp, \memory|mem_array~24 , memory|mem_array~24, Computer, 1
instance = comp, \memory|mem_array~5 , memory|mem_array~5, Computer, 1
instance = comp, \out_mux|Selector3~0 , out_mux|Selector3~0, Computer, 1
instance = comp, \out_mux|Selector3~1 , out_mux|Selector3~1, Computer, 1
instance = comp, \out_mux|Selector3~2 , out_mux|Selector3~2, Computer, 1
instance = comp, \out_mux|Selector3~3 , out_mux|Selector3~3, Computer, 1
instance = comp, \out_mux|Selector3~4 , out_mux|Selector3~4, Computer, 1
instance = comp, \out_mux|Selector3~6 , out_mux|Selector3~6, Computer, 1
instance = comp, \InstructionReg|instr[4] , InstructionReg|instr[4], Computer, 1
instance = comp, \control_logic|control_mem|content~36 , control_logic|control_mem|content~36, Computer, 1
instance = comp, \control_logic|control_mem|content~37 , control_logic|control_mem|content~37, Computer, 1
instance = comp, \out_mux|Selector7~9 , out_mux|Selector7~9, Computer, 1
instance = comp, \memory|mem_array~8 , memory|mem_array~8, Computer, 1
instance = comp, \memory|mem_array~16 , memory|mem_array~16, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[24]~feeder , memory|mem_array_rtl_0_bypass[24]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[24] , memory|mem_array_rtl_0_bypass[24], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[23] , memory|mem_array_rtl_0_bypass[23], Computer, 1
instance = comp, \memory|mem_array~17 , memory|mem_array~17, Computer, 1
instance = comp, \out_mux|Selector0~0 , out_mux|Selector0~0, Computer, 1
instance = comp, \out_mux|Selector0~1 , out_mux|Selector0~1, Computer, 1
instance = comp, \out_mux|Selector0~2 , out_mux|Selector0~2, Computer, 1
instance = comp, \out_mux|Selector0~3 , out_mux|Selector0~3, Computer, 1
instance = comp, \out_mux|Selector0~4 , out_mux|Selector0~4, Computer, 1
instance = comp, \InstructionReg|instr[7] , InstructionReg|instr[7], Computer, 1
instance = comp, \control_logic|control_mem|content~43 , control_logic|control_mem|content~43, Computer, 1
instance = comp, \control_logic|control_mem|content~39 , control_logic|control_mem|content~39, Computer, 1
instance = comp, \control_logic|control_mem|content~40 , control_logic|control_mem|content~40, Computer, 1
instance = comp, \control_logic|control_mem|content~41 , control_logic|control_mem|content~41, Computer, 1
instance = comp, \control_logic|control_mem|content~42 , control_logic|control_mem|content~42, Computer, 1
instance = comp, \control_logic|control_mem|content~44 , control_logic|control_mem|content~44, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[22]~feeder , memory|mem_array_rtl_0_bypass[22]~feeder, Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[22] , memory|mem_array_rtl_0_bypass[22], Computer, 1
instance = comp, \memory|mem_array_rtl_0_bypass[21] , memory|mem_array_rtl_0_bypass[21], Computer, 1
instance = comp, \memory|mem_array~7 , memory|mem_array~7, Computer, 1
instance = comp, \out_mux|Selector1~1 , out_mux|Selector1~1, Computer, 1
instance = comp, \out_mux|Selector1~2 , out_mux|Selector1~2, Computer, 1
instance = comp, \out_mux|Selector1~3 , out_mux|Selector1~3, Computer, 1
instance = comp, \out_mux|Selector1~4 , out_mux|Selector1~4, Computer, 1
instance = comp, \out_mux|Selector1~5 , out_mux|Selector1~5, Computer, 1
instance = comp, \out_mux|Selector1~0 , out_mux|Selector1~0, Computer, 1
instance = comp, \out_mux|Selector1~6 , out_mux|Selector1~6, Computer, 1
instance = comp, \InstructionReg|instr[6] , InstructionReg|instr[6], Computer, 1
instance = comp, \control_logic|control_mem|content~5 , control_logic|control_mem|content~5, Computer, 1
instance = comp, \control_logic|control_mem|content~6 , control_logic|control_mem|content~6, Computer, 1
instance = comp, \control_logic|control_mem|content~7 , control_logic|control_mem|content~7, Computer, 1
instance = comp, \control_logic|control_mem|content~8 , control_logic|control_mem|content~8, Computer, 1
instance = comp, \control_logic|control_mem|content~9 , control_logic|control_mem|content~9, Computer, 1
instance = comp, \control_logic|control_mem|content~11 , control_logic|control_mem|content~11, Computer, 1
instance = comp, \control_logic|control_mem|content~10 , control_logic|control_mem|content~10, Computer, 1
instance = comp, \control_logic|control_mem|content~12 , control_logic|control_mem|content~12, Computer, 1
instance = comp, \control_logic|control_mem|content~13 , control_logic|control_mem|content~13, Computer, 1
instance = comp, \control_logic|control_mem|content~14 , control_logic|control_mem|content~14, Computer, 1
instance = comp, \control_logic|control_mem|content~15 , control_logic|control_mem|content~15, Computer, 1
instance = comp, \control_logic|control_mem|content~16 , control_logic|control_mem|content~16, Computer, 1
instance = comp, \control_logic|control_mem|content~17 , control_logic|control_mem|content~17, Computer, 1
instance = comp, \control_logic|control_mem|content~0 , control_logic|control_mem|content~0, Computer, 1
instance = comp, \KEY[1]~input , KEY[1]~input, Computer, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, Computer, 1
instance = comp, \clk_module|CLK , clk_module|CLK, Computer, 1
instance = comp, \clk_module|CLK~clkctrl , clk_module|CLK~clkctrl, Computer, 1
instance = comp, \output_module|output_reg|data_out[5]~feeder , output_module|output_reg|data_out[5]~feeder, Computer, 1
instance = comp, \control_logic|control_mem|content~45 , control_logic|control_mem|content~45, Computer, 1
instance = comp, \control_logic|control_mem|content~46 , control_logic|control_mem|content~46, Computer, 1
instance = comp, \output_module|output_reg|data_out[5] , output_module|output_reg|data_out[5], Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, Computer, 1
instance = comp, \output_module|output_reg|data_out[7]~feeder , output_module|output_reg|data_out[7]~feeder, Computer, 1
instance = comp, \output_module|output_reg|data_out[7] , output_module|output_reg|data_out[7], Computer, 1
instance = comp, \output_module|output_reg|data_out[6]~feeder , output_module|output_reg|data_out[6]~feeder, Computer, 1
instance = comp, \output_module|output_reg|data_out[6] , output_module|output_reg|data_out[6], Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , output_module|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41 , output_module|Mod0|auto_generated|divider|divider|StageOut[16]~41, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40 , output_module|Mod0|auto_generated|divider|divider|StageOut[16]~40, Computer, 1
instance = comp, \output_module|output_reg|data_out[4]~feeder , output_module|output_reg|data_out[4]~feeder, Computer, 1
instance = comp, \output_module|output_reg|data_out[4] , output_module|output_reg|data_out[4], Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42 , output_module|Mod0|auto_generated|divider|divider|StageOut[15]~42, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43 , output_module|Mod0|auto_generated|divider|divider|StageOut[15]~43, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36 , output_module|Mod0|auto_generated|divider|divider|StageOut[18]~36, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37 , output_module|Mod0|auto_generated|divider|divider|StageOut[18]~37, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38 , output_module|Mod0|auto_generated|divider|divider|StageOut[17]~38, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39 , output_module|Mod0|auto_generated|divider|divider|StageOut[17]~39, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , output_module|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68 , output_module|Mod0|auto_generated|divider|divider|StageOut[22]~68, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44 , output_module|Mod0|auto_generated|divider|divider|StageOut[23]~44, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67 , output_module|Mod0|auto_generated|divider|divider|StageOut[23]~67, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45 , output_module|Mod0|auto_generated|divider|divider|StageOut[22]~45, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47 , output_module|Mod0|auto_generated|divider|divider|StageOut[21]~47, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46 , output_module|Mod0|auto_generated|divider|divider|StageOut[21]~46, Computer, 1
instance = comp, \output_module|output_reg|data_out[3]~feeder , output_module|output_reg|data_out[3]~feeder, Computer, 1
instance = comp, \output_module|output_reg|data_out[3] , output_module|output_reg|data_out[3], Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49 , output_module|Mod0|auto_generated|divider|divider|StageOut[20]~49, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48 , output_module|Mod0|auto_generated|divider|divider|StageOut[20]~48, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , output_module|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65 , output_module|Mod0|auto_generated|divider|divider|StageOut[28]~65, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50 , output_module|Mod0|auto_generated|divider|divider|StageOut[28]~50, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51 , output_module|Mod0|auto_generated|divider|divider|StageOut[27]~51, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69 , output_module|Mod0|auto_generated|divider|divider|StageOut[27]~69, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53 , output_module|Mod0|auto_generated|divider|divider|StageOut[26]~53, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52 , output_module|Mod0|auto_generated|divider|divider|StageOut[26]~52, Computer, 1
instance = comp, \output_module|output_reg|data_out[2]~feeder , output_module|output_reg|data_out[2]~feeder, Computer, 1
instance = comp, \output_module|output_reg|data_out[2] , output_module|output_reg|data_out[2], Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55 , output_module|Mod0|auto_generated|divider|divider|StageOut[25]~55, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54 , output_module|Mod0|auto_generated|divider|divider|StageOut[25]~54, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , output_module|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60 , output_module|Mod0|auto_generated|divider|divider|StageOut[31]~60, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61 , output_module|Mod0|auto_generated|divider|divider|StageOut[31]~61, Computer, 1
instance = comp, \output_module|output_reg|data_out[1]~feeder , output_module|output_reg|data_out[1]~feeder, Computer, 1
instance = comp, \output_module|output_reg|data_out[1] , output_module|output_reg|data_out[1], Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57 , output_module|Mod0|auto_generated|divider|divider|StageOut[30]~57, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56 , output_module|Mod0|auto_generated|divider|divider|StageOut[30]~56, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 , output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 , output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66 , output_module|Mod0|auto_generated|divider|divider|StageOut[33]~66, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58 , output_module|Mod0|auto_generated|divider|divider|StageOut[33]~58, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70 , output_module|Mod0|auto_generated|divider|divider|StageOut[32]~70, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59 , output_module|Mod0|auto_generated|divider|divider|StageOut[32]~59, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 , output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , output_module|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63 , output_module|Mod0|auto_generated|divider|divider|StageOut[37]~63, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64 , output_module|Mod0|auto_generated|divider|divider|StageOut[38]~64, Computer, 1
instance = comp, \output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62 , output_module|Mod0|auto_generated|divider|divider|StageOut[36]~62, Computer, 1
instance = comp, \output_module|output_reg|data_out[0]~feeder , output_module|output_reg|data_out[0]~feeder, Computer, 1
instance = comp, \output_module|output_reg|data_out[0] , output_module|output_reg|data_out[0], Computer, 1
instance = comp, \output_module|units|WideOr5~0 , output_module|units|WideOr5~0, Computer, 1
instance = comp, \output_module|units|WideOr4~0 , output_module|units|WideOr4~0, Computer, 1
instance = comp, \output_module|units|out[2]~0 , output_module|units|out[2]~0, Computer, 1
instance = comp, \output_module|units|WideOr3~0 , output_module|units|WideOr3~0, Computer, 1
instance = comp, \output_module|units|WideOr2~0 , output_module|units|WideOr2~0, Computer, 1
instance = comp, \output_module|units|WideOr1~0 , output_module|units|WideOr1~0, Computer, 1
instance = comp, \output_module|units|WideOr0~0 , output_module|units|WideOr0~0, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 , output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 , output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 , output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 , output_module|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[18]~36 , output_module|Div0|auto_generated|divider|divider|StageOut[18]~36, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[18]~37 , output_module|Div0|auto_generated|divider|divider|StageOut[18]~37, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[17]~39 , output_module|Div0|auto_generated|divider|divider|StageOut[17]~39, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[17]~38 , output_module|Div0|auto_generated|divider|divider|StageOut[17]~38, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[16]~40 , output_module|Div0|auto_generated|divider|divider|StageOut[16]~40, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[16]~41 , output_module|Div0|auto_generated|divider|divider|StageOut[16]~41, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[15]~43 , output_module|Div0|auto_generated|divider|divider|StageOut[15]~43, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[15]~42 , output_module|Div0|auto_generated|divider|divider|StageOut[15]~42, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 , output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 , output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 , output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 , output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 , output_module|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[23]~44 , output_module|Div0|auto_generated|divider|divider|StageOut[23]~44, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[23]~64 , output_module|Div0|auto_generated|divider|divider|StageOut[23]~64, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[22]~65 , output_module|Div0|auto_generated|divider|divider|StageOut[22]~65, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[22]~45 , output_module|Div0|auto_generated|divider|divider|StageOut[22]~45, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[21]~46 , output_module|Div0|auto_generated|divider|divider|StageOut[21]~46, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[21]~47 , output_module|Div0|auto_generated|divider|divider|StageOut[21]~47, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[20]~49 , output_module|Div0|auto_generated|divider|divider|StageOut[20]~49, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[20]~48 , output_module|Div0|auto_generated|divider|divider|StageOut[20]~48, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 , output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 , output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 , output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 , output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 , output_module|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1 , output_module|Mod1|auto_generated|divider|divider|StageOut[33]~1, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0 , output_module|Mod1|auto_generated|divider|divider|StageOut[33]~0, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2 , output_module|Mod1|auto_generated|divider|divider|StageOut[32]~2, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3 , output_module|Mod1|auto_generated|divider|divider|StageOut[32]~3, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4 , output_module|Mod1|auto_generated|divider|divider|StageOut[31]~4, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5 , output_module|Mod1|auto_generated|divider|divider|StageOut[31]~5, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[28]~62 , output_module|Div0|auto_generated|divider|divider|StageOut[28]~62, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[28]~50 , output_module|Div0|auto_generated|divider|divider|StageOut[28]~50, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[27]~51 , output_module|Div0|auto_generated|divider|divider|StageOut[27]~51, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[27]~66 , output_module|Div0|auto_generated|divider|divider|StageOut[27]~66, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[26]~52 , output_module|Div0|auto_generated|divider|divider|StageOut[26]~52, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[26]~53 , output_module|Div0|auto_generated|divider|divider|StageOut[26]~53, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[25]~55 , output_module|Div0|auto_generated|divider|divider|StageOut[25]~55, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[25]~54 , output_module|Div0|auto_generated|divider|divider|StageOut[25]~54, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 , output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 , output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 , output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 , output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 , output_module|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6 , output_module|Mod1|auto_generated|divider|divider|StageOut[30]~6, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 , output_module|Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7 , output_module|Mod1|auto_generated|divider|divider|StageOut[30]~7, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 , output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 , output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 , output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 , output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 , output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[33]~56 , output_module|Div0|auto_generated|divider|divider|StageOut[33]~56, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[33]~63 , output_module|Div0|auto_generated|divider|divider|StageOut[33]~63, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[32]~67 , output_module|Div0|auto_generated|divider|divider|StageOut[32]~67, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[32]~57 , output_module|Div0|auto_generated|divider|divider|StageOut[32]~57, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[31]~59 , output_module|Div0|auto_generated|divider|divider|StageOut[31]~59, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[31]~58 , output_module|Div0|auto_generated|divider|divider|StageOut[31]~58, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[30]~61 , output_module|Div0|auto_generated|divider|divider|StageOut[30]~61, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|StageOut[30]~60 , output_module|Div0|auto_generated|divider|divider|StageOut[30]~60, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 , output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 , output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 , output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 , output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7, Computer, 1
instance = comp, \output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 , output_module|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 , output_module|Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8 , output_module|Mod1|auto_generated|divider|divider|StageOut[35]~8, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9 , output_module|Mod1|auto_generated|divider|divider|StageOut[36]~9, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11 , output_module|Mod1|auto_generated|divider|divider|StageOut[38]~11, Computer, 1
instance = comp, \output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10 , output_module|Mod1|auto_generated|divider|divider|StageOut[37]~10, Computer, 1
instance = comp, \output_module|tens|WideOr5~0 , output_module|tens|WideOr5~0, Computer, 1
instance = comp, \output_module|tens|WideOr4~0 , output_module|tens|WideOr4~0, Computer, 1
instance = comp, \output_module|tens|out[2]~0 , output_module|tens|out[2]~0, Computer, 1
instance = comp, \output_module|tens|WideOr3~0 , output_module|tens|WideOr3~0, Computer, 1
instance = comp, \output_module|tens|WideOr2~0 , output_module|tens|WideOr2~0, Computer, 1
instance = comp, \output_module|tens|WideOr1~0 , output_module|tens|WideOr1~0, Computer, 1
instance = comp, \output_module|tens|WideOr0~0 , output_module|tens|WideOr0~0, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 , output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 , output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 , output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 , output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 , output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 , output_module|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[54]~0 , output_module|Div1|auto_generated|divider|divider|StageOut[54]~0, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[54]~1 , output_module|Div1|auto_generated|divider|divider|StageOut[54]~1, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[53]~3 , output_module|Div1|auto_generated|divider|divider|StageOut[53]~3, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[53]~2 , output_module|Div1|auto_generated|divider|divider|StageOut[53]~2, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[52]~4 , output_module|Div1|auto_generated|divider|divider|StageOut[52]~4, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[52]~5 , output_module|Div1|auto_generated|divider|divider|StageOut[52]~5, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[51]~6 , output_module|Div1|auto_generated|divider|divider|StageOut[51]~6, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[51]~7 , output_module|Div1|auto_generated|divider|divider|StageOut[51]~7, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[50]~9 , output_module|Div1|auto_generated|divider|divider|StageOut[50]~9, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[50]~8 , output_module|Div1|auto_generated|divider|divider|StageOut[50]~8, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[49]~10 , output_module|Div1|auto_generated|divider|divider|StageOut[49]~10, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|StageOut[49]~11 , output_module|Div1|auto_generated|divider|divider|StageOut[49]~11, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 , output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 , output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 , output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 , output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 , output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 , output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11, Computer, 1
instance = comp, \output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 , output_module|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12, Computer, 1
instance = comp, \output_module|hundreds|WideOr5~0 , output_module|hundreds|WideOr5~0, Computer, 1
instance = comp, \output_module|hundreds|out[2]~0 , output_module|hundreds|out[2]~0, Computer, 1
instance = comp, \output_module|hundreds|WideOr1~0 , output_module|hundreds|WideOr1~0, Computer, 1
instance = comp, \KEY[2]~input , KEY[2]~input, Computer, 1
instance = comp, \KEY[3]~input , KEY[3]~input, Computer, 1
instance = comp, \SW[1]~input , SW[1]~input, Computer, 1
instance = comp, \SW[2]~input , SW[2]~input, Computer, 1
instance = comp, \SW[3]~input , SW[3]~input, Computer, 1
instance = comp, \SW[4]~input , SW[4]~input, Computer, 1
instance = comp, \SW[5]~input , SW[5]~input, Computer, 1
instance = comp, \SW[6]~input , SW[6]~input, Computer, 1
instance = comp, \SW[7]~input , SW[7]~input, Computer, 1
instance = comp, \SW[8]~input , SW[8]~input, Computer, 1
instance = comp, \SW[9]~input , SW[9]~input, Computer, 1
instance = comp, \SW[10]~input , SW[10]~input, Computer, 1
instance = comp, \SW[11]~input , SW[11]~input, Computer, 1
instance = comp, \SW[12]~input , SW[12]~input, Computer, 1
instance = comp, \SW[13]~input , SW[13]~input, Computer, 1
instance = comp, \SW[14]~input , SW[14]~input, Computer, 1
instance = comp, \SW[15]~input , SW[15]~input, Computer, 1
instance = comp, \SW[16]~input , SW[16]~input, Computer, 1
instance = comp, \SW[17]~input , SW[17]~input, Computer, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
