

================================================================
== Vivado HLS Report for 'secure_enclave_key_store'
================================================================
* Date:           Sun Jan  8 14:28:40 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        secure_enclave_key_store
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         2|          -|          -|   256|    no    |
        |- Loop 2  |  512|  512|         2|          -|          -|   256|    no    |
        |- Loop 3  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 54
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond1)
	6  / (exitcond1)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond)
	8  / (exitcond)
7 --> 
	6  / true
8 --> 
	9  / (tmp)
	10  / (!tmp)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / (!user_key_valid_read) | (!tmp_8)
54 --> 
	53  / true
* FSM state operations: 

 <State 1>: 8.75ns
ST_1: tag_header_new_V_read [1/1] 0.00ns
arrayctor.loop1.preheader:20  %tag_header_new_V_read = call i128 @_ssdm_op_Read.ap_vld.i128(i128 %tag_header_new_V)

ST_1: tag_header_old_V_read [1/1] 0.00ns
arrayctor.loop1.preheader:21  %tag_header_old_V_read = call i128 @_ssdm_op_Read.ap_vld.i128(i128 %tag_header_old_V)

ST_1: iv_V_read [1/1] 0.00ns
arrayctor.loop1.preheader:22  %iv_V_read = call i128 @_ssdm_op_Read.ap_vld.i128(i128 %iv_V)

ST_1: device_key_ocm_addr_read [1/1] 0.00ns
arrayctor.loop1.preheader:23  %device_key_ocm_addr_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %device_key_ocm_addr)

ST_1: encrypted_header_old_storage_V [1/1] 0.00ns
arrayctor.loop1.preheader:24  %encrypted_header_old_storage_V = alloca [256 x i128], align 8

ST_1: encrypted_header_new_storage_V [1/1] 0.00ns
arrayctor.loop1.preheader:25  %encrypted_header_new_storage_V = alloca [256 x i128], align 8

ST_1: decrypted_header_storage_V [1/1] 0.00ns
arrayctor.loop1.preheader:26  %decrypted_header_storage_V = alloca [256 x i128], align 8

ST_1: ct_V_assign [1/1] 0.00ns
arrayctor.loop1.preheader:27  %ct_V_assign = alloca [256 x i128], align 8

ST_1: tmp_1 [1/1] 0.00ns
arrayctor.loop1.preheader:47  %tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %device_key_ocm_addr_read, i32 4, i32 31)

ST_1: tmp_2 [1/1] 0.00ns
arrayctor.loop1.preheader:48  %tmp_2 = zext i28 %tmp_1 to i64

ST_1: ocm_V_addr [1/1] 0.00ns
arrayctor.loop1.preheader:49  %ocm_V_addr = getelementptr i128* %ocm_V, i64 %tmp_2

ST_1: master_key_old_storage_V_req [2/2] 8.75ns
arrayctor.loop1.preheader:50  %master_key_old_storage_V_req = call i1 @_ssdm_op_ReadReq.ap_bus.i128P(i128* %ocm_V_addr, i32 1)


 <State 2>: 8.75ns
ST_2: master_key_old_storage_V_req [1/2] 8.75ns
arrayctor.loop1.preheader:50  %master_key_old_storage_V_req = call i1 @_ssdm_op_ReadReq.ap_bus.i128P(i128* %ocm_V_addr, i32 1)


 <State 3>: 8.75ns
ST_3: stg_68 [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %device_key_ocm_addr), !map !196

ST_3: stg_69 [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i128* %ocm_V), !map !202

ST_3: stg_70 [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i128 %iv_V), !map !208

ST_3: stg_71 [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap([256 x i128]* %encrypted_header_old_V), !map !212

ST_3: stg_72 [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i128 %tag_header_old_V), !map !218

ST_3: stg_73 [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap([256 x i128]* %encrypted_header_new_V), !map !222

ST_3: stg_74 [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i128 %tag_header_new_V), !map !226

ST_3: stg_75 [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i128* %user_key_V), !map !230

ST_3: stg_76 [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %user_key_valid), !map !234

ST_3: stg_77 [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %writing_done_in), !map !238

ST_3: stg_78 [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i128* %derived_key_out_V), !map !242

ST_3: stg_79 [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %derived_key_valid), !map !246

ST_3: stg_80 [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i128* %master_key_out_V), !map !250

ST_3: stg_81 [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %master_key_out_valid), !map !254

ST_3: stg_82 [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i128 %iv_out_V), !map !258

ST_3: stg_83 [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i1* %iv_out_valid), !map !262

ST_3: stg_84 [1/1] 0.00ns
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decrypted_new_header_out), !map !266

ST_3: stg_85 [1/1] 0.00ns
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %decrypted_new_header_out_valid), !map !270

ST_3: stg_86 [1/1] 0.00ns
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_key_out), !map !274

ST_3: stg_87 [1/1] 0.00ns
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @secure_enclave_key_store_str) nounwind

ST_3: stg_88 [1/1] 0.00ns
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i1* %reset_key_out, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_89 [1/1] 0.00ns
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i1* %decrypted_new_header_out_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_90 [1/1] 0.00ns
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i1* %decrypted_new_header_out, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_91 [1/1] 0.00ns
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i1* %iv_out_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_92 [1/1] 0.00ns
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i128 %iv_out_V, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_93 [1/1] 0.00ns
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i1* %master_key_out_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_94 [1/1] 0.00ns
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i128* %master_key_out_V, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_95 [1/1] 0.00ns
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i1* %derived_key_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_96 [1/1] 0.00ns
arrayctor.loop1.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i128* %derived_key_out_V, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_97 [1/1] 0.00ns
arrayctor.loop1.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i1 %writing_done_in, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_98 [1/1] 0.00ns
arrayctor.loop1.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i1* %user_key_valid, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_99 [1/1] 0.00ns
arrayctor.loop1.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i128* %user_key_V, [8 x i8]* @p_str28, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_100 [1/1] 0.00ns
arrayctor.loop1.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i128 %tag_header_new_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_101 [1/1] 0.00ns
arrayctor.loop1.preheader:41  call void (...)* @_ssdm_op_SpecInterface([256 x i128]* %encrypted_header_new_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_102 [1/1] 0.00ns
arrayctor.loop1.preheader:42  call void (...)* @_ssdm_op_SpecInterface(i128 %tag_header_old_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_103 [1/1] 0.00ns
arrayctor.loop1.preheader:43  call void (...)* @_ssdm_op_SpecInterface([256 x i128]* %encrypted_header_old_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_104 [1/1] 0.00ns
arrayctor.loop1.preheader:44  call void (...)* @_ssdm_op_SpecInterface(i128 %iv_V, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: stg_105 [1/1] 0.00ns
arrayctor.loop1.preheader:45  call void (...)* @_ssdm_op_SpecInterface(i128* %ocm_V, [7 x i8]* @p_str511, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39)

ST_3: stg_106 [1/1] 0.00ns
arrayctor.loop1.preheader:46  call void (...)* @_ssdm_op_SpecInterface(i32 %device_key_ocm_addr, [7 x i8]* @p_str410, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39, [1 x i8]* @p_str39, [1 x i8]* @p_str39, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str39) nounwind

ST_3: master_key_old_storage_V [1/1] 8.75ns
arrayctor.loop1.preheader:51  %master_key_old_storage_V = call i128 @_ssdm_op_Read.ap_bus.volatile.i128P(i128* %ocm_V_addr)

ST_3: stg_108 [1/1] 1.57ns
arrayctor.loop1.preheader:52  br label %0


 <State 4>: 3.60ns
ST_4: i [1/1] 0.00ns
:0  %i = phi i9 [ 0, %arrayctor.loop1.preheader ], [ %i_2, %1 ]

ST_4: exitcond1 [1/1] 2.03ns
:1  %exitcond1 = icmp eq i9 %i, -256

ST_4: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_4: i_2 [1/1] 1.84ns
:3  %i_2 = add i9 %i, 1

ST_4: stg_113 [1/1] 1.57ns
:4  br i1 %exitcond1, label %.preheader, label %1

ST_4: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = zext i9 %i to i64

ST_4: encrypted_header_old_V_addr [1/1] 0.00ns
:1  %encrypted_header_old_V_addr = getelementptr [256 x i128]* %encrypted_header_old_V, i64 0, i64 %tmp_3

ST_4: encrypted_header_old_V_load [2/2] 2.71ns
:2  %encrypted_header_old_V_load = load i128* %encrypted_header_old_V_addr, align 16


 <State 5>: 5.42ns
ST_5: encrypted_header_old_V_load [1/2] 2.71ns
:2  %encrypted_header_old_V_load = load i128* %encrypted_header_old_V_addr, align 16

ST_5: encrypted_header_old_storage_V_1 [1/1] 0.00ns
:3  %encrypted_header_old_storage_V_1 = getelementptr [256 x i128]* %encrypted_header_old_storage_V, i64 0, i64 %tmp_3

ST_5: stg_119 [1/1] 2.71ns
:4  store i128 %encrypted_header_old_V_load, i128* %encrypted_header_old_storage_V_1, align 16

ST_5: stg_120 [1/1] 0.00ns
:5  br label %0


 <State 6>: 2.71ns
ST_6: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i9 [ %i_3, %2 ], [ 0, %0 ]

ST_6: exitcond [1/1] 2.03ns
.preheader:1  %exitcond = icmp eq i9 %i_1, -256

ST_6: empty_7 [1/1] 0.00ns
.preheader:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

ST_6: i_3 [1/1] 1.84ns
.preheader:3  %i_3 = add i9 %i_1, 1

ST_6: stg_125 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %3, label %2

ST_6: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = zext i9 %i_1 to i64

ST_6: encrypted_header_new_V_addr [1/1] 0.00ns
:1  %encrypted_header_new_V_addr = getelementptr [256 x i128]* %encrypted_header_new_V, i64 0, i64 %tmp_6

ST_6: encrypted_header_new_V_load [2/2] 2.71ns
:2  %encrypted_header_new_V_load = load i128* %encrypted_header_new_V_addr, align 16

ST_6: tmp [2/2] 1.04ns
:0  %tmp = call fastcc i1 @secure_enclave_key_store_aes_gcm_d(i128 %master_key_old_storage_V, i128 %iv_V_read, [256 x i128]* %encrypted_header_old_storage_V, [256 x i128]* %decrypted_header_storage_V, i128 %tag_header_old_V_read)


 <State 7>: 5.42ns
ST_7: encrypted_header_new_V_load [1/2] 2.71ns
:2  %encrypted_header_new_V_load = load i128* %encrypted_header_new_V_addr, align 16

ST_7: encrypted_header_new_storage_V_1 [1/1] 0.00ns
:3  %encrypted_header_new_storage_V_1 = getelementptr [256 x i128]* %encrypted_header_new_storage_V, i64 0, i64 %tmp_6

ST_7: stg_132 [1/1] 2.71ns
:4  store i128 %encrypted_header_new_V_load, i128* %encrypted_header_new_storage_V_1, align 16

ST_7: stg_133 [1/1] 0.00ns
:5  br label %.preheader


 <State 8>: 4.90ns
ST_8: tmp [1/2] 3.33ns
:0  %tmp = call fastcc i1 @secure_enclave_key_store_aes_gcm_d(i128 %master_key_old_storage_V, i128 %iv_V_read, [256 x i128]* %encrypted_header_old_storage_V, [256 x i128]* %decrypted_header_storage_V, i128 %tag_header_old_V_read)

ST_8: stg_135 [1/1] 1.57ns
:1  br i1 %tmp, label %4, label %._crit_edge


 <State 9>: 1.04ns
ST_9: empty_8 [2/2] 1.04ns
:0  %empty_8 = call fastcc i1 @secure_enclave_key_store_aes_gcm_d(i128 %master_key_old_storage_V, i128 %iv_V_read, [256 x i128]* %encrypted_header_new_storage_V, [256 x i128]* %decrypted_header_storage_V, i128 %tag_header_new_V_read)


 <State 10>: 3.33ns
ST_10: empty_8 [1/2] 3.33ns
:0  %empty_8 = call fastcc i1 @secure_enclave_key_store_aes_gcm_d(i128 %master_key_old_storage_V, i128 %iv_V_read, [256 x i128]* %encrypted_header_new_storage_V, [256 x i128]* %decrypted_header_storage_V, i128 %tag_header_new_V_read)

ST_10: stg_138 [1/1] 1.57ns
:1  br label %._crit_edge

ST_10: key_attempts [1/1] 0.00ns
._crit_edge:1  %key_attempts = alloca i32

ST_10: hash_key_V [20/20] 2.41ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)

ST_10: stg_141 [1/1] 1.57ns
._crit_edge:17  store i32 0, i32* %key_attempts


 <State 11>: 7.87ns
ST_11: hash_key_V [19/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 12>: 7.87ns
ST_12: hash_key_V [18/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 13>: 7.87ns
ST_13: hash_key_V [17/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 14>: 7.87ns
ST_14: hash_key_V [16/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 15>: 7.87ns
ST_15: hash_key_V [15/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 16>: 7.87ns
ST_16: hash_key_V [14/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 17>: 7.87ns
ST_17: hash_key_V [13/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 18>: 7.87ns
ST_18: hash_key_V [12/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 19>: 7.87ns
ST_19: hash_key_V [11/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 20>: 7.87ns
ST_20: hash_key_V [10/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 21>: 7.87ns
ST_21: hash_key_V [9/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 22>: 7.87ns
ST_22: hash_key_V [8/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 23>: 7.87ns
ST_23: hash_key_V [7/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 24>: 7.87ns
ST_24: hash_key_V [6/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 25>: 7.87ns
ST_25: hash_key_V [5/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 26>: 7.87ns
ST_26: hash_key_V [4/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 27>: 7.87ns
ST_27: hash_key_V [3/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 28>: 7.87ns
ST_28: hash_key_V [2/20] 7.87ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 29>: 6.50ns
ST_29: hash_key_V [1/20] 6.50ns
._crit_edge:2  %hash_key_V = call fastcc i128 @secure_enclave_key_store_aes(i128 0, i128 %master_key_old_storage_V)


 <State 30>: 3.98ns
ST_30: ghash_2_V [2/2] 3.98ns
._crit_edge:3  %ghash_2_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 0, i128 0)


 <State 31>: 3.98ns
ST_31: ghash_2_V [1/2] 0.00ns
._crit_edge:3  %ghash_2_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 0, i128 0)

ST_31: ghash_3_V [2/2] 3.98ns
._crit_edge:4  %ghash_3_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 undef, i128 %ghash_2_V)


 <State 32>: 3.98ns
ST_32: ghash_3_V [1/2] 0.00ns
._crit_edge:4  %ghash_3_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 undef, i128 %ghash_2_V)

ST_32: ghash_out_V [2/2] 3.98ns
._crit_edge:5  %ghash_out_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 2361183241434822606976, i128 %ghash_3_V)


 <State 33>: 2.41ns
ST_33: ghash_out_V [1/2] 0.00ns
._crit_edge:5  %ghash_out_V = call fastcc i128 @secure_enclave_key_store_ghash_iteration(i128 %hash_key_V, i128 2361183241434822606976, i128 %ghash_3_V)

ST_33: encrypted_counter_zero_V_i [20/20] 2.41ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

ST_33: ghash_prev_V_i [2/2] 1.57ns
._crit_edge:7  %ghash_prev_V_i = call fastcc i128 @secure_enclave_key_store_aes_gcm_cipher(i128 %master_key_old_storage_V, [256 x i128]* %decrypted_header_storage_V, [256 x i128]* %ct_V_assign, i128 %ghash_out_V, i128 %hash_key_V, i1 true)

ST_33: stg_169 [1/1] 0.00ns
._crit_edge:8  call void @_ssdm_op_Write.ap_none.i128P(i128* %master_key_out_V, i128 %master_key_old_storage_V)


 <State 34>: 7.87ns
ST_34: encrypted_counter_zero_V_i [19/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

ST_34: ghash_prev_V_i [1/2] 0.00ns
._crit_edge:7  %ghash_prev_V_i = call fastcc i128 @secure_enclave_key_store_aes_gcm_cipher(i128 %master_key_old_storage_V, [256 x i128]* %decrypted_header_storage_V, [256 x i128]* %ct_V_assign, i128 %ghash_out_V, i128 %hash_key_V, i1 true)


 <State 35>: 7.87ns
ST_35: encrypted_counter_zero_V_i [18/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 36>: 7.87ns
ST_36: encrypted_counter_zero_V_i [17/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 37>: 7.87ns
ST_37: encrypted_counter_zero_V_i [16/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 38>: 7.87ns
ST_38: encrypted_counter_zero_V_i [15/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 39>: 7.87ns
ST_39: encrypted_counter_zero_V_i [14/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 40>: 7.87ns
ST_40: encrypted_counter_zero_V_i [13/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 41>: 7.87ns
ST_41: encrypted_counter_zero_V_i [12/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 42>: 7.87ns
ST_42: encrypted_counter_zero_V_i [11/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 43>: 7.87ns
ST_43: encrypted_counter_zero_V_i [10/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 44>: 7.87ns
ST_44: encrypted_counter_zero_V_i [9/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 45>: 7.87ns
ST_45: encrypted_counter_zero_V_i [8/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 46>: 7.87ns
ST_46: encrypted_counter_zero_V_i [7/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 47>: 7.87ns
ST_47: encrypted_counter_zero_V_i [6/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 48>: 7.87ns
ST_48: encrypted_counter_zero_V_i [5/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 49>: 7.87ns
ST_49: encrypted_counter_zero_V_i [4/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 50>: 7.87ns
ST_50: encrypted_counter_zero_V_i [3/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)


 <State 51>: 7.87ns
ST_51: encrypted_counter_zero_V_i [2/20] 7.87ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

ST_51: decrypted_header_storage_V_add [1/1] 0.00ns
._crit_edge:13  %decrypted_header_storage_V_add = getelementptr [256 x i128]* %decrypted_header_storage_V, i64 0, i64 0

ST_51: decrypted_header_storage_V_add_1 [1/1] 0.00ns
._crit_edge:14  %decrypted_header_storage_V_add_1 = getelementptr [256 x i128]* %decrypted_header_storage_V, i64 0, i64 1

ST_51: p_Val2_s [2/2] 2.71ns
._crit_edge:15  %p_Val2_s = load i128* %decrypted_header_storage_V_add, align 16

ST_51: lhs_V [2/2] 2.71ns
._crit_edge:16  %lhs_V = load i128* %decrypted_header_storage_V_add_1, align 16


 <State 52>: 6.50ns
ST_52: decrypted_new_header [1/1] 0.00ns
._crit_edge:0  %decrypted_new_header = phi i1 [ true, %4 ], [ false, %3 ]

ST_52: encrypted_counter_zero_V_i [1/20] 6.50ns
._crit_edge:6  %encrypted_counter_zero_V_i = call fastcc i128 @secure_enclave_key_store_aes(i128 %ghash_out_V, i128 %master_key_old_storage_V)

ST_52: stg_195 [1/1] 0.00ns
._crit_edge:9  call void @_ssdm_op_Write.ap_none.i1P(i1* %master_key_out_valid, i1 true)

ST_52: stg_196 [1/1] 0.00ns
._crit_edge:10  call void @_ssdm_op_Write.ap_none.i1P(i1* %iv_out_valid, i1 true)

ST_52: stg_197 [1/1] 0.00ns
._crit_edge:11  call void @_ssdm_op_Write.ap_none.i1P(i1* %decrypted_new_header_out, i1 %decrypted_new_header)

ST_52: stg_198 [1/1] 0.00ns
._crit_edge:12  call void @_ssdm_op_Write.ap_none.i1P(i1* %decrypted_new_header_out_valid, i1 true)

ST_52: p_Val2_s [1/2] 2.71ns
._crit_edge:15  %p_Val2_s = load i128* %decrypted_header_storage_V_add, align 16

ST_52: lhs_V [1/2] 2.71ns
._crit_edge:16  %lhs_V = load i128* %decrypted_header_storage_V_add_1, align 16

ST_52: stg_201 [1/1] 0.00ns
._crit_edge:18  br label %.backedge


 <State 53>: 4.01ns
ST_53: user_key_valid_read [1/1] 0.00ns
.backedge:0  %user_key_valid_read = call i1 @_ssdm_op_Read.ap_none.i1P(i1* %user_key_valid)

ST_53: stg_203 [1/1] 0.00ns
.backedge:1  br i1 %user_key_valid_read, label %5, label %.backedge.backedge

ST_53: key_attempts_load_1 [1/1] 0.00ns
:0  %key_attempts_load_1 = load i32* %key_attempts

ST_53: tmp_8 [1/1] 2.52ns
:1  %tmp_8 = icmp sgt i32 %key_attempts_load_1, 2

ST_53: stg_206 [1/1] 0.00ns
:2  br i1 %tmp_8, label %6, label %7

ST_53: stg_207 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %user_key_valid, i1 false)

ST_53: stg_208 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.i1P(i1* %derived_key_valid, i1 false)

ST_53: user_key_storage_V [1/1] 0.00ns
:2  %user_key_storage_V = call i128 @_ssdm_op_Read.ap_none.i128P(i128* %user_key_V)

ST_53: tmp_4 [1/1] 0.00ns
:3  %tmp_4 = trunc i128 %p_Val2_s to i24

ST_53: out_V [1/1] 0.00ns
:4  %out_V = call i128 @_ssdm_op_BitConcatenate.i128.i104.i24(i104 0, i24 %tmp_4)

ST_53: tmp_9 [1/1] 3.33ns
:5  %tmp_9 = icmp eq i128 %out_V, %user_key_storage_V

ST_53: stg_213 [1/1] 0.00ns
:6  br i1 %tmp_9, label %9, label %8

ST_53: key_attempts_load [1/1] 0.00ns
:0  %key_attempts_load = load i32* %key_attempts

ST_53: key_attempts_1 [1/1] 2.44ns
:1  %key_attempts_1 = add nsw i32 %key_attempts_load, 1

ST_53: stg_216 [1/1] 1.57ns
:2  store i32 %key_attempts_1, i32* %key_attempts

ST_53: stg_217 [1/1] 0.00ns
:3  br label %.backedge.backedge

ST_53: r_V [1/1] 1.37ns
:0  %r_V = xor i128 %lhs_V, %user_key_storage_V

ST_53: stg_219 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.i128P(i128* %derived_key_out_V, i128 %r_V)

ST_53: stg_220 [1/1] 1.57ns
:3  store i32 0, i32* %key_attempts

ST_53: stg_221 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i1P(i1* %reset_key_out, i1 true)

ST_53: stg_222 [1/1] 0.00ns
:1  ret void


 <State 54>: 0.00ns
ST_54: stg_223 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.i1P(i1* %derived_key_valid, i1 true)

ST_54: stg_224 [1/1] 0.00ns
:4  br label %.backedge.backedge

ST_54: stg_225 [1/1] 0.00ns
.backedge.backedge:0  br label %.backedge



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
