# Cadence Genus(TM) Synthesis Solution, Version 21.10-p002_1, built Aug 20 2021 10:13:13

# Date: Tue Nov 26 22:50:56 2024
# Host: vlsi410 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (8cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-9700F CPU @ 3.00GHz 12288KB)
# OS:   Red Hat Enterprise Linux Server release 8.10 (Cerulean Leopard)

set_db information_level     9
set_db hdl_vhdl_read_version 2008
set_db max_cpus_per_server   4
set_db hdl_error_on_blackbox true
set_db hdl_error_on_latch true
set_db init_hdl_search_path [list $::env(SRC_DIR)]
[genus]% set_db init_lib_search_path [list $::env(FE_TIM_LIB) $::env(BE_QRC_LIB) $::env(BE_LEF_LIB)]
exit
