/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire celloutsig_0_6z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [17:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(out_data[32] & _00_);
  assign celloutsig_1_1z = ~(in_data[122] & in_data[162]);
  assign celloutsig_1_12z = ~(celloutsig_1_10z & celloutsig_1_1z);
  assign celloutsig_1_19z = ~celloutsig_1_12z;
  assign celloutsig_1_4z = ~((celloutsig_1_3z[10] | celloutsig_1_0z[4]) & celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z | in_data[99]) & celloutsig_1_5z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z ^ celloutsig_1_3z[9]);
  reg [3:0] _11_;
  always_ff @(negedge celloutsig_1_12z, negedge clkin_data[0])
    if (!clkin_data[0]) _11_ <= 4'h0;
    else _11_ <= in_data[83:80];
  assign out_data[35:32] = _11_;
  reg [11:0] _12_;
  always_ff @(posedge celloutsig_1_12z, posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 12'h000;
    else _12_ <= in_data[65:54];
  assign { _03_[11:9], _02_, _03_[7:3], _00_, _03_[1], _01_ } = _12_;
  assign celloutsig_1_13z = celloutsig_1_3z[13:11] >= { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_3z[16:4], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_6z } > { in_data[171:150], celloutsig_1_13z };
  assign celloutsig_1_9z = { in_data[157:150], celloutsig_1_5z, celloutsig_1_4z } <= celloutsig_1_3z[12:3];
  assign celloutsig_1_10z = in_data[171:160] <= { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_11z = in_data[136:130] && celloutsig_1_3z[11:5];
  assign celloutsig_1_18z = in_data[133:118] && { celloutsig_1_15z[18:7], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_10z };
  assign celloutsig_1_2z = celloutsig_1_0z[10] & ~(celloutsig_1_0z[16]);
  assign celloutsig_1_3z[17:1] = celloutsig_1_0z[17] ? { 1'h1, celloutsig_1_0z[16:2], celloutsig_1_2z } : { celloutsig_1_0z[16:1], celloutsig_1_1z };
  assign celloutsig_1_14z = { in_data[107:105], celloutsig_1_8z } >> { celloutsig_1_8z[8:3], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_0z[14], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z } >> in_data[108:100];
  assign celloutsig_1_0z = in_data[176:157] >>> in_data[155:136];
  assign celloutsig_1_15z = { celloutsig_1_14z[5:0], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z } ~^ in_data[170:152];
  assign celloutsig_1_7z = ~((celloutsig_1_5z & celloutsig_1_4z) | celloutsig_1_5z);
  assign { _03_[8], _03_[2], _03_[0] } = { _02_, _00_, _01_ };
  assign celloutsig_1_3z[0] = celloutsig_1_3z[1];
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z };
endmodule
