INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:102]
ERROR: [VRFC 10-91] b is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:103]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:102]
ERROR: [VRFC 10-91] b is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:103]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:107]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:71]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:71]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:71]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:66]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:66]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:66]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
ERROR: [VRFC 10-91] a is not declared [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:66]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd:48]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_2/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_3/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_3/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_3/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_3/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_3/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_3/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_3/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sources_1/new/PGCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
ERROR: [VRFC 10-724] found '0' definitions of operator "/=", cannot determine exact overloaded matching definition for "/=" [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd:92]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
ERROR: [VRFC 10-408] cannot convert type line to type unsigned [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd:92]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
ERROR: [VRFC 10-408] cannot convert type line to type unsigned [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd:92]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd:10]
INFO: [VRFC 10-240] VHDL file /net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/net/s/jdomingos/Documents/S4/EN224-Test-et-verification/2_Hardware/Etape_4/PGCD_e/PGCD_e.srcs/sim_1/new/PGCD_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PGCD_tb
