#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Apr 24 13:11:28 2023
# Process ID: 6884
# Current directory: D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10288 D:\Vivado\Projects\Verilog\Complex_multiplyer\ComplexMulty\ComplexMulty.xpr
# Log file: D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/vivado.log
# Journal file: D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-697] Production Evaluation speedfiles are provided in advance of production release and are intended to closely approximate production level performance.
Once production speedfiles become available, the design will need to be rerun with the production speedfiles.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1018.824 ; gain = 488.125
set_property is_enabled false [get_files  D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.srcs/sources_1/new/Multiplayer.v]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.srcs/sim_1/new/Sim_sistem_DSP.sv]
update_compile_order -fileset sim_1
update_compile_order [-force_gui]
invalid command name "-force_gui"
update_compile_order
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
add_files -norecurse D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library work [D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v:1]
[Mon Apr 24 13:26:18 2023] Launched synth_1...
Run output will be captured here: D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sfvc784-2L-e-EVAL
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xczu3eg-sfvc784-2L-e-EVAL
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 65 instances

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1922.988 ; gain = 837.648
close_design
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto f2921417f3f24de39ae28993a8b11788 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_complex_mult_behav xil_defaultlib.tb_complex_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.complex_mult(AWIDTH=16,BWIDTH=16...
Compiling module xil_defaultlib.tb_complex_mult
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_complex_mult_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xsim.dir/tb_complex_mult_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 24 13:28:41 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_complex_mult_behav -key {Behavioral:sim_1:Functional:tb_complex_mult} -tclbatch {tb_complex_mult.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source tb_complex_mult.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_complex_mult_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1955.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sfvc784-2L-e-EVAL
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 68 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 65 instances

close_design
add_files -norecurse D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
INFO: [VRFC 10-2458] undeclared symbol reg1, assumed default net type wire [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:28]
ERROR: [VRFC 10-46] uut is already declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:45]
ERROR: [VRFC 10-91] a is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:23]
ERROR: [VRFC 10-60] fp_r is not a constant [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:24]
ERROR: [VRFC 10-91] fp_W is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:25]
ERROR: [VRFC 10-1040] module tb_complex_mult ignored due to previous errors [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
ERROR: [VRFC 10-46] uut is already declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:45]
ERROR: [VRFC 10-91] a is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:23]
ERROR: [VRFC 10-60] fp_r is not a constant [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:24]
ERROR: [VRFC 10-91] fp_W is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:25]
ERROR: [VRFC 10-1040] module tb_complex_mult ignored due to previous errors [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
ERROR: [VRFC 10-91] a is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:23]
ERROR: [VRFC 10-60] fp_r is not a constant [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:24]
ERROR: [VRFC 10-91] fp_W is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:25]
ERROR: [VRFC 10-1040] module tb_complex_mult ignored due to previous errors [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
ERROR: [VRFC 10-60] fp_r is not a constant [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:24]
ERROR: [VRFC 10-91] fp_W is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:25]
ERROR: [VRFC 10-1040] module tb_complex_mult ignored due to previous errors [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto f2921417f3f24de39ae28993a8b11788 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_complex_mult_behav xil_defaultlib.tb_complex_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <Read> not found while processing module instance <uut1> [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:22]
ERROR: [VRFC 10-2063] Module <complex_mult> not found while processing module instance <uut> [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto f2921417f3f24de39ae28993a8b11788 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_complex_mult_behav xil_defaultlib.tb_complex_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] fopen is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v:15]
ERROR: [VRFC 10-91] fscanf is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v:22]
ERROR: [VRFC 10-91] fclose is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto f2921417f3f24de39ae28993a8b11788 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_complex_mult_behav xil_defaultlib.tb_complex_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] fclose is not declared [D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read
ERROR: [VRFC 10-1412] syntax error near end [D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v:28]
ERROR: [VRFC 10-1040] module Read ignored due to previous errors [D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read
ERROR: [VRFC 10-1412] syntax error near end [D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v:28]
ERROR: [VRFC 10-1040] module Read ignored due to previous errors [D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -noclean_dir
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_complex_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_complex_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/Read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/complex_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto f2921417f3f24de39ae28993a8b11788 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_complex_mult_behav xil_defaultlib.tb_complex_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port count on this module [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:25]
ERROR: [VRFC 10-426] cannot find port reg1 on this module [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:26]
ERROR: [VRFC 10-426] cannot find port fp_r on this module [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:27]
ERROR: [VRFC 10-426] cannot find port fp_w on this module [D:/Vivado/Projects/Verilog/Complex_multiplyer/tb_complex_mult.sv:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado/Projects/Verilog/Complex_multiplyer/ComplexMulty/ComplexMulty.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 15:58:06 2023...
