# TapTempoSystemC

The objective is to use SystemC for modelisation then to transcrive RTL in
Verilog. The verilog module can then be inserted in SystemC model with
Verilator.
