
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800200  00001c02  00001c96  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c02  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000f13  00800298  00800298  00001d2e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001d2e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001d60  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000460  00000000  00000000  00001da0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007f69  00000000  00000000  00002200  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001de7  00000000  00000000  0000a169  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000027f2  00000000  00000000  0000bf50  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000010e0  00000000  00000000  0000e744  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000156d  00000000  00000000  0000f824  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006ad6  00000000  00000000  00010d91  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003e8  00000000  00000000  00017867  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	90 c0       	rjmp	.+288    	; 0x126 <__bad_interrupt>
       6:	00 00       	nop
       8:	8e c0       	rjmp	.+284    	; 0x126 <__bad_interrupt>
       a:	00 00       	nop
       c:	8c c0       	rjmp	.+280    	; 0x126 <__bad_interrupt>
       e:	00 00       	nop
      10:	8a c0       	rjmp	.+276    	; 0x126 <__bad_interrupt>
      12:	00 00       	nop
      14:	88 c0       	rjmp	.+272    	; 0x126 <__bad_interrupt>
      16:	00 00       	nop
      18:	86 c0       	rjmp	.+268    	; 0x126 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	84 c0       	rjmp	.+264    	; 0x126 <__bad_interrupt>
      1e:	00 00       	nop
      20:	82 c0       	rjmp	.+260    	; 0x126 <__bad_interrupt>
      22:	00 00       	nop
      24:	80 c0       	rjmp	.+256    	; 0x126 <__bad_interrupt>
      26:	00 00       	nop
      28:	7e c0       	rjmp	.+252    	; 0x126 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7c c0       	rjmp	.+248    	; 0x126 <__bad_interrupt>
      2e:	00 00       	nop
      30:	7a c0       	rjmp	.+244    	; 0x126 <__bad_interrupt>
      32:	00 00       	nop
      34:	78 c0       	rjmp	.+240    	; 0x126 <__bad_interrupt>
      36:	00 00       	nop
      38:	76 c0       	rjmp	.+236    	; 0x126 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	74 c0       	rjmp	.+232    	; 0x126 <__bad_interrupt>
      3e:	00 00       	nop
      40:	72 c0       	rjmp	.+228    	; 0x126 <__bad_interrupt>
      42:	00 00       	nop
      44:	70 c0       	rjmp	.+224    	; 0x126 <__bad_interrupt>
      46:	00 00       	nop
      48:	6e c0       	rjmp	.+220    	; 0x126 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6c c0       	rjmp	.+216    	; 0x126 <__bad_interrupt>
      4e:	00 00       	nop
      50:	6a c0       	rjmp	.+212    	; 0x126 <__bad_interrupt>
      52:	00 00       	nop
      54:	68 c0       	rjmp	.+208    	; 0x126 <__bad_interrupt>
      56:	00 00       	nop
      58:	66 c0       	rjmp	.+204    	; 0x126 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	64 c0       	rjmp	.+200    	; 0x126 <__bad_interrupt>
      5e:	00 00       	nop
      60:	62 c0       	rjmp	.+196    	; 0x126 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 23 0a 	jmp	0x1446	; 0x1446 <__vector_25>
      68:	0c 94 e6 09 	jmp	0x13cc	; 0x13cc <__vector_26>
      6c:	5c c0       	rjmp	.+184    	; 0x126 <__bad_interrupt>
      6e:	00 00       	nop
      70:	5a c0       	rjmp	.+180    	; 0x126 <__bad_interrupt>
      72:	00 00       	nop
      74:	58 c0       	rjmp	.+176    	; 0x126 <__bad_interrupt>
      76:	00 00       	nop
      78:	56 c0       	rjmp	.+172    	; 0x126 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	54 c0       	rjmp	.+168    	; 0x126 <__bad_interrupt>
      7e:	00 00       	nop
      80:	52 c0       	rjmp	.+164    	; 0x126 <__bad_interrupt>
      82:	00 00       	nop
      84:	50 c0       	rjmp	.+160    	; 0x126 <__bad_interrupt>
      86:	00 00       	nop
      88:	4e c0       	rjmp	.+156    	; 0x126 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4c c0       	rjmp	.+152    	; 0x126 <__bad_interrupt>
      8e:	00 00       	nop
      90:	4a c0       	rjmp	.+148    	; 0x126 <__bad_interrupt>
      92:	00 00       	nop
      94:	48 c0       	rjmp	.+144    	; 0x126 <__bad_interrupt>
      96:	00 00       	nop
      98:	46 c0       	rjmp	.+140    	; 0x126 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	44 c0       	rjmp	.+136    	; 0x126 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	42 c0       	rjmp	.+132    	; 0x126 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	40 c0       	rjmp	.+128    	; 0x126 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3e c0       	rjmp	.+124    	; 0x126 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3c c0       	rjmp	.+120    	; 0x126 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	3a c0       	rjmp	.+116    	; 0x126 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	38 c0       	rjmp	.+112    	; 0x126 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	36 c0       	rjmp	.+108    	; 0x126 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	34 c0       	rjmp	.+104    	; 0x126 <__bad_interrupt>
      be:	00 00       	nop
      c0:	32 c0       	rjmp	.+100    	; 0x126 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	30 c0       	rjmp	.+96     	; 0x126 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2e c0       	rjmp	.+92     	; 0x126 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2c c0       	rjmp	.+88     	; 0x126 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	2a c0       	rjmp	.+84     	; 0x126 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	28 c0       	rjmp	.+80     	; 0x126 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	26 c0       	rjmp	.+76     	; 0x126 <__bad_interrupt>
      da:	00 00       	nop
      dc:	24 c0       	rjmp	.+72     	; 0x126 <__bad_interrupt>
      de:	00 00       	nop
      e0:	22 c0       	rjmp	.+68     	; 0x126 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e2 e0       	ldi	r30, 0x02	; 2
      fc:	fc e1       	ldi	r31, 0x1C	; 28
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	a8 39       	cpi	r26, 0x98	; 152
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	21 e1       	ldi	r18, 0x11	; 17
     110:	a8 e9       	ldi	r26, 0x98	; 152
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	ab 3a       	cpi	r26, 0xAB	; 171
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	0e 94 4e 0a 	call	0x149c	; 0x149c <main>
     122:	0c 94 ff 0d 	jmp	0x1bfe	; 0x1bfe <_exit>

00000126 <__bad_interrupt>:
     126:	6c cf       	rjmp	.-296    	; 0x0 <__vectors>

00000128 <IO_init>:

//Init_IO

void IO_init(void)
{
	SPI_DDR = SPI_OUTPUT_MASK;
     128:	87 ec       	ldi	r24, 0xC7	; 199
     12a:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
     12c:	81 e8       	ldi	r24, 0x81	; 129
     12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
     132:	88 e8       	ldi	r24, 0x88	; 136
     134:	8d b9       	out	0x0d, r24	; 13
	SOFTSPI_CLK_PORT |= SOFTSPI_CLK_BIT;
     136:	2e 9a       	sbi	0x05, 6	; 5
	
	Position = 0;
     138:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     13c:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     140:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     144:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     148:	08 95       	ret

0000014a <check_Communication_Input_UART_0>:
}

char check_Communication_Input_UART_0(void)
{
     14a:	1f 93       	push	r17
     14c:	cf 93       	push	r28
     14e:	df 93       	push	r29
	char ret = 0;
     150:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
     152:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
     154:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     156:	1c c0       	rjmp	.+56     	; 0x190 <check_Communication_Input_UART_0+0x46>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
     158:	84 ea       	ldi	r24, 0xA4	; 164
     15a:	9a e0       	ldi	r25, 0x0A	; 10
     15c:	33 d2       	rcall	.+1126   	; 0x5c4 <RB_readByte>
		if (ch == 13)
     15e:	8d 30       	cpi	r24, 0x0D	; 13
     160:	61 f4       	brne	.+24     	; 0x17a <check_Communication_Input_UART_0+0x30>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
     162:	e0 91 9a 02 	lds	r30, 0x029A	; 0x80029a <cntr_UART_0>
     166:	f0 e0       	ldi	r31, 0x00	; 0
     168:	e5 55       	subi	r30, 0x55	; 85
     16a:	ff 4e       	sbci	r31, 0xEF	; 239
     16c:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
     16e:	c0 93 9a 02 	sts	0x029A, r28	; 0x80029a <cntr_UART_0>
			cntr_End_UART_0 = 0;
     172:	c0 93 99 02 	sts	0x0299, r28	; 0x800299 <cntr_End_UART_0>
			ret = 1;
     176:	d1 2f       	mov	r29, r17
     178:	0b c0       	rjmp	.+22     	; 0x190 <check_Communication_Input_UART_0+0x46>
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
     17a:	90 91 9a 02 	lds	r25, 0x029A	; 0x80029a <cntr_UART_0>
     17e:	e9 2f       	mov	r30, r25
     180:	f0 e0       	ldi	r31, 0x00	; 0
     182:	e5 55       	subi	r30, 0x55	; 85
     184:	ff 4e       	sbci	r31, 0xEF	; 239
     186:	80 83       	st	Z, r24
			cntr_UART_0++;
     188:	9f 5f       	subi	r25, 0xFF	; 255
     18a:	90 93 9a 02 	sts	0x029A, r25	; 0x80029a <cntr_UART_0>
			ret = 0;
     18e:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     190:	84 ea       	ldi	r24, 0xA4	; 164
     192:	9a e0       	ldi	r25, 0x0A	; 10
     194:	0b d2       	rcall	.+1046   	; 0x5ac <RB_length>
     196:	81 11       	cpse	r24, r1
     198:	df cf       	rjmp	.-66     	; 0x158 <check_Communication_Input_UART_0+0xe>
			cntr_UART_0++;
			ret = 0;
		}
	}
	return ret;
}
     19a:	8d 2f       	mov	r24, r29
     19c:	df 91       	pop	r29
     19e:	cf 91       	pop	r28
     1a0:	1f 91       	pop	r17
     1a2:	08 95       	ret

000001a4 <my_itoa>:
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
	}
}

void my_itoa( int64_t z, char* buffer )
{
     1a4:	2f 92       	push	r2
     1a6:	3f 92       	push	r3
     1a8:	4f 92       	push	r4
     1aa:	5f 92       	push	r5
     1ac:	6f 92       	push	r6
     1ae:	7f 92       	push	r7
     1b0:	8f 92       	push	r8
     1b2:	9f 92       	push	r9
     1b4:	af 92       	push	r10
     1b6:	bf 92       	push	r11
     1b8:	cf 92       	push	r12
     1ba:	df 92       	push	r13
     1bc:	ef 92       	push	r14
     1be:	ff 92       	push	r15
     1c0:	0f 93       	push	r16
     1c2:	1f 93       	push	r17
     1c4:	cf 93       	push	r28
     1c6:	df 93       	push	r29
     1c8:	cd b7       	in	r28, 0x3d	; 61
     1ca:	de b7       	in	r29, 0x3e	; 62
     1cc:	2b 97       	sbiw	r28, 0x0b	; 11
     1ce:	0f b6       	in	r0, 0x3f	; 63
     1d0:	f8 94       	cli
     1d2:	de bf       	out	0x3e, r29	; 62
     1d4:	0f be       	out	0x3f, r0	; 63
     1d6:	cd bf       	out	0x3d, r28	; 61
     1d8:	29 83       	std	Y+1, r18	; 0x01
     1da:	3a 83       	std	Y+2, r19	; 0x02
     1dc:	4b 83       	std	Y+3, r20	; 0x03
     1de:	95 2e       	mov	r9, r21
     1e0:	56 2e       	mov	r5, r22
     1e2:	47 2e       	mov	r4, r23
     1e4:	38 2e       	mov	r3, r24
     1e6:	29 2e       	mov	r2, r25
     1e8:	1f 83       	std	Y+7, r17	; 0x07
     1ea:	0e 83       	std	Y+6, r16	; 0x06

	u= z;
	// ist die Zahl negativ?
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
     1ec:	a0 e0       	ldi	r26, 0x00	; 0
     1ee:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <__cmpdi2_s8>
     1f2:	6c f4       	brge	.+26     	; 0x20e <my_itoa+0x6a>
	{
		u= u*(-1);
     1f4:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <__negdi2>
     1f8:	29 83       	std	Y+1, r18	; 0x01
     1fa:	3a 83       	std	Y+2, r19	; 0x02
     1fc:	4b 83       	std	Y+3, r20	; 0x03
     1fe:	95 2e       	mov	r9, r21
     200:	56 2e       	mov	r5, r22
     202:	47 2e       	mov	r4, r23
     204:	38 2e       	mov	r3, r24
     206:	29 2e       	mov	r2, r25
		sflag= 1;
     208:	81 e0       	ldi	r24, 0x01	; 1
     20a:	8a 87       	std	Y+10, r24	; 0x0a
     20c:	01 c0       	rjmp	.+2      	; 0x210 <my_itoa+0x6c>

	int      i = 0;
	int      j;
	char     tmp;
	int64_t  u;    // In u bearbeiten wir den Absolutbetrag von z.
	char     sflag= 0;
     20e:	1a 86       	std	Y+10, r1	; 0x0a
     210:	ae 81       	ldd	r26, Y+6	; 0x06
     212:	bf 81       	ldd	r27, Y+7	; 0x07
     214:	b9 87       	std	Y+9, r27	; 0x09
     216:	a8 87       	std	Y+8, r26	; 0x08
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
	{
		u= u*(-1);
		sflag= 1;
     218:	bd 83       	std	Y+5, r27	; 0x05
     21a:	ac 83       	std	Y+4, r26	; 0x04
     21c:	61 2c       	mov	r6, r1
     21e:	71 2c       	mov	r7, r1
     220:	4b 86       	std	Y+11, r4	; 0x0b
     222:	42 2c       	mov	r4, r2
     224:	25 2c       	mov	r2, r5
     226:	53 2c       	mov	r5, r3
     228:	39 2c       	mov	r3, r9
     22a:	01 c0       	rjmp	.+2      	; 0x22e <my_itoa+0x8a>
	}
	do
	{
		buffer[i++] = '0' + (u % 10);
     22c:	34 01       	movw	r6, r8
     22e:	43 01       	movw	r8, r6
     230:	bf ef       	ldi	r27, 0xFF	; 255
     232:	8b 1a       	sub	r8, r27
     234:	9b 0a       	sbc	r9, r27
     236:	0f 2e       	mov	r0, r31
     238:	fa e0       	ldi	r31, 0x0A	; 10
     23a:	af 2e       	mov	r10, r31
     23c:	f0 2d       	mov	r31, r0
     23e:	b1 2c       	mov	r11, r1
     240:	c1 2c       	mov	r12, r1
     242:	d1 2c       	mov	r13, r1
     244:	e1 2c       	mov	r14, r1
     246:	f1 2c       	mov	r15, r1
     248:	00 e0       	ldi	r16, 0x00	; 0
     24a:	10 e0       	ldi	r17, 0x00	; 0
     24c:	29 81       	ldd	r18, Y+1	; 0x01
     24e:	3a 81       	ldd	r19, Y+2	; 0x02
     250:	4b 81       	ldd	r20, Y+3	; 0x03
     252:	53 2d       	mov	r21, r3
     254:	62 2d       	mov	r22, r2
     256:	7b 85       	ldd	r23, Y+11	; 0x0b
     258:	85 2d       	mov	r24, r5
     25a:	94 2d       	mov	r25, r4
     25c:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <__moddi3>
     260:	20 5d       	subi	r18, 0xD0	; 208
     262:	ec 81       	ldd	r30, Y+4	; 0x04
     264:	fd 81       	ldd	r31, Y+5	; 0x05
     266:	21 93       	st	Z+, r18
     268:	fd 83       	std	Y+5, r31	; 0x05
     26a:	ec 83       	std	Y+4, r30	; 0x04
		u /= 10;
     26c:	29 81       	ldd	r18, Y+1	; 0x01
     26e:	3a 81       	ldd	r19, Y+2	; 0x02
     270:	4b 81       	ldd	r20, Y+3	; 0x03
     272:	53 2d       	mov	r21, r3
     274:	62 2d       	mov	r22, r2
     276:	7b 85       	ldd	r23, Y+11	; 0x0b
     278:	85 2d       	mov	r24, r5
     27a:	94 2d       	mov	r25, r4
     27c:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <__divdi3>
     280:	29 83       	std	Y+1, r18	; 0x01
     282:	3a 83       	std	Y+2, r19	; 0x02
     284:	4b 83       	std	Y+3, r20	; 0x03
     286:	35 2e       	mov	r3, r21
     288:	26 2e       	mov	r2, r22
     28a:	7b 87       	std	Y+11, r23	; 0x0b
     28c:	58 2e       	mov	r5, r24
     28e:	49 2e       	mov	r4, r25
	}
	while( u > 0 );
     290:	a0 e0       	ldi	r26, 0x00	; 0
     292:	0e 94 c0 0d 	call	0x1b80	; 0x1b80 <__cmpdi2_s8>
     296:	09 f0       	breq	.+2      	; 0x29a <my_itoa+0xf6>
     298:	4c f6       	brge	.-110    	; 0x22c <my_itoa+0x88>
	if (sflag)  { buffer[i++]= '-'; }
     29a:	9a 85       	ldd	r25, Y+10	; 0x0a
     29c:	99 23       	and	r25, r25
     29e:	49 f0       	breq	.+18     	; 0x2b2 <my_itoa+0x10e>
     2a0:	ee 81       	ldd	r30, Y+6	; 0x06
     2a2:	ff 81       	ldd	r31, Y+7	; 0x07
     2a4:	e8 0d       	add	r30, r8
     2a6:	f9 1d       	adc	r31, r9
     2a8:	8d e2       	ldi	r24, 0x2D	; 45
     2aa:	80 83       	st	Z, r24
     2ac:	d3 01       	movw	r26, r6
     2ae:	12 96       	adiw	r26, 0x02	; 2
     2b0:	4d 01       	movw	r8, r26

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2b2:	94 01       	movw	r18, r8
     2b4:	99 20       	and	r9, r9
     2b6:	14 f4       	brge	.+4      	; 0x2bc <my_itoa+0x118>
     2b8:	2f 5f       	subi	r18, 0xFF	; 255
     2ba:	3f 4f       	sbci	r19, 0xFF	; 255
     2bc:	35 95       	asr	r19
     2be:	27 95       	ror	r18
     2c0:	12 16       	cp	r1, r18
     2c2:	13 06       	cpc	r1, r19
     2c4:	9c f4       	brge	.+38     	; 0x2ec <my_itoa+0x148>
     2c6:	ee 81       	ldd	r30, Y+6	; 0x06
     2c8:	ff 81       	ldd	r31, Y+7	; 0x07
     2ca:	e8 0d       	add	r30, r8
     2cc:	f9 1d       	adc	r31, r9
     2ce:	8e 81       	ldd	r24, Y+6	; 0x06
     2d0:	9f 81       	ldd	r25, Y+7	; 0x07
     2d2:	28 0f       	add	r18, r24
     2d4:	39 1f       	adc	r19, r25
	{
		tmp = buffer[j];
     2d6:	a8 85       	ldd	r26, Y+8	; 0x08
     2d8:	b9 85       	ldd	r27, Y+9	; 0x09
     2da:	8c 91       	ld	r24, X
		buffer[j] = buffer[i-j-1];
     2dc:	92 91       	ld	r25, -Z
     2de:	9d 93       	st	X+, r25
     2e0:	b9 87       	std	Y+9, r27	; 0x09
     2e2:	a8 87       	std	Y+8, r26	; 0x08
		buffer[i-j-1] = tmp;
     2e4:	80 83       	st	Z, r24
	}
	while( u > 0 );
	if (sflag)  { buffer[i++]= '-'; }

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2e6:	a2 17       	cp	r26, r18
     2e8:	b3 07       	cpc	r27, r19
     2ea:	a9 f7       	brne	.-22     	; 0x2d6 <my_itoa+0x132>
		tmp = buffer[j];
		buffer[j] = buffer[i-j-1];
		buffer[i-j-1] = tmp;
	}

	buffer[i] = '\0';
     2ec:	ee 81       	ldd	r30, Y+6	; 0x06
     2ee:	ff 81       	ldd	r31, Y+7	; 0x07
     2f0:	e8 0d       	add	r30, r8
     2f2:	f9 1d       	adc	r31, r9
     2f4:	10 82       	st	Z, r1
}
     2f6:	2b 96       	adiw	r28, 0x0b	; 11
     2f8:	0f b6       	in	r0, 0x3f	; 63
     2fa:	f8 94       	cli
     2fc:	de bf       	out	0x3e, r29	; 62
     2fe:	0f be       	out	0x3f, r0	; 63
     300:	cd bf       	out	0x3d, r28	; 61
     302:	df 91       	pop	r29
     304:	cf 91       	pop	r28
     306:	1f 91       	pop	r17
     308:	0f 91       	pop	r16
     30a:	ff 90       	pop	r15
     30c:	ef 90       	pop	r14
     30e:	df 90       	pop	r13
     310:	cf 90       	pop	r12
     312:	bf 90       	pop	r11
     314:	af 90       	pop	r10
     316:	9f 90       	pop	r9
     318:	8f 90       	pop	r8
     31a:	7f 90       	pop	r7
     31c:	6f 90       	pop	r6
     31e:	5f 90       	pop	r5
     320:	4f 90       	pop	r4
     322:	3f 90       	pop	r3
     324:	2f 90       	pop	r2
     326:	08 95       	ret

00000328 <read_Position_TMC4671>:

void read_Position_TMC4671(void)
{
     328:	8f 92       	push	r8
     32a:	9f 92       	push	r9
     32c:	af 92       	push	r10
     32e:	bf 92       	push	r11
     330:	ef 92       	push	r14
     332:	ff 92       	push	r15
     334:	0f 93       	push	r16
     336:	1f 93       	push	r17
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
     340:	c4 56       	subi	r28, 0x64	; 100
     342:	d1 09       	sbc	r29, r1
     344:	0f b6       	in	r0, 0x3f	; 63
     346:	f8 94       	cli
     348:	de bf       	out	0x3e, r29	; 62
     34a:	0f be       	out	0x3f, r0	; 63
     34c:	cd bf       	out	0x3d, r28	; 61
	// +/- alle 100ms Position abfragen und über Seiriellen Port ausgeben
	static uint8_t cntrr = 0;
	if (cntrr == 10)
     34e:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
     352:	8a 30       	cpi	r24, 0x0A	; 10
     354:	21 f5       	brne	.+72     	; 0x39e <read_Position_TMC4671+0x76>
	{
		cntrr = 0;
     356:	10 92 98 02 	sts	0x0298, r1	; 0x800298 <__data_end>
		int64_t val = tmc4671_getActualPosition(0);
     35a:	80 e0       	ldi	r24, 0x00	; 0
     35c:	4b d7       	rcall	.+3734   	; 0x11f4 <tmc4671_getActualPosition>
		char testarray[100] = {'\0'};
     35e:	9e 01       	movw	r18, r28
     360:	2f 5f       	subi	r18, 0xFF	; 255
     362:	3f 4f       	sbci	r19, 0xFF	; 255
     364:	79 01       	movw	r14, r18
     366:	24 e6       	ldi	r18, 0x64	; 100
     368:	f7 01       	movw	r30, r14
     36a:	11 92       	st	Z+, r1
     36c:	2a 95       	dec	r18
     36e:	e9 f7       	brne	.-6      	; 0x36a <read_Position_TMC4671+0x42>
		my_itoa(val, (char *)testarray);
     370:	4b 01       	movw	r8, r22
     372:	5c 01       	movw	r10, r24
     374:	bb 0c       	add	r11, r11
     376:	88 08       	sbc	r8, r8
     378:	98 2c       	mov	r9, r8
     37a:	54 01       	movw	r10, r8
     37c:	87 01       	movw	r16, r14
     37e:	26 2f       	mov	r18, r22
     380:	37 2f       	mov	r19, r23
     382:	48 2f       	mov	r20, r24
     384:	59 2f       	mov	r21, r25
     386:	68 2d       	mov	r22, r8
     388:	78 2d       	mov	r23, r8
     38a:	88 2d       	mov	r24, r8
     38c:	98 2d       	mov	r25, r8
     38e:	0a df       	rcall	.-492    	; 0x1a4 <my_itoa>
		Uart_Transmit_IT_PC((char *)testarray);
     390:	c7 01       	movw	r24, r14
     392:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <Uart_Transmit_IT_PC>
		Uart_Transmit_IT_PC("\r");
     396:	81 e1       	ldi	r24, 0x11	; 17
     398:	92 e0       	ldi	r25, 0x02	; 2
     39a:	0e 94 d4 09 	call	0x13a8	; 0x13a8 <Uart_Transmit_IT_PC>
	}
	cntrr++;
     39e:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
     3a2:	8f 5f       	subi	r24, 0xFF	; 255
     3a4:	80 93 98 02 	sts	0x0298, r24	; 0x800298 <__data_end>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3a8:	8f e9       	ldi	r24, 0x9F	; 159
     3aa:	9f e0       	ldi	r25, 0x0F	; 15
     3ac:	01 97       	sbiw	r24, 0x01	; 1
     3ae:	f1 f7       	brne	.-4      	; 0x3ac <read_Position_TMC4671+0x84>
     3b0:	00 c0       	rjmp	.+0      	; 0x3b2 <read_Position_TMC4671+0x8a>
     3b2:	00 00       	nop
	_delay_ms(1);
     3b4:	cc 59       	subi	r28, 0x9C	; 156
     3b6:	df 4f       	sbci	r29, 0xFF	; 255
     3b8:	0f b6       	in	r0, 0x3f	; 63
     3ba:	f8 94       	cli
     3bc:	de bf       	out	0x3e, r29	; 62
     3be:	0f be       	out	0x3f, r0	; 63
     3c0:	cd bf       	out	0x3d, r28	; 61
     3c2:	df 91       	pop	r29
     3c4:	cf 91       	pop	r28
     3c6:	1f 91       	pop	r17
     3c8:	0f 91       	pop	r16
     3ca:	ff 90       	pop	r15
     3cc:	ef 90       	pop	r14
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	08 95       	ret

000003d8 <proceed_Communication_Input_UART_0>:
	}
	return ret;
}

void proceed_Communication_Input_UART_0(void)
{
     3d8:	2f 92       	push	r2
     3da:	3f 92       	push	r3
     3dc:	4f 92       	push	r4
     3de:	5f 92       	push	r5
     3e0:	6f 92       	push	r6
     3e2:	7f 92       	push	r7
     3e4:	8f 92       	push	r8
     3e6:	9f 92       	push	r9
     3e8:	af 92       	push	r10
     3ea:	bf 92       	push	r11
     3ec:	cf 92       	push	r12
     3ee:	df 92       	push	r13
     3f0:	ef 92       	push	r14
     3f2:	ff 92       	push	r15
     3f4:	0f 93       	push	r16
     3f6:	1f 93       	push	r17
     3f8:	cf 93       	push	r28
     3fa:	df 93       	push	r29
     3fc:	00 d0       	rcall	.+0      	; 0x3fe <proceed_Communication_Input_UART_0+0x26>
     3fe:	1f 92       	push	r1
     400:	1f 92       	push	r1
     402:	cd b7       	in	r28, 0x3d	; 61
     404:	de b7       	in	r29, 0x3e	; 62
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
     406:	80 e0       	ldi	r24, 0x00	; 0
     408:	92 e0       	ldi	r25, 0x02	; 2
     40a:	ce d7       	rcall	.+3996   	; 0x13a8 <Uart_Transmit_IT_PC>
	
	
	if (INPUT_UART_0[0]=='0')
     40c:	80 91 ab 10 	lds	r24, 0x10AB	; 0x8010ab <INPUT_UART_0>
     410:	80 33       	cpi	r24, 0x30	; 48
     412:	71 f4       	brne	.+28     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
	{
		tmc4671_setAbsolutTargetPosition(0,0);
     414:	40 e0       	ldi	r20, 0x00	; 0
     416:	50 e0       	ldi	r21, 0x00	; 0
     418:	ba 01       	movw	r22, r20
     41a:	80 e0       	ldi	r24, 0x00	; 0
     41c:	d5 d6       	rcall	.+3498   	; 0x11c8 <tmc4671_setAbsolutTargetPosition>
		Position = 0;
     41e:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     422:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     426:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     42a:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     42e:	93 c0       	rjmp	.+294    	; 0x556 <__LOCK_REGION_LENGTH__+0x156>
	}
	else if (INPUT_UART_0[0]=='1')
     430:	81 33       	cpi	r24, 0x31	; 49
     432:	09 f0       	breq	.+2      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     434:	6a c0       	rjmp	.+212    	; 0x50a <__LOCK_REGION_LENGTH__+0x10a>
     436:	0f 2e       	mov	r0, r31
     438:	f0 e4       	ldi	r31, 0x40	; 64
     43a:	4f 2e       	mov	r4, r31
     43c:	f2 e4       	ldi	r31, 0x42	; 66
     43e:	5f 2e       	mov	r5, r31
     440:	ff e0       	ldi	r31, 0x0F	; 15
     442:	6f 2e       	mov	r6, r31
     444:	71 2c       	mov	r7, r1
     446:	f0 2d       	mov	r31, r0
     448:	01 e0       	ldi	r16, 0x01	; 1
     44a:	10 e0       	ldi	r17, 0x00	; 0
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
			char buff[5] = {'\0'};
     44c:	ce 01       	movw	r24, r28
     44e:	01 96       	adiw	r24, 0x01	; 1
     450:	1c 01       	movw	r2, r24

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
     452:	b3 01       	movw	r22, r6
     454:	a2 01       	movw	r20, r4
     456:	80 e0       	ldi	r24, 0x00	; 0
     458:	b7 d6       	rcall	.+3438   	; 0x11c8 <tmc4671_setAbsolutTargetPosition>
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     45a:	73 01       	movw	r14, r6
     45c:	62 01       	movw	r12, r4
     45e:	98 ec       	ldi	r25, 0xC8	; 200
     460:	c9 1a       	sub	r12, r25
     462:	d1 08       	sbc	r13, r1
     464:	e1 08       	sbc	r14, r1
     466:	f1 08       	sbc	r15, r1
     468:	53 01       	movw	r10, r6
     46a:	42 01       	movw	r8, r4
     46c:	e8 ec       	ldi	r30, 0xC8	; 200
     46e:	8e 0e       	add	r8, r30
     470:	91 1c       	adc	r9, r1
     472:	a1 1c       	adc	r10, r1
     474:	b1 1c       	adc	r11, r1
			{
				read_Position_TMC4671();
     476:	01 c0       	rjmp	.+2      	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     478:	57 df       	rcall	.-338    	; 0x328 <read_Position_TMC4671>
     47a:	80 e0       	ldi	r24, 0x00	; 0
     47c:	bb d6       	rcall	.+3446   	; 0x11f4 <tmc4671_getActualPosition>
     47e:	c6 16       	cp	r12, r22
     480:	d7 06       	cpc	r13, r23
     482:	e8 06       	cpc	r14, r24
     484:	f9 06       	cpc	r15, r25
     486:	c0 f7       	brcc	.-16     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     488:	80 e0       	ldi	r24, 0x00	; 0
     48a:	b4 d6       	rcall	.+3432   	; 0x11f4 <tmc4671_getActualPosition>
     48c:	68 15       	cp	r22, r8
     48e:	79 05       	cpc	r23, r9
     490:	8a 05       	cpc	r24, r10
     492:	9b 05       	cpc	r25, r11
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
     494:	88 f7       	brcc	.-30     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     496:	83 e1       	ldi	r24, 0x13	; 19
     498:	92 e0       	ldi	r25, 0x02	; 2
     49a:	86 d7       	rcall	.+3852   	; 0x13a8 <Uart_Transmit_IT_PC>
			char buff[5] = {'\0'};
     49c:	f1 01       	movw	r30, r2
     49e:	25 e0       	ldi	r18, 0x05	; 5
     4a0:	11 92       	st	Z+, r1
     4a2:	2a 95       	dec	r18
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     4a4:	e9 f7       	brne	.-6      	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
     4a6:	4a e0       	ldi	r20, 0x0A	; 10
     4a8:	b1 01       	movw	r22, r2
     4aa:	c8 01       	movw	r24, r16
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
     4ac:	0e 94 cc 0d 	call	0x1b98	; 0x1b98 <__itoa_ncheck>
     4b0:	c1 01       	movw	r24, r2
			Uart_Transmit_IT_PC(" erreicht\r");
     4b2:	7a d7       	rcall	.+3828   	; 0x13a8 <Uart_Transmit_IT_PC>
     4b4:	8d e1       	ldi	r24, 0x1D	; 29
     4b6:	92 e0       	ldi	r25, 0x02	; 2
     4b8:	77 d7       	rcall	.+3822   	; 0x13a8 <Uart_Transmit_IT_PC>
     4ba:	8f ef       	ldi	r24, 0xFF	; 255
     4bc:	93 ed       	ldi	r25, 0xD3	; 211
     4be:	e0 e3       	ldi	r30, 0x30	; 48
     4c0:	81 50       	subi	r24, 0x01	; 1
     4c2:	90 40       	sbci	r25, 0x00	; 0
     4c4:	e0 40       	sbci	r30, 0x00	; 0
     4c6:	e1 f7       	brne	.-8      	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
     4c8:	00 c0       	rjmp	.+0      	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
     4ca:	00 00       	nop
	}
	else if (INPUT_UART_0[0]=='1')

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
     4cc:	0f 5f       	subi	r16, 0xFF	; 255
     4ce:	1f 4f       	sbci	r17, 0xFF	; 255
     4d0:	f0 e4       	ldi	r31, 0x40	; 64
     4d2:	4f 0e       	add	r4, r31
     4d4:	f2 e4       	ldi	r31, 0x42	; 66
     4d6:	5f 1e       	adc	r5, r31
     4d8:	ff e0       	ldi	r31, 0x0F	; 15
     4da:	6f 1e       	adc	r6, r31
     4dc:	71 1c       	adc	r7, r1
     4de:	0d 30       	cpi	r16, 0x0D	; 13
     4e0:	11 05       	cpc	r17, r1
     4e2:	09 f0       	breq	.+2      	; 0x4e6 <__LOCK_REGION_LENGTH__+0xe6>
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
     4e4:	b6 cf       	rjmp	.-148    	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
     4e6:	40 e0       	ldi	r20, 0x00	; 0
     4e8:	50 e0       	ldi	r21, 0x00	; 0
     4ea:	ba 01       	movw	r22, r20
			while((tmc4671_getActualPosition(0) >= (200)))
     4ec:	80 e0       	ldi	r24, 0x00	; 0
			{
				read_Position_TMC4671();
     4ee:	6c d6       	rcall	.+3288   	; 0x11c8 <tmc4671_setAbsolutTargetPosition>
     4f0:	01 c0       	rjmp	.+2      	; 0x4f4 <__LOCK_REGION_LENGTH__+0xf4>
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
			while((tmc4671_getActualPosition(0) >= (200)))
     4f2:	1a df       	rcall	.-460    	; 0x328 <read_Position_TMC4671>
     4f4:	80 e0       	ldi	r24, 0x00	; 0
     4f6:	7e d6       	rcall	.+3324   	; 0x11f4 <tmc4671_getActualPosition>
     4f8:	68 3c       	cpi	r22, 0xC8	; 200
     4fa:	71 05       	cpc	r23, r1
     4fc:	81 05       	cpc	r24, r1
     4fe:	91 05       	cpc	r25, r1
			{
				read_Position_TMC4671();
			}
		Uart_Transmit_IT_PC("Ausgangspunkt erreicht.");
     500:	c4 f7       	brge	.-16     	; 0x4f2 <__LOCK_REGION_LENGTH__+0xf2>
     502:	88 e2       	ldi	r24, 0x28	; 40
     504:	92 e0       	ldi	r25, 0x02	; 2
     506:	50 d7       	rcall	.+3744   	; 0x13a8 <Uart_Transmit_IT_PC>
     508:	26 c0       	rjmp	.+76     	; 0x556 <__LOCK_REGION_LENGTH__+0x156>
	}
	else if (INPUT_UART_0[0] == '2')
     50a:	82 33       	cpi	r24, 0x32	; 50
     50c:	69 f4       	brne	.+26     	; 0x528 <__LOCK_REGION_LENGTH__+0x128>
	{
		Position = 1;
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	80 93 9c 04 	sts	0x049C, r24	; 0x80049c <Position>
     51a:	90 93 9d 04 	sts	0x049D, r25	; 0x80049d <Position+0x1>
     51e:	a0 93 9e 04 	sts	0x049E, r26	; 0x80049e <Position+0x2>
     522:	b0 93 9f 04 	sts	0x049F, r27	; 0x80049f <Position+0x3>
     526:	17 c0       	rjmp	.+46     	; 0x556 <__LOCK_REGION_LENGTH__+0x156>
	}
	else if (INPUT_UART_0[0] == 0)
     528:	81 11       	cpse	r24, r1
     52a:	15 c0       	rjmp	.+42     	; 0x556 <__LOCK_REGION_LENGTH__+0x156>
	{
		Position += 10000000;
     52c:	40 91 9c 04 	lds	r20, 0x049C	; 0x80049c <Position>
     530:	50 91 9d 04 	lds	r21, 0x049D	; 0x80049d <Position+0x1>
     534:	60 91 9e 04 	lds	r22, 0x049E	; 0x80049e <Position+0x2>
     538:	70 91 9f 04 	lds	r23, 0x049F	; 0x80049f <Position+0x3>
     53c:	40 58       	subi	r20, 0x80	; 128
     53e:	59 46       	sbci	r21, 0x69	; 105
     540:	67 46       	sbci	r22, 0x67	; 103
     542:	7f 4f       	sbci	r23, 0xFF	; 255
     544:	40 93 9c 04 	sts	0x049C, r20	; 0x80049c <Position>
     548:	50 93 9d 04 	sts	0x049D, r21	; 0x80049d <Position+0x1>
     54c:	60 93 9e 04 	sts	0x049E, r22	; 0x80049e <Position+0x2>
     550:	70 93 9f 04 	sts	0x049F, r23	; 0x80049f <Position+0x3>
		tmc4671_setAbsolutTargetPosition(0,Position);
     554:	39 d6       	rcall	.+3186   	; 0x11c8 <tmc4671_setAbsolutTargetPosition>
	}
}
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
     55a:	0f 90       	pop	r0
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
     560:	df 91       	pop	r29
     562:	cf 91       	pop	r28
     564:	1f 91       	pop	r17
     566:	0f 91       	pop	r16
     568:	ff 90       	pop	r15
     56a:	ef 90       	pop	r14
     56c:	df 90       	pop	r13
     56e:	cf 90       	pop	r12
     570:	bf 90       	pop	r11
     572:	af 90       	pop	r10
     574:	9f 90       	pop	r9
     576:	8f 90       	pop	r8
     578:	7f 90       	pop	r7
     57a:	6f 90       	pop	r6
     57c:	5f 90       	pop	r5
     57e:	4f 90       	pop	r4
     580:	3f 90       	pop	r3
     582:	2f 90       	pop	r2
     584:	08 95       	ret

00000586 <check_Communication_Input_UART>:


void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
     586:	e1 dd       	rcall	.-1086   	; 0x14a <check_Communication_Input_UART_0>
     588:	81 11       	cpse	r24, r1
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
     58a:	26 cf       	rjmp	.-436    	; 0x3d8 <proceed_Communication_Input_UART_0>
     58c:	08 95       	ret

0000058e <RB_init>:
     58e:	fc 01       	movw	r30, r24
		}
	}
	rb->tail = tail;
	
	return 1;
}
     590:	11 82       	std	Z+1, r1	; 0x01
     592:	10 82       	st	Z, r1
     594:	08 95       	ret

00000596 <RB_free>:
     596:	fc 01       	movw	r30, r24
     598:	90 81       	ld	r25, Z
     59a:	81 81       	ldd	r24, Z+1	; 0x01
     59c:	98 17       	cp	r25, r24
     59e:	20 f0       	brcs	.+8      	; 0x5a8 <RB_free+0x12>
     5a0:	98 1b       	sub	r25, r24
     5a2:	89 2f       	mov	r24, r25
     5a4:	80 95       	com	r24
     5a6:	08 95       	ret
     5a8:	89 1b       	sub	r24, r25
     5aa:	08 95       	ret

000005ac <RB_length>:
     5ac:	fc 01       	movw	r30, r24
     5ae:	20 81       	ld	r18, Z
     5b0:	91 81       	ldd	r25, Z+1	; 0x01
     5b2:	29 17       	cp	r18, r25
     5b4:	18 f0       	brcs	.+6      	; 0x5bc <RB_length+0x10>
     5b6:	82 2f       	mov	r24, r18
     5b8:	89 1b       	sub	r24, r25
     5ba:	08 95       	ret
     5bc:	89 2f       	mov	r24, r25
     5be:	82 1b       	sub	r24, r18
     5c0:	80 95       	com	r24
     5c2:	08 95       	ret

000005c4 <RB_readByte>:
     5c4:	cf 93       	push	r28
     5c6:	df 93       	push	r29
     5c8:	ec 01       	movw	r28, r24
     5ca:	f0 df       	rcall	.-32     	; 0x5ac <RB_length>
     5cc:	88 23       	and	r24, r24
     5ce:	39 f0       	breq	.+14     	; 0x5de <RB_readByte+0x1a>
     5d0:	99 81       	ldd	r25, Y+1	; 0x01
     5d2:	fe 01       	movw	r30, r28
     5d4:	e9 0f       	add	r30, r25
     5d6:	f1 1d       	adc	r31, r1
     5d8:	82 81       	ldd	r24, Z+2	; 0x02
     5da:	9f 5f       	subi	r25, 0xFF	; 255
     5dc:	99 83       	std	Y+1, r25	; 0x01
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	08 95       	ret

000005e4 <RB_writeByte>:
     5e4:	0f 93       	push	r16
     5e6:	1f 93       	push	r17
     5e8:	cf 93       	push	r28
     5ea:	df 93       	push	r29
     5ec:	ec 01       	movw	r28, r24
     5ee:	06 2f       	mov	r16, r22
     5f0:	18 81       	ld	r17, Y
     5f2:	d1 df       	rcall	.-94     	; 0x596 <RB_free>
     5f4:	88 23       	and	r24, r24
     5f6:	f1 f3       	breq	.-4      	; 0x5f4 <RB_writeByte+0x10>
     5f8:	01 11       	cpse	r16, r1
     5fa:	01 c0       	rjmp	.+2      	; 0x5fe <RB_writeByte+0x1a>
     5fc:	0f ef       	ldi	r16, 0xFF	; 255
     5fe:	fe 01       	movw	r30, r28
     600:	e1 0f       	add	r30, r17
     602:	f1 1d       	adc	r31, r1
     604:	02 83       	std	Z+2, r16	; 0x02
     606:	1f 5f       	subi	r17, 0xFF	; 255
     608:	18 83       	st	Y, r17
     60a:	81 e0       	ldi	r24, 0x01	; 1
     60c:	df 91       	pop	r29
     60e:	cf 91       	pop	r28
     610:	1f 91       	pop	r17
     612:	0f 91       	pop	r16
     614:	08 95       	ret

00000616 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
     616:	ff 92       	push	r15
     618:	0f 93       	push	r16
     61a:	1f 93       	push	r17
     61c:	cf 93       	push	r28
     61e:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
     620:	44 23       	and	r20, r20
     622:	c9 f0       	breq	.+50     	; 0x656 <RB_write+0x40>
     624:	c4 2f       	mov	r28, r20
     626:	d7 2f       	mov	r29, r23
     628:	f6 2e       	mov	r15, r22
     62a:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
     62c:	b4 df       	rcall	.-152    	; 0x596 <RB_free>
     62e:	8c 17       	cp	r24, r28
     630:	f0 f3       	brcs	.-4      	; 0x62e <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
     632:	f8 01       	movw	r30, r16
     634:	90 81       	ld	r25, Z
     636:	ef 2d       	mov	r30, r15
     638:	fd 2f       	mov	r31, r29
     63a:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
     63c:	21 91       	ld	r18, Z+
     63e:	d8 01       	movw	r26, r16
     640:	a9 0f       	add	r26, r25
     642:	b1 1d       	adc	r27, r1
     644:	12 96       	adiw	r26, 0x02	; 2
     646:	2c 93       	st	X, r18
     648:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
     64a:	9c 13       	cpse	r25, r28
     64c:	f7 cf       	rjmp	.-18     	; 0x63c <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
     64e:	f8 01       	movw	r30, r16
     650:	c0 83       	st	Z, r28
	
	return 1;
     652:	81 e0       	ldi	r24, 0x01	; 1
     654:	01 c0       	rjmp	.+2      	; 0x658 <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
     656:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
     658:	df 91       	pop	r29
     65a:	cf 91       	pop	r28
     65c:	1f 91       	pop	r17
     65e:	0f 91       	pop	r16
     660:	ff 90       	pop	r15
     662:	08 95       	ret

00000664 <linear_ramp_init>:
*  Author: kimsc
*/
#include "Ramp1.h"

void linear_ramp_init(linear_ramp_t * ramp)
{
     664:	fc 01       	movw	r30, r24
    ramp->ramp_enable = 0;
     666:	10 82       	st	Z, r1

    ramp->ramp_timer = 0.0;
     668:	11 82       	std	Z+1, r1	; 0x01
     66a:	12 82       	std	Z+2, r1	; 0x02
     66c:	13 82       	std	Z+3, r1	; 0x03
     66e:	14 82       	std	Z+4, r1	; 0x04
    ramp->ramp_timer_iteration = 0.0;
     670:	15 82       	std	Z+5, r1	; 0x05
     672:	16 82       	std	Z+6, r1	; 0x06
     674:	17 82       	std	Z+7, r1	; 0x07
     676:	10 86       	std	Z+8, r1	; 0x08

    ramp->ramp_acceleration_time = 0.0;
     678:	11 86       	std	Z+9, r1	; 0x09
     67a:	12 86       	std	Z+10, r1	; 0x0a
     67c:	13 86       	std	Z+11, r1	; 0x0b
     67e:	14 86       	std	Z+12, r1	; 0x0c
    ramp->ramp_fullspeed_time = 0.0;
     680:	15 86       	std	Z+13, r1	; 0x0d
     682:	16 86       	std	Z+14, r1	; 0x0e
     684:	17 86       	std	Z+15, r1	; 0x0f
     686:	10 8a       	std	Z+16, r1	; 0x10
    ramp->ramp_x_0 = 0.0;
     688:	15 8a       	std	Z+21, r1	; 0x15
     68a:	16 8a       	std	Z+22, r1	; 0x16
     68c:	17 8a       	std	Z+23, r1	; 0x17
     68e:	10 8e       	std	Z+24, r1	; 0x18
    ramp->ramp_v_0 = 0.0;
     690:	11 8e       	std	Z+25, r1	; 0x19
     692:	12 8e       	std	Z+26, r1	; 0x1a
     694:	13 8e       	std	Z+27, r1	; 0x1b
     696:	14 8e       	std	Z+28, r1	; 0x1c

    ramp->ramp_acceleration = 0.0;
     698:	15 8e       	std	Z+29, r1	; 0x1d
     69a:	16 8e       	std	Z+30, r1	; 0x1e
     69c:	17 8e       	std	Z+31, r1	; 0x1f
     69e:	10 a2       	std	Z+32, r1	; 0x20
    ramp->ramp_velocity = 0.0;
     6a0:	11 a2       	std	Z+33, r1	; 0x21
     6a2:	12 a2       	std	Z+34, r1	; 0x22
     6a4:	13 a2       	std	Z+35, r1	; 0x23
     6a6:	14 a2       	std	Z+36, r1	; 0x24
    ramp->ramp_position = 0.0;
     6a8:	15 a2       	std	Z+37, r1	; 0x25
     6aa:	16 a2       	std	Z+38, r1	; 0x26
     6ac:	17 a2       	std	Z+39, r1	; 0x27
     6ae:	10 a6       	std	Z+40, r1	; 0x28

    ramp->target_acceleration = 0.0;
     6b0:	11 a6       	std	Z+41, r1	; 0x29
     6b2:	12 a6       	std	Z+42, r1	; 0x2a
     6b4:	13 a6       	std	Z+43, r1	; 0x2b
     6b6:	14 a6       	std	Z+44, r1	; 0x2c
    ramp->target_velocity = 0.0;
     6b8:	15 a6       	std	Z+45, r1	; 0x2d
     6ba:	16 a6       	std	Z+46, r1	; 0x2e
     6bc:	17 a6       	std	Z+47, r1	; 0x2f
     6be:	10 aa       	std	Z+48, r1	; 0x30
    ramp->target_position_absolute = 0.0;
     6c0:	11 aa       	std	Z+49, r1	; 0x31
     6c2:	12 aa       	std	Z+50, r1	; 0x32
     6c4:	13 aa       	std	Z+51, r1	; 0x33
     6c6:	14 aa       	std	Z+52, r1	; 0x34

    ramp->max_acceleration = 0.0;
     6c8:	11 ae       	std	Z+57, r1	; 0x39
     6ca:	12 ae       	std	Z+58, r1	; 0x3a
     6cc:	13 ae       	std	Z+59, r1	; 0x3b
     6ce:	14 ae       	std	Z+60, r1	; 0x3c
    ramp->max_velocity = 0.0;
     6d0:	15 aa       	std	Z+53, r1	; 0x35
     6d2:	16 aa       	std	Z+54, r1	; 0x36
     6d4:	17 aa       	std	Z+55, r1	; 0x37
     6d6:	10 ae       	std	Z+56, r1	; 0x38
     6d8:	08 95       	ret

000006da <linear_ramp_set_defaults>:
}
void linear_ramp_set_defaults(linear_ramp_t * ramp)
{
     6da:	fc 01       	movw	r30, r24
    ramp->ramp_enable = 0;              // Status
     6dc:	10 82       	st	Z, r1

    // Following variables shouldn't be edited, they are used for the calculation of the ramp

    ramp->ramp_timer = 0.0;             // Iteration trough calculations
     6de:	11 82       	std	Z+1, r1	; 0x01
     6e0:	12 82       	std	Z+2, r1	; 0x02
     6e2:	13 82       	std	Z+3, r1	; 0x03
     6e4:	14 82       	std	Z+4, r1	; 0x04
    ramp->ramp_timer_iteration = 0.001; // Timer interrupt each
     6e6:	8f e6       	ldi	r24, 0x6F	; 111
     6e8:	92 e1       	ldi	r25, 0x12	; 18
     6ea:	a3 e8       	ldi	r26, 0x83	; 131
     6ec:	ba e3       	ldi	r27, 0x3A	; 58
     6ee:	85 83       	std	Z+5, r24	; 0x05
     6f0:	96 83       	std	Z+6, r25	; 0x06
     6f2:	a7 83       	std	Z+7, r26	; 0x07
     6f4:	b0 87       	std	Z+8, r27	; 0x08

    ramp->ramp_acceleration_time = 0.0; // Acceleration time
     6f6:	11 86       	std	Z+9, r1	; 0x09
     6f8:	12 86       	std	Z+10, r1	; 0x0a
     6fa:	13 86       	std	Z+11, r1	; 0x0b
     6fc:	14 86       	std	Z+12, r1	; 0x0c
    ramp->ramp_fullspeed_time = 0.0;    // Fullspeed time
     6fe:	15 86       	std	Z+13, r1	; 0x0d
     700:	16 86       	std	Z+14, r1	; 0x0e
     702:	17 86       	std	Z+15, r1	; 0x0f
     704:	10 8a       	std	Z+16, r1	; 0x10

    ramp->ramp_x_0 = 0.0;
     706:	15 8a       	std	Z+21, r1	; 0x15
     708:	16 8a       	std	Z+22, r1	; 0x16
     70a:	17 8a       	std	Z+23, r1	; 0x17
     70c:	10 8e       	std	Z+24, r1	; 0x18
    ramp->ramp_v_0 = 0.0;
     70e:	11 8e       	std	Z+25, r1	; 0x19
     710:	12 8e       	std	Z+26, r1	; 0x1a
     712:	13 8e       	std	Z+27, r1	; 0x1b
     714:	14 8e       	std	Z+28, r1	; 0x1c

    ramp->target_acceleration = 0.0;
     716:	11 a6       	std	Z+41, r1	; 0x29
     718:	12 a6       	std	Z+42, r1	; 0x2a
     71a:	13 a6       	std	Z+43, r1	; 0x2b
     71c:	14 a6       	std	Z+44, r1	; 0x2c
    ramp->target_velocity = 0.0;
     71e:	15 a6       	std	Z+45, r1	; 0x2d
     720:	16 a6       	std	Z+46, r1	; 0x2e
     722:	17 a6       	std	Z+47, r1	; 0x2f
     724:	10 aa       	std	Z+48, r1	; 0x30
    ramp->target_position_absolute = 0.0;       // Absolute target position
     726:	11 aa       	std	Z+49, r1	; 0x31
     728:	12 aa       	std	Z+50, r1	; 0x32
     72a:	13 aa       	std	Z+51, r1	; 0x33
     72c:	14 aa       	std	Z+52, r1	; 0x34

    // Following 2 variables determine maximum ratings

    ramp->max_acceleration = 500.0;
     72e:	80 e0       	ldi	r24, 0x00	; 0
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	aa ef       	ldi	r26, 0xFA	; 250
     734:	b3 e4       	ldi	r27, 0x43	; 67
     736:	81 af       	std	Z+57, r24	; 0x39
     738:	92 af       	std	Z+58, r25	; 0x3a
     73a:	a3 af       	std	Z+59, r26	; 0x3b
     73c:	b4 af       	std	Z+60, r27	; 0x3c
    ramp->max_velocity = 500.0;
     73e:	85 ab       	std	Z+53, r24	; 0x35
     740:	96 ab       	std	Z+54, r25	; 0x36
     742:	a7 ab       	std	Z+55, r26	; 0x37
     744:	b0 af       	std	Z+56, r27	; 0x38

    // Following 3 variables should be used as outputs to control the motor according to the ramp

    ramp->ramp_acceleration = 0.0;      // Ramp acceleration actual
     746:	15 8e       	std	Z+29, r1	; 0x1d
     748:	16 8e       	std	Z+30, r1	; 0x1e
     74a:	17 8e       	std	Z+31, r1	; 0x1f
     74c:	10 a2       	std	Z+32, r1	; 0x20
    ramp->ramp_velocity = 0.0;          // Ramp velocity actual
     74e:	11 a2       	std	Z+33, r1	; 0x21
     750:	12 a2       	std	Z+34, r1	; 0x22
     752:	13 a2       	std	Z+35, r1	; 0x23
     754:	14 a2       	std	Z+36, r1	; 0x24
    ramp->ramp_position = 0.0;          // Ramp position actual
     756:	15 a2       	std	Z+37, r1	; 0x25
     758:	16 a2       	std	Z+38, r1	; 0x26
     75a:	17 a2       	std	Z+39, r1	; 0x27
     75c:	10 a6       	std	Z+40, r1	; 0x28
     75e:	08 95       	ret

00000760 <calculateRamp>:
}
void calculateRamp(float acceleration, float velocity, float position, linear_ramp_t * ramp)
{
     760:	cf 92       	push	r12
     762:	df 92       	push	r13
     764:	ef 92       	push	r14
     766:	ff 92       	push	r15
     768:	0f 93       	push	r16
     76a:	1f 93       	push	r17
     76c:	f6 01       	movw	r30, r12
    // Beginn mit Setzen der Parameter, welche in die Funktion gegeben werden.
    ramp->target_acceleration = acceleration;
     76e:	61 a7       	std	Z+41, r22	; 0x29
     770:	72 a7       	std	Z+42, r23	; 0x2a
     772:	83 a7       	std	Z+43, r24	; 0x2b
     774:	94 a7       	std	Z+44, r25	; 0x2c
    ramp->target_velocity = velocity;
     776:	25 a7       	std	Z+45, r18	; 0x2d
     778:	36 a7       	std	Z+46, r19	; 0x2e
     77a:	47 a7       	std	Z+47, r20	; 0x2f
     77c:	50 ab       	std	Z+48, r21	; 0x30
    ramp->target_position_absolute = position;
     77e:	e1 aa       	std	Z+49, r14	; 0x31
     780:	f2 aa       	std	Z+50, r15	; 0x32
     782:	03 ab       	std	Z+51, r16	; 0x33
     784:	14 ab       	std	Z+52, r17	; 0x34
    ramp->ramp_enable = 1;
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	80 83       	st	Z, r24
}
     78a:	1f 91       	pop	r17
     78c:	0f 91       	pop	r16
     78e:	ff 90       	pop	r15
     790:	ef 90       	pop	r14
     792:	df 90       	pop	r13
     794:	cf 90       	pop	r12
     796:	08 95       	ret

00000798 <iterate_timer>:
            break;
        }
    }
}
float iterate_timer(linear_ramp_t * ramp)
{
     798:	cf 93       	push	r28
     79a:	df 93       	push	r29
     79c:	ec 01       	movw	r28, r24
    ramp->ramp_timer += ramp->ramp_timer_iteration;
     79e:	2d 81       	ldd	r18, Y+5	; 0x05
     7a0:	3e 81       	ldd	r19, Y+6	; 0x06
     7a2:	4f 81       	ldd	r20, Y+7	; 0x07
     7a4:	58 85       	ldd	r21, Y+8	; 0x08
     7a6:	69 81       	ldd	r22, Y+1	; 0x01
     7a8:	7a 81       	ldd	r23, Y+2	; 0x02
     7aa:	8b 81       	ldd	r24, Y+3	; 0x03
     7ac:	9c 81       	ldd	r25, Y+4	; 0x04
     7ae:	e9 d6       	rcall	.+3538   	; 0x1582 <__addsf3>
     7b0:	69 83       	std	Y+1, r22	; 0x01
     7b2:	7a 83       	std	Y+2, r23	; 0x02
     7b4:	8b 83       	std	Y+3, r24	; 0x03
     7b6:	9c 83       	std	Y+4, r25	; 0x04
    return ramp->ramp_timer;
}
     7b8:	df 91       	pop	r29
     7ba:	cf 91       	pop	r28
     7bc:	08 95       	ret

000007be <computeRamp>:
    Uart_Transmit_IT_PC(ptr);
    Uart_Transmit_IT_PC("\r");
    _delay_ms(10);
}
void computeRamp(linear_ramp_t * ramp)
{
     7be:	4f 92       	push	r4
     7c0:	5f 92       	push	r5
     7c2:	6f 92       	push	r6
     7c4:	7f 92       	push	r7
     7c6:	8f 92       	push	r8
     7c8:	9f 92       	push	r9
     7ca:	af 92       	push	r10
     7cc:	bf 92       	push	r11
     7ce:	cf 92       	push	r12
     7d0:	df 92       	push	r13
     7d2:	ef 92       	push	r14
     7d4:	ff 92       	push	r15
     7d6:	cf 93       	push	r28
     7d8:	df 93       	push	r29
     7da:	cd b7       	in	r28, 0x3d	; 61
     7dc:	de b7       	in	r29, 0x3e	; 62
     7de:	2a 97       	sbiw	r28, 0x0a	; 10
     7e0:	0f b6       	in	r0, 0x3f	; 63
     7e2:	f8 94       	cli
     7e4:	de bf       	out	0x3e, r29	; 62
     7e6:	0f be       	out	0x3f, r0	; 63
     7e8:	cd bf       	out	0x3d, r28	; 61
    if (ramp->ramp_enable == 1)
     7ea:	dc 01       	movw	r26, r24
     7ec:	2c 91       	ld	r18, X
     7ee:	21 30       	cpi	r18, 0x01	; 1
     7f0:	09 f0       	breq	.+2      	; 0x7f4 <computeRamp+0x36>
     7f2:	2f c2       	rjmp	.+1118   	; 0xc52 <computeRamp+0x494>
     7f4:	9a 87       	std	Y+10, r25	; 0x0a
     7f6:	89 87       	std	Y+9, r24	; 0x09
    {
        switch (states)
     7f8:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <states>
     7fc:	81 30       	cpi	r24, 0x01	; 1
     7fe:	09 f4       	brne	.+2      	; 0x802 <computeRamp+0x44>
     800:	aa c0       	rjmp	.+340    	; 0x956 <computeRamp+0x198>
     802:	38 f0       	brcs	.+14     	; 0x812 <computeRamp+0x54>
     804:	82 30       	cpi	r24, 0x02	; 2
     806:	09 f4       	brne	.+2      	; 0x80a <computeRamp+0x4c>
     808:	29 c1       	rjmp	.+594    	; 0xa5c <computeRamp+0x29e>
     80a:	83 30       	cpi	r24, 0x03	; 3
     80c:	09 f4       	brne	.+2      	; 0x810 <computeRamp+0x52>
     80e:	9b c1       	rjmp	.+822    	; 0xb46 <computeRamp+0x388>
     810:	20 c2       	rjmp	.+1088   	; 0xc52 <computeRamp+0x494>
        {
        case IDLE:
            // der Maximalwert eingesetzt.
            if (ramp->target_velocity > ramp->max_velocity)
     812:	e9 85       	ldd	r30, Y+9	; 0x09
     814:	fa 85       	ldd	r31, Y+10	; 0x0a
     816:	c5 a8       	ldd	r12, Z+53	; 0x35
     818:	d6 a8       	ldd	r13, Z+54	; 0x36
     81a:	e7 a8       	ldd	r14, Z+55	; 0x37
     81c:	f0 ac       	ldd	r15, Z+56	; 0x38
     81e:	a7 01       	movw	r20, r14
     820:	96 01       	movw	r18, r12
     822:	65 a5       	ldd	r22, Z+45	; 0x2d
     824:	76 a5       	ldd	r23, Z+46	; 0x2e
     826:	87 a5       	ldd	r24, Z+47	; 0x2f
     828:	90 a9       	ldd	r25, Z+48	; 0x30
     82a:	0e 94 32 0c 	call	0x1864	; 0x1864 <__gesf2>
     82e:	18 16       	cp	r1, r24
     830:	44 f4       	brge	.+16     	; 0x842 <computeRamp+0x84>
            {
                //              Uart_Transmit_IT_PC("Geschwindigkeit über Maximum\r");
                ramp->target_velocity = ramp->max_velocity;
     832:	a9 85       	ldd	r26, Y+9	; 0x09
     834:	ba 85       	ldd	r27, Y+10	; 0x0a
     836:	9d 96       	adiw	r26, 0x2d	; 45
     838:	cd 92       	st	X+, r12
     83a:	dd 92       	st	X+, r13
     83c:	ed 92       	st	X+, r14
     83e:	fc 92       	st	X, r15
     840:	d0 97       	sbiw	r26, 0x30	; 48
            }
            if (ramp->target_acceleration > ramp->max_acceleration)
     842:	e9 85       	ldd	r30, Y+9	; 0x09
     844:	fa 85       	ldd	r31, Y+10	; 0x0a
     846:	c1 ac       	ldd	r12, Z+57	; 0x39
     848:	d2 ac       	ldd	r13, Z+58	; 0x3a
     84a:	e3 ac       	ldd	r14, Z+59	; 0x3b
     84c:	f4 ac       	ldd	r15, Z+60	; 0x3c
     84e:	a7 01       	movw	r20, r14
     850:	96 01       	movw	r18, r12
     852:	61 a5       	ldd	r22, Z+41	; 0x29
     854:	72 a5       	ldd	r23, Z+42	; 0x2a
     856:	83 a5       	ldd	r24, Z+43	; 0x2b
     858:	94 a5       	ldd	r25, Z+44	; 0x2c
     85a:	0e 94 32 0c 	call	0x1864	; 0x1864 <__gesf2>
     85e:	18 16       	cp	r1, r24
     860:	44 f4       	brge	.+16     	; 0x872 <computeRamp+0xb4>
            {
                //              Uart_Transmit_IT_PC("Beschleunigung über Maximum\r");
                ramp->target_acceleration = ramp->max_acceleration;
     862:	a9 85       	ldd	r26, Y+9	; 0x09
     864:	ba 85       	ldd	r27, Y+10	; 0x0a
     866:	99 96       	adiw	r26, 0x29	; 41
     868:	cd 92       	st	X+, r12
     86a:	dd 92       	st	X+, r13
     86c:	ed 92       	st	X+, r14
     86e:	fc 92       	st	X, r15
     870:	9c 97       	sbiw	r26, 0x2c	; 44
            }

            // Berechnen der Beschleunigungszeit
            ramp->ramp_acceleration_time = get_beschleunigungszeit(ramp->target_velocity, ramp->target_acceleration); // Sek
     872:	e9 85       	ldd	r30, Y+9	; 0x09
     874:	fa 85       	ldd	r31, Y+10	; 0x0a
     876:	41 a4       	ldd	r4, Z+41	; 0x29
     878:	52 a4       	ldd	r5, Z+42	; 0x2a
     87a:	63 a4       	ldd	r6, Z+43	; 0x2b
     87c:	74 a4       	ldd	r7, Z+44	; 0x2c
     87e:	85 a4       	ldd	r8, Z+45	; 0x2d
     880:	96 a4       	ldd	r9, Z+46	; 0x2e
     882:	a7 a4       	ldd	r10, Z+47	; 0x2f
     884:	b0 a8       	ldd	r11, Z+48	; 0x30
{
    return v0 + a * t;
}
float get_beschleunigungszeit(float velocity, float acceleration)
{
    return velocity / acceleration;
     886:	a3 01       	movw	r20, r6
     888:	92 01       	movw	r18, r4
     88a:	c5 01       	movw	r24, r10
     88c:	b4 01       	movw	r22, r8
     88e:	e1 d6       	rcall	.+3522   	; 0x1652 <__divsf3>
     890:	6b 01       	movw	r12, r22
     892:	7c 01       	movw	r14, r24
                //              Uart_Transmit_IT_PC("Beschleunigung über Maximum\r");
                ramp->target_acceleration = ramp->max_acceleration;
            }

            // Berechnen der Beschleunigungszeit
            ramp->ramp_acceleration_time = get_beschleunigungszeit(ramp->target_velocity, ramp->target_acceleration); // Sek
     894:	a9 85       	ldd	r26, Y+9	; 0x09
     896:	ba 85       	ldd	r27, Y+10	; 0x0a
     898:	19 96       	adiw	r26, 0x09	; 9
     89a:	6d 93       	st	X+, r22
     89c:	7d 93       	st	X+, r23
     89e:	8d 93       	st	X+, r24
     8a0:	9c 93       	st	X, r25
     8a2:	1c 97       	sbiw	r26, 0x0c	; 12

            // Falls die Strecke nicht ausreicht, voll zu beschleunigen, ergibt es eine
            // triangulare Geschwindigkeitskurve, woraus die Beschleunigungszeit ermittelt wird.
            if (ramp->target_position_absolute < (ramp->ramp_acceleration_time * ramp->target_velocity))
     8a4:	d1 96       	adiw	r26, 0x31	; 49
     8a6:	8d 91       	ld	r24, X+
     8a8:	9d 91       	ld	r25, X+
     8aa:	0d 90       	ld	r0, X+
     8ac:	bc 91       	ld	r27, X
     8ae:	a0 2d       	mov	r26, r0
     8b0:	89 83       	std	Y+1, r24	; 0x01
     8b2:	9a 83       	std	Y+2, r25	; 0x02
     8b4:	ab 83       	std	Y+3, r26	; 0x03
     8b6:	bc 83       	std	Y+4, r27	; 0x04
     8b8:	a7 01       	movw	r20, r14
     8ba:	96 01       	movw	r18, r12
     8bc:	c5 01       	movw	r24, r10
     8be:	b4 01       	movw	r22, r8
     8c0:	d5 d7       	rcall	.+4010   	; 0x186c <__mulsf3>
     8c2:	9b 01       	movw	r18, r22
     8c4:	ac 01       	movw	r20, r24
     8c6:	69 81       	ldd	r22, Y+1	; 0x01
     8c8:	7a 81       	ldd	r23, Y+2	; 0x02
     8ca:	8b 81       	ldd	r24, Y+3	; 0x03
     8cc:	9c 81       	ldd	r25, Y+4	; 0x04
     8ce:	bd d6       	rcall	.+3450   	; 0x164a <__cmpsf2>
     8d0:	88 23       	and	r24, r24
     8d2:	c4 f4       	brge	.+48     	; 0x904 <computeRamp+0x146>
            {
                //              Uart_Transmit_IT_PC("Kein Fullspeed\r");
                ramp->ramp_fullspeed_time = 0.0;                                 // keine Zeit zur max_velocity
     8d4:	e9 85       	ldd	r30, Y+9	; 0x09
     8d6:	fa 85       	ldd	r31, Y+10	; 0x0a
     8d8:	15 86       	std	Z+13, r1	; 0x0d
     8da:	16 86       	std	Z+14, r1	; 0x0e
     8dc:	17 86       	std	Z+15, r1	; 0x0f
     8de:	10 8a       	std	Z+16, r1	; 0x10
                ramp->ramp_acceleration_time = (float) sqrt(ramp->target_position_absolute/ramp->target_acceleration);   // Beschleunigungszeiten
     8e0:	a3 01       	movw	r20, r6
     8e2:	92 01       	movw	r18, r4
     8e4:	69 81       	ldd	r22, Y+1	; 0x01
     8e6:	7a 81       	ldd	r23, Y+2	; 0x02
     8e8:	8b 81       	ldd	r24, Y+3	; 0x03
     8ea:	9c 81       	ldd	r25, Y+4	; 0x04
     8ec:	b2 d6       	rcall	.+3428   	; 0x1652 <__divsf3>
     8ee:	0e 94 9d 0c 	call	0x193a	; 0x193a <sqrt>
     8f2:	a9 85       	ldd	r26, Y+9	; 0x09
     8f4:	ba 85       	ldd	r27, Y+10	; 0x0a
     8f6:	19 96       	adiw	r26, 0x09	; 9
     8f8:	6d 93       	st	X+, r22
     8fa:	7d 93       	st	X+, r23
     8fc:	8d 93       	st	X+, r24
     8fe:	9c 93       	st	X, r25
     900:	1c 97       	sbiw	r26, 0x0c	; 12
     902:	18 c0       	rjmp	.+48     	; 0x934 <computeRamp+0x176>
            }
            else
            {
                // Falls die Strecke ausreicht, wird die gesamte Zeit auf Fullspeed berechnet.
                ramp->ramp_fullspeed_time = get_volle_geschwindigkeitszeit(ramp->target_position_absolute, ramp->target_acceleration, ramp->ramp_acceleration_time, ramp->target_velocity); // Sek
     904:	a7 01       	movw	r20, r14
     906:	96 01       	movw	r18, r12
     908:	c3 01       	movw	r24, r6
     90a:	b2 01       	movw	r22, r4
     90c:	af d7       	rcall	.+3934   	; 0x186c <__mulsf3>
     90e:	a7 01       	movw	r20, r14
     910:	96 01       	movw	r18, r12
     912:	ac d7       	rcall	.+3928   	; 0x186c <__mulsf3>
     914:	9b 01       	movw	r18, r22
     916:	ac 01       	movw	r20, r24
     918:	69 81       	ldd	r22, Y+1	; 0x01
     91a:	7a 81       	ldd	r23, Y+2	; 0x02
     91c:	8b 81       	ldd	r24, Y+3	; 0x03
     91e:	9c 81       	ldd	r25, Y+4	; 0x04
     920:	2f d6       	rcall	.+3166   	; 0x1580 <__subsf3>
     922:	a5 01       	movw	r20, r10
     924:	94 01       	movw	r18, r8
     926:	95 d6       	rcall	.+3370   	; 0x1652 <__divsf3>
     928:	e9 85       	ldd	r30, Y+9	; 0x09
     92a:	fa 85       	ldd	r31, Y+10	; 0x0a
     92c:	65 87       	std	Z+13, r22	; 0x0d
     92e:	76 87       	std	Z+14, r23	; 0x0e
     930:	87 87       	std	Z+15, r24	; 0x0f
     932:	90 8b       	std	Z+16, r25	; 0x10
            }

            ramp->ramp_x_0 = 0.0;
     934:	a9 85       	ldd	r26, Y+9	; 0x09
     936:	ba 85       	ldd	r27, Y+10	; 0x0a
     938:	55 96       	adiw	r26, 0x15	; 21
     93a:	1d 92       	st	X+, r1
     93c:	1d 92       	st	X+, r1
     93e:	1d 92       	st	X+, r1
     940:	1c 92       	st	X, r1
     942:	58 97       	sbiw	r26, 0x18	; 24
            ramp->ramp_v_0 = 0.0;
     944:	fd 01       	movw	r30, r26
     946:	11 8e       	std	Z+25, r1	; 0x19
     948:	12 8e       	std	Z+26, r1	; 0x1a
     94a:	13 8e       	std	Z+27, r1	; 0x1b
     94c:	14 8e       	std	Z+28, r1	; 0x1c

            // Nach den Berechnungen wechselt der Status auf Beschleunigen
            states = ACCELERATING;
     94e:	81 e0       	ldi	r24, 0x01	; 1
     950:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
            break;
     954:	7e c1       	rjmp	.+764    	; 0xc52 <computeRamp+0x494>
        case ACCELERATING:

            // Über die berechneten Bewegungszeiten kann nun interiert werden. Die Beschleunigung bleibt konstant,
            // die Geschwindigkeit und Position werden mit den Formeln berechnet.

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     956:	a9 85       	ldd	r26, Y+9	; 0x09
     958:	ba 85       	ldd	r27, Y+10	; 0x0a
     95a:	11 96       	adiw	r26, 0x01	; 1
     95c:	cd 90       	ld	r12, X+
     95e:	dd 90       	ld	r13, X+
     960:	ed 90       	ld	r14, X+
     962:	fc 90       	ld	r15, X
     964:	14 97       	sbiw	r26, 0x04	; 4
     966:	99 96       	adiw	r26, 0x29	; 41
     968:	4d 90       	ld	r4, X+
     96a:	5d 90       	ld	r5, X+
     96c:	6d 90       	ld	r6, X+
     96e:	7c 90       	ld	r7, X
     970:	9c 97       	sbiw	r26, 0x2c	; 44
     972:	59 96       	adiw	r26, 0x19	; 25
     974:	8d 90       	ld	r8, X+
     976:	9d 90       	ld	r9, X+
     978:	ad 90       	ld	r10, X+
     97a:	bc 90       	ld	r11, X
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     97c:	5c 97       	sbiw	r26, 0x1c	; 28
     97e:	a3 01       	movw	r20, r6
     980:	92 01       	movw	r18, r4
     982:	c7 01       	movw	r24, r14
     984:	b6 01       	movw	r22, r12
     986:	72 d7       	rcall	.+3812   	; 0x186c <__mulsf3>
     988:	69 83       	std	Y+1, r22	; 0x01
     98a:	7a 83       	std	Y+2, r23	; 0x02
     98c:	8b 83       	std	Y+3, r24	; 0x03
        case ACCELERATING:

            // Über die berechneten Bewegungszeiten kann nun interiert werden. Die Beschleunigung bleibt konstant,
            // die Geschwindigkeit und Position werden mit den Formeln berechnet.

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     98e:	9c 83       	std	Y+4, r25	; 0x04
     990:	a5 01       	movw	r20, r10
     992:	94 01       	movw	r18, r8
     994:	c7 01       	movw	r24, r14
     996:	b6 01       	movw	r22, r12
     998:	69 d7       	rcall	.+3794   	; 0x186c <__mulsf3>
     99a:	e9 85       	ldd	r30, Y+9	; 0x09
     99c:	fa 85       	ldd	r31, Y+10	; 0x0a
     99e:	25 89       	ldd	r18, Z+21	; 0x15
     9a0:	36 89       	ldd	r19, Z+22	; 0x16
     9a2:	47 89       	ldd	r20, Z+23	; 0x17
     9a4:	50 8d       	ldd	r21, Z+24	; 0x18
     9a6:	ed d5       	rcall	.+3034   	; 0x1582 <__addsf3>
     9a8:	6d 83       	std	Y+5, r22	; 0x05
     9aa:	7e 83       	std	Y+6, r23	; 0x06
     9ac:	8f 83       	std	Y+7, r24	; 0x07
     9ae:	98 87       	std	Y+8, r25	; 0x08
     9b0:	29 81       	ldd	r18, Y+1	; 0x01
     9b2:	3a 81       	ldd	r19, Y+2	; 0x02
     9b4:	4b 81       	ldd	r20, Y+3	; 0x03
     9b6:	5c 81       	ldd	r21, Y+4	; 0x04
     9b8:	c7 01       	movw	r24, r14
     9ba:	b6 01       	movw	r22, r12
     9bc:	57 d7       	rcall	.+3758   	; 0x186c <__mulsf3>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	5f e3       	ldi	r21, 0x3F	; 63
     9c6:	52 d7       	rcall	.+3748   	; 0x186c <__mulsf3>
     9c8:	9b 01       	movw	r18, r22
     9ca:	ac 01       	movw	r20, r24
     9cc:	6d 81       	ldd	r22, Y+5	; 0x05
     9ce:	7e 81       	ldd	r23, Y+6	; 0x06
     9d0:	8f 81       	ldd	r24, Y+7	; 0x07
     9d2:	98 85       	ldd	r25, Y+8	; 0x08
     9d4:	d6 d5       	rcall	.+2988   	; 0x1582 <__addsf3>
     9d6:	a9 85       	ldd	r26, Y+9	; 0x09
     9d8:	ba 85       	ldd	r27, Y+10	; 0x0a
     9da:	95 96       	adiw	r26, 0x25	; 37
     9dc:	6d 93       	st	X+, r22
     9de:	7d 93       	st	X+, r23
     9e0:	8d 93       	st	X+, r24
     9e2:	9c 93       	st	X, r25
     9e4:	98 97       	sbiw	r26, 0x28	; 40
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     9e6:	29 81       	ldd	r18, Y+1	; 0x01
     9e8:	3a 81       	ldd	r19, Y+2	; 0x02
     9ea:	4b 81       	ldd	r20, Y+3	; 0x03
     9ec:	5c 81       	ldd	r21, Y+4	; 0x04
     9ee:	c5 01       	movw	r24, r10
     9f0:	b4 01       	movw	r22, r8
     9f2:	c7 d5       	rcall	.+2958   	; 0x1582 <__addsf3>
     9f4:	e9 85       	ldd	r30, Y+9	; 0x09
     9f6:	fa 85       	ldd	r31, Y+10	; 0x0a
     9f8:	61 a3       	std	Z+33, r22	; 0x21
     9fa:	72 a3       	std	Z+34, r23	; 0x22
     9fc:	83 a3       	std	Z+35, r24	; 0x23
     9fe:	94 a3       	std	Z+36, r25	; 0x24
            ramp->ramp_acceleration = ramp->target_acceleration;
     a00:	45 8e       	std	Z+29, r4	; 0x1d
     a02:	56 8e       	std	Z+30, r5	; 0x1e
     a04:	67 8e       	std	Z+31, r6	; 0x1f
     a06:	70 a2       	std	Z+32, r7	; 0x20
            iterate_timer(ramp);
     a08:	cf 01       	movw	r24, r30
     a0a:	c6 de       	rcall	.-628    	; 0x798 <iterate_timer>

            if (ramp->ramp_timer >= (ramp->ramp_acceleration_time))
     a0c:	e9 85       	ldd	r30, Y+9	; 0x09
     a0e:	fa 85       	ldd	r31, Y+10	; 0x0a
     a10:	21 85       	ldd	r18, Z+9	; 0x09
     a12:	32 85       	ldd	r19, Z+10	; 0x0a
     a14:	43 85       	ldd	r20, Z+11	; 0x0b
     a16:	54 85       	ldd	r21, Z+12	; 0x0c
     a18:	61 81       	ldd	r22, Z+1	; 0x01
     a1a:	72 81       	ldd	r23, Z+2	; 0x02
     a1c:	83 81       	ldd	r24, Z+3	; 0x03
     a1e:	94 81       	ldd	r25, Z+4	; 0x04
     a20:	21 d7       	rcall	.+3650   	; 0x1864 <__gesf2>
     a22:	88 23       	and	r24, r24
     a24:	0c f4       	brge	.+2      	; 0xa28 <computeRamp+0x26a>
     a26:	15 c1       	rjmp	.+554    	; 0xc52 <computeRamp+0x494>
     a28:	82 e0       	ldi	r24, 0x02	; 2
            {
                //              status_message(ramp);
                states = FULLSPEED;
     a2a:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
     a2e:	e9 85       	ldd	r30, Y+9	; 0x09
                ramp->ramp_x_0 = ramp->ramp_position;
     a30:	fa 85       	ldd	r31, Y+10	; 0x0a
     a32:	85 a1       	ldd	r24, Z+37	; 0x25
     a34:	96 a1       	ldd	r25, Z+38	; 0x26
     a36:	a7 a1       	ldd	r26, Z+39	; 0x27
     a38:	b0 a5       	ldd	r27, Z+40	; 0x28
     a3a:	85 8b       	std	Z+21, r24	; 0x15
     a3c:	96 8b       	std	Z+22, r25	; 0x16
     a3e:	a7 8b       	std	Z+23, r26	; 0x17
     a40:	b0 8f       	std	Z+24, r27	; 0x18
     a42:	81 a1       	ldd	r24, Z+33	; 0x21
                ramp->ramp_v_0 = ramp->ramp_velocity;
     a44:	92 a1       	ldd	r25, Z+34	; 0x22
     a46:	a3 a1       	ldd	r26, Z+35	; 0x23
     a48:	b4 a1       	ldd	r27, Z+36	; 0x24
     a4a:	81 8f       	std	Z+25, r24	; 0x19
     a4c:	92 8f       	std	Z+26, r25	; 0x1a
     a4e:	a3 8f       	std	Z+27, r26	; 0x1b
     a50:	b4 8f       	std	Z+28, r27	; 0x1c
     a52:	11 82       	std	Z+1, r1	; 0x01
                ramp->ramp_timer = 0.0;
     a54:	12 82       	std	Z+2, r1	; 0x02
     a56:	13 82       	std	Z+3, r1	; 0x03
     a58:	14 82       	std	Z+4, r1	; 0x04
     a5a:	fb c0       	rjmp	.+502    	; 0xc52 <computeRamp+0x494>
     a5c:	e9 85       	ldd	r30, Y+9	; 0x09
            }
            break;

        case FULLSPEED:

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, 0, ramp->ramp_timer);
     a5e:	fa 85       	ldd	r31, Y+10	; 0x0a
     a60:	c1 80       	ldd	r12, Z+1	; 0x01
     a62:	d2 80       	ldd	r13, Z+2	; 0x02
     a64:	e3 80       	ldd	r14, Z+3	; 0x03
     a66:	f4 80       	ldd	r15, Z+4	; 0x04
     a68:	41 8c       	ldd	r4, Z+25	; 0x19
     a6a:	52 8c       	ldd	r5, Z+26	; 0x1a
     a6c:	63 8c       	ldd	r6, Z+27	; 0x1b
     a6e:	74 8c       	ldd	r7, Z+28	; 0x1c
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     a70:	20 e0       	ldi	r18, 0x00	; 0
     a72:	30 e0       	ldi	r19, 0x00	; 0
     a74:	a9 01       	movw	r20, r18
     a76:	c7 01       	movw	r24, r14
     a78:	b6 01       	movw	r22, r12
     a7a:	f8 d6       	rcall	.+3568   	; 0x186c <__mulsf3>
     a7c:	4b 01       	movw	r8, r22
     a7e:	5c 01       	movw	r10, r24
            }
            break;

        case FULLSPEED:

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, 0, ramp->ramp_timer);
     a80:	a3 01       	movw	r20, r6
     a82:	92 01       	movw	r18, r4
     a84:	c7 01       	movw	r24, r14
     a86:	b6 01       	movw	r22, r12
     a88:	f1 d6       	rcall	.+3554   	; 0x186c <__mulsf3>
     a8a:	a9 85       	ldd	r26, Y+9	; 0x09
     a8c:	ba 85       	ldd	r27, Y+10	; 0x0a
     a8e:	55 96       	adiw	r26, 0x15	; 21
     a90:	2d 91       	ld	r18, X+
     a92:	3d 91       	ld	r19, X+
     a94:	4d 91       	ld	r20, X+
     a96:	5c 91       	ld	r21, X
     a98:	58 97       	sbiw	r26, 0x18	; 24
     a9a:	73 d5       	rcall	.+2790   	; 0x1582 <__addsf3>
     a9c:	69 83       	std	Y+1, r22	; 0x01
     a9e:	7a 83       	std	Y+2, r23	; 0x02
     aa0:	8b 83       	std	Y+3, r24	; 0x03
     aa2:	9c 83       	std	Y+4, r25	; 0x04
     aa4:	a5 01       	movw	r20, r10
     aa6:	94 01       	movw	r18, r8
     aa8:	c7 01       	movw	r24, r14
     aaa:	b6 01       	movw	r22, r12
     aac:	df d6       	rcall	.+3518   	; 0x186c <__mulsf3>
     aae:	20 e0       	ldi	r18, 0x00	; 0
     ab0:	30 e0       	ldi	r19, 0x00	; 0
     ab2:	40 e0       	ldi	r20, 0x00	; 0
     ab4:	5f e3       	ldi	r21, 0x3F	; 63
     ab6:	da d6       	rcall	.+3508   	; 0x186c <__mulsf3>
     ab8:	9b 01       	movw	r18, r22
     aba:	ac 01       	movw	r20, r24
     abc:	69 81       	ldd	r22, Y+1	; 0x01
     abe:	7a 81       	ldd	r23, Y+2	; 0x02
     ac0:	8b 81       	ldd	r24, Y+3	; 0x03
     ac2:	9c 81       	ldd	r25, Y+4	; 0x04
     ac4:	5e d5       	rcall	.+2748   	; 0x1582 <__addsf3>
     ac6:	e9 85       	ldd	r30, Y+9	; 0x09
     ac8:	fa 85       	ldd	r31, Y+10	; 0x0a
     aca:	65 a3       	std	Z+37, r22	; 0x25
     acc:	76 a3       	std	Z+38, r23	; 0x26
     ace:	87 a3       	std	Z+39, r24	; 0x27
     ad0:	90 a7       	std	Z+40, r25	; 0x28
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, 0, ramp->ramp_timer);
     ad2:	a5 01       	movw	r20, r10
     ad4:	94 01       	movw	r18, r8
     ad6:	c3 01       	movw	r24, r6
     ad8:	b2 01       	movw	r22, r4
     ada:	53 d5       	rcall	.+2726   	; 0x1582 <__addsf3>
     adc:	a9 85       	ldd	r26, Y+9	; 0x09
     ade:	ba 85       	ldd	r27, Y+10	; 0x0a
     ae0:	91 96       	adiw	r26, 0x21	; 33
     ae2:	6d 93       	st	X+, r22
     ae4:	7d 93       	st	X+, r23
     ae6:	8d 93       	st	X+, r24
     ae8:	9c 93       	st	X, r25
     aea:	94 97       	sbiw	r26, 0x24	; 36
            ramp->ramp_acceleration = ramp->ramp_acceleration;
            iterate_timer(ramp);
     aec:	cd 01       	movw	r24, r26
     aee:	54 de       	rcall	.-856    	; 0x798 <iterate_timer>
     af0:	e9 85       	ldd	r30, Y+9	; 0x09
            if (ramp->ramp_timer >= (ramp->ramp_fullspeed_time))
     af2:	fa 85       	ldd	r31, Y+10	; 0x0a
     af4:	25 85       	ldd	r18, Z+13	; 0x0d
     af6:	36 85       	ldd	r19, Z+14	; 0x0e
     af8:	47 85       	ldd	r20, Z+15	; 0x0f
     afa:	50 89       	ldd	r21, Z+16	; 0x10
     afc:	61 81       	ldd	r22, Z+1	; 0x01
     afe:	72 81       	ldd	r23, Z+2	; 0x02
     b00:	83 81       	ldd	r24, Z+3	; 0x03
     b02:	94 81       	ldd	r25, Z+4	; 0x04
     b04:	af d6       	rcall	.+3422   	; 0x1864 <__gesf2>
     b06:	88 23       	and	r24, r24
     b08:	0c f4       	brge	.+2      	; 0xb0c <computeRamp+0x34e>
     b0a:	a3 c0       	rjmp	.+326    	; 0xc52 <computeRamp+0x494>
     b0c:	83 e0       	ldi	r24, 0x03	; 3
     b0e:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
            {
                //                 status_message(ramp);
                states = BREAKING;
     b12:	a9 85       	ldd	r26, Y+9	; 0x09
     b14:	ba 85       	ldd	r27, Y+10	; 0x0a
                ramp->ramp_timer = 0.0;
     b16:	11 96       	adiw	r26, 0x01	; 1
     b18:	1d 92       	st	X+, r1
     b1a:	1d 92       	st	X+, r1
     b1c:	1d 92       	st	X+, r1
     b1e:	1c 92       	st	X, r1
     b20:	14 97       	sbiw	r26, 0x04	; 4
     b22:	fd 01       	movw	r30, r26
     b24:	85 a1       	ldd	r24, Z+37	; 0x25
                ramp->ramp_x_0 = ramp->ramp_position;
     b26:	96 a1       	ldd	r25, Z+38	; 0x26
     b28:	a7 a1       	ldd	r26, Z+39	; 0x27
     b2a:	b0 a5       	ldd	r27, Z+40	; 0x28
     b2c:	85 8b       	std	Z+21, r24	; 0x15
     b2e:	96 8b       	std	Z+22, r25	; 0x16
     b30:	a7 8b       	std	Z+23, r26	; 0x17
     b32:	b0 8f       	std	Z+24, r27	; 0x18
     b34:	81 a1       	ldd	r24, Z+33	; 0x21
     b36:	92 a1       	ldd	r25, Z+34	; 0x22
                ramp->ramp_v_0 = ramp->ramp_velocity;
     b38:	a3 a1       	ldd	r26, Z+35	; 0x23
     b3a:	b4 a1       	ldd	r27, Z+36	; 0x24
     b3c:	81 8f       	std	Z+25, r24	; 0x19
     b3e:	92 8f       	std	Z+26, r25	; 0x1a
     b40:	a3 8f       	std	Z+27, r26	; 0x1b
     b42:	b4 8f       	std	Z+28, r27	; 0x1c
     b44:	86 c0       	rjmp	.+268    	; 0xc52 <computeRamp+0x494>
     b46:	a9 85       	ldd	r26, Y+9	; 0x09
     b48:	ba 85       	ldd	r27, Y+10	; 0x0a
            }

            break;

        case BREAKING:
            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     b4a:	11 96       	adiw	r26, 0x01	; 1
     b4c:	cd 90       	ld	r12, X+
     b4e:	dd 90       	ld	r13, X+
     b50:	ed 90       	ld	r14, X+
     b52:	fc 90       	ld	r15, X
     b54:	14 97       	sbiw	r26, 0x04	; 4
     b56:	99 96       	adiw	r26, 0x29	; 41
     b58:	8d 91       	ld	r24, X+
     b5a:	9d 91       	ld	r25, X+
     b5c:	0d 90       	ld	r0, X+
     b5e:	bc 91       	ld	r27, X
     b60:	a0 2d       	mov	r26, r0
     b62:	2c 01       	movw	r4, r24
     b64:	3d 01       	movw	r6, r26
     b66:	77 fa       	bst	r7, 7
     b68:	70 94       	com	r7
     b6a:	77 f8       	bld	r7, 7
     b6c:	70 94       	com	r7
     b6e:	e9 85       	ldd	r30, Y+9	; 0x09
     b70:	fa 85       	ldd	r31, Y+10	; 0x0a
     b72:	81 8c       	ldd	r8, Z+25	; 0x19
     b74:	92 8c       	ldd	r9, Z+26	; 0x1a
     b76:	a3 8c       	ldd	r10, Z+27	; 0x1b
     b78:	b4 8c       	ldd	r11, Z+28	; 0x1c
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     b7a:	a3 01       	movw	r20, r6
     b7c:	92 01       	movw	r18, r4
     b7e:	c7 01       	movw	r24, r14
     b80:	b6 01       	movw	r22, r12
     b82:	74 d6       	rcall	.+3304   	; 0x186c <__mulsf3>
     b84:	69 83       	std	Y+1, r22	; 0x01
     b86:	7a 83       	std	Y+2, r23	; 0x02
     b88:	8b 83       	std	Y+3, r24	; 0x03
     b8a:	9c 83       	std	Y+4, r25	; 0x04
            }

            break;

        case BREAKING:
            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     b8c:	a5 01       	movw	r20, r10
     b8e:	94 01       	movw	r18, r8
     b90:	c7 01       	movw	r24, r14
     b92:	b6 01       	movw	r22, r12
     b94:	6b d6       	rcall	.+3286   	; 0x186c <__mulsf3>
     b96:	a9 85       	ldd	r26, Y+9	; 0x09
     b98:	ba 85       	ldd	r27, Y+10	; 0x0a
     b9a:	55 96       	adiw	r26, 0x15	; 21
     b9c:	2d 91       	ld	r18, X+
     b9e:	3d 91       	ld	r19, X+
     ba0:	4d 91       	ld	r20, X+
     ba2:	5c 91       	ld	r21, X
     ba4:	58 97       	sbiw	r26, 0x18	; 24
     ba6:	ed d4       	rcall	.+2522   	; 0x1582 <__addsf3>
     ba8:	6d 83       	std	Y+5, r22	; 0x05
     baa:	7e 83       	std	Y+6, r23	; 0x06
     bac:	8f 83       	std	Y+7, r24	; 0x07
     bae:	98 87       	std	Y+8, r25	; 0x08
     bb0:	29 81       	ldd	r18, Y+1	; 0x01
     bb2:	3a 81       	ldd	r19, Y+2	; 0x02
     bb4:	4b 81       	ldd	r20, Y+3	; 0x03
     bb6:	5c 81       	ldd	r21, Y+4	; 0x04
     bb8:	c7 01       	movw	r24, r14
     bba:	b6 01       	movw	r22, r12
     bbc:	57 d6       	rcall	.+3246   	; 0x186c <__mulsf3>
     bbe:	20 e0       	ldi	r18, 0x00	; 0
     bc0:	30 e0       	ldi	r19, 0x00	; 0
     bc2:	40 e0       	ldi	r20, 0x00	; 0
     bc4:	5f e3       	ldi	r21, 0x3F	; 63
     bc6:	52 d6       	rcall	.+3236   	; 0x186c <__mulsf3>
     bc8:	9b 01       	movw	r18, r22
     bca:	ac 01       	movw	r20, r24
     bcc:	6d 81       	ldd	r22, Y+5	; 0x05
     bce:	7e 81       	ldd	r23, Y+6	; 0x06
     bd0:	8f 81       	ldd	r24, Y+7	; 0x07
     bd2:	98 85       	ldd	r25, Y+8	; 0x08
     bd4:	d6 d4       	rcall	.+2476   	; 0x1582 <__addsf3>
     bd6:	e9 85       	ldd	r30, Y+9	; 0x09
     bd8:	fa 85       	ldd	r31, Y+10	; 0x0a
     bda:	65 a3       	std	Z+37, r22	; 0x25
     bdc:	76 a3       	std	Z+38, r23	; 0x26
     bde:	87 a3       	std	Z+39, r24	; 0x27
     be0:	90 a7       	std	Z+40, r25	; 0x28
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     be2:	29 81       	ldd	r18, Y+1	; 0x01
     be4:	3a 81       	ldd	r19, Y+2	; 0x02
     be6:	4b 81       	ldd	r20, Y+3	; 0x03
     be8:	5c 81       	ldd	r21, Y+4	; 0x04
     bea:	c5 01       	movw	r24, r10
     bec:	b4 01       	movw	r22, r8
     bee:	c9 d4       	rcall	.+2450   	; 0x1582 <__addsf3>
     bf0:	a9 85       	ldd	r26, Y+9	; 0x09
     bf2:	ba 85       	ldd	r27, Y+10	; 0x0a
     bf4:	91 96       	adiw	r26, 0x21	; 33
     bf6:	6d 93       	st	X+, r22
     bf8:	7d 93       	st	X+, r23
     bfa:	8d 93       	st	X+, r24
     bfc:	9c 93       	st	X, r25
     bfe:	94 97       	sbiw	r26, 0x24	; 36
            ramp->ramp_acceleration = -ramp->target_acceleration;
     c00:	fd 01       	movw	r30, r26
     c02:	45 8e       	std	Z+29, r4	; 0x1d
     c04:	56 8e       	std	Z+30, r5	; 0x1e
     c06:	67 8e       	std	Z+31, r6	; 0x1f
     c08:	70 a2       	std	Z+32, r7	; 0x20

            iterate_timer(ramp);
     c0a:	cd 01       	movw	r24, r26
     c0c:	c5 dd       	rcall	.-1142   	; 0x798 <iterate_timer>
     c0e:	a9 85       	ldd	r26, Y+9	; 0x09
            if (ramp->ramp_timer >= (ramp->ramp_acceleration_time))
     c10:	ba 85       	ldd	r27, Y+10	; 0x0a
     c12:	19 96       	adiw	r26, 0x09	; 9
     c14:	2d 91       	ld	r18, X+
     c16:	3d 91       	ld	r19, X+
     c18:	4d 91       	ld	r20, X+
     c1a:	5c 91       	ld	r21, X
     c1c:	1c 97       	sbiw	r26, 0x0c	; 12
     c1e:	11 96       	adiw	r26, 0x01	; 1
     c20:	6d 91       	ld	r22, X+
     c22:	7d 91       	ld	r23, X+
     c24:	8d 91       	ld	r24, X+
     c26:	9c 91       	ld	r25, X
     c28:	14 97       	sbiw	r26, 0x04	; 4
     c2a:	1c d6       	rcall	.+3128   	; 0x1864 <__gesf2>
     c2c:	88 23       	and	r24, r24
     c2e:	8c f0       	brlt	.+34     	; 0xc52 <computeRamp+0x494>
     c30:	10 92 aa 10 	sts	0x10AA, r1	; 0x8010aa <states>
            {
                //                 status_message(ramp);
                states = IDLE;
     c34:	e9 85       	ldd	r30, Y+9	; 0x09
     c36:	fa 85       	ldd	r31, Y+10	; 0x0a
                ramp->ramp_timer =0.0;
     c38:	11 82       	std	Z+1, r1	; 0x01
     c3a:	12 82       	std	Z+2, r1	; 0x02
     c3c:	13 82       	std	Z+3, r1	; 0x03
     c3e:	14 82       	std	Z+4, r1	; 0x04
     c40:	10 82       	st	Z, r1
     c42:	11 a6       	std	Z+41, r1	; 0x29
                ramp->ramp_enable = 0.0;
     c44:	12 a6       	std	Z+42, r1	; 0x2a
                ramp->target_acceleration = 0.0;
     c46:	13 a6       	std	Z+43, r1	; 0x2b
     c48:	14 a6       	std	Z+44, r1	; 0x2c
     c4a:	15 a6       	std	Z+45, r1	; 0x2d
     c4c:	16 a6       	std	Z+46, r1	; 0x2e
                ramp->target_velocity = 0.0;
     c4e:	17 a6       	std	Z+47, r1	; 0x2f
     c50:	10 aa       	std	Z+48, r1	; 0x30
     c52:	2a 96       	adiw	r28, 0x0a	; 10
     c54:	0f b6       	in	r0, 0x3f	; 63
                ramp->target_acceleration = 0.0;
            }
            break;
        }
    }
}
     c56:	f8 94       	cli
     c58:	de bf       	out	0x3e, r29	; 62
     c5a:	0f be       	out	0x3f, r0	; 63
     c5c:	cd bf       	out	0x3d, r28	; 61
     c5e:	df 91       	pop	r29
     c60:	cf 91       	pop	r28
     c62:	ff 90       	pop	r15
     c64:	ef 90       	pop	r14
     c66:	df 90       	pop	r13
     c68:	cf 90       	pop	r12
     c6a:	bf 90       	pop	r11
     c6c:	af 90       	pop	r10
     c6e:	9f 90       	pop	r9
     c70:	8f 90       	pop	r8
     c72:	7f 90       	pop	r7
     c74:	6f 90       	pop	r6
     c76:	5f 90       	pop	r5
     c78:	4f 90       	pop	r4
     c7a:	08 95       	ret

00000c7c <softspi_clk_low>:
     c7c:	2e 98       	cbi	0x05, 6	; 5
     c7e:	08 95       	ret

00000c80 <softspi_clk_high>:
    SOFTSPI_CLK_PORT &= ~SOFTSPI_CLK_BIT;
}

void softspi_clk_high(void)
{
    SOFTSPI_CLK_PORT |= SOFTSPI_CLK_BIT;
     c80:	2e 9a       	sbi	0x05, 6	; 5
     c82:	08 95       	ret

00000c84 <softspi_mosi_low>:
}

void softspi_mosi_low(void)
{
    SOFTSPI_MOSI_PORT &= ~SOFTSPI_MOSI_BIT;
     c84:	73 98       	cbi	0x0e, 3	; 14
     c86:	08 95       	ret

00000c88 <softspi_mosi_high>:
}

void softspi_mosi_high(void)
{
    SOFTSPI_MOSI_PORT |= SOFTSPI_MOSI_BIT;
     c88:	73 9a       	sbi	0x0e, 3	; 14
     c8a:	08 95       	ret

00000c8c <softspi_write_bit>:
}

void softspi_write_bit(uint8_t x, uint8_t m)
{
     c8c:	cf 93       	push	r28
     c8e:	df 93       	push	r29
     c90:	d8 2f       	mov	r29, r24
     c92:	c6 2f       	mov	r28, r22
    /* TMC6200 samples at clock rising edge */

    /* 5 insns per bit */
    softspi_clk_low();
     c94:	f3 df       	rcall	.-26     	; 0xc7c <softspi_clk_low>
    if (x & m) softspi_mosi_high();
     c96:	cd 23       	and	r28, r29
     c98:	11 f0       	breq	.+4      	; 0xc9e <softspi_write_bit+0x12>
     c9a:	f6 df       	rcall	.-20     	; 0xc88 <softspi_mosi_high>
    else softspi_mosi_low();
     c9c:	01 c0       	rjmp	.+2      	; 0xca0 <softspi_write_bit+0x14>
     c9e:	f2 df       	rcall	.-28     	; 0xc84 <softspi_mosi_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ca0:	8a e1       	ldi	r24, 0x1A	; 26
     ca2:	8a 95       	dec	r24
     ca4:	f1 f7       	brne	.-4      	; 0xca2 <softspi_write_bit+0x16>
    _delay_us(5);
    softspi_clk_high();
     ca6:	00 c0       	rjmp	.+0      	; 0xca8 <softspi_write_bit+0x1c>
     ca8:	eb df       	rcall	.-42     	; 0xc80 <softspi_clk_high>
     caa:	8a e1       	ldi	r24, 0x1A	; 26
     cac:	8a 95       	dec	r24
     cae:	f1 f7       	brne	.-4      	; 0xcac <softspi_write_bit+0x20>
     cb0:	00 c0       	rjmp	.+0      	; 0xcb2 <softspi_write_bit+0x26>
    _delay_us(5);
}
     cb2:	df 91       	pop	r29
     cb4:	cf 91       	pop	r28
     cb6:	08 95       	ret

00000cb8 <softspi_write_uint8>:

void softspi_write_uint8(uint8_t x)
{
     cb8:	cf 93       	push	r28
     cba:	c8 2f       	mov	r28, r24
    /* transmit msb first, sample at clock rising edge */
    softspi_write_bit(x, (1 << 7));
     cbc:	60 e8       	ldi	r22, 0x80	; 128
     cbe:	e6 df       	rcall	.-52     	; 0xc8c <softspi_write_bit>
    softspi_write_bit(x, (1 << 6));
     cc0:	60 e4       	ldi	r22, 0x40	; 64
     cc2:	8c 2f       	mov	r24, r28
     cc4:	e3 df       	rcall	.-58     	; 0xc8c <softspi_write_bit>
    softspi_write_bit(x, (1 << 5));
     cc6:	60 e2       	ldi	r22, 0x20	; 32
     cc8:	8c 2f       	mov	r24, r28
     cca:	e0 df       	rcall	.-64     	; 0xc8c <softspi_write_bit>
    softspi_write_bit(x, (1 << 4));
     ccc:	60 e1       	ldi	r22, 0x10	; 16
     cce:	8c 2f       	mov	r24, r28
     cd0:	dd df       	rcall	.-70     	; 0xc8c <softspi_write_bit>
    softspi_write_bit(x, (1 << 3));
     cd2:	68 e0       	ldi	r22, 0x08	; 8
     cd4:	8c 2f       	mov	r24, r28
     cd6:	da df       	rcall	.-76     	; 0xc8c <softspi_write_bit>
    softspi_write_bit(x, (1 << 2));
     cd8:	64 e0       	ldi	r22, 0x04	; 4
     cda:	8c 2f       	mov	r24, r28
     cdc:	d7 df       	rcall	.-82     	; 0xc8c <softspi_write_bit>
    softspi_write_bit(x, (1 << 1));
     cde:	62 e0       	ldi	r22, 0x02	; 2
     ce0:	8c 2f       	mov	r24, r28
     ce2:	d4 df       	rcall	.-88     	; 0xc8c <softspi_write_bit>
     ce4:	61 e0       	ldi	r22, 0x01	; 1
    softspi_write_bit(x, (1 << 0));
     ce6:	8c 2f       	mov	r24, r28
     ce8:	d1 df       	rcall	.-94     	; 0xc8c <softspi_write_bit>
     cea:	cf 91       	pop	r28
     cec:	08 95       	ret

00000cee <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
     cee:	8f e5       	ldi	r24, 0x5F	; 95
     cf0:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(1<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
     cf2:	1d bc       	out	0x2d, r1	; 45
void disable_Slave(uint8_t Slave)
{
	switch (Slave)
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
     cf4:	77 9a       	sbi	0x0e, 7	; 14
		break;
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
     cf6:	28 9a       	sbi	0x05, 0	; 5
     cf8:	08 95       	ret

00000cfa <spi_transmit_IT>:
	disable_Slave(TMC6200);	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
     cfa:	66 23       	and	r22, r22
     cfc:	61 f0       	breq	.+24     	; 0xd16 <spi_transmit_IT+0x1c>
     cfe:	fc 01       	movw	r30, r24
     d00:	9c 01       	movw	r18, r24
     d02:	26 0f       	add	r18, r22
     d04:	31 1d       	adc	r19, r1
	{
		SPDR = *(uint8_t *)(data + i);
     d06:	91 91       	ld	r25, Z+
     d08:	9e bd       	out	0x2e, r25	; 46
		while(!(SPSR & (1<<SPIF)));
     d0a:	0d b4       	in	r0, 0x2d	; 45
     d0c:	07 fe       	sbrs	r0, 7
     d0e:	fd cf       	rjmp	.-6      	; 0xd0a <spi_transmit_IT+0x10>
	disable_Slave(TMC6200);	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
     d10:	e2 17       	cp	r30, r18
     d12:	f3 07       	cpc	r31, r19
     d14:	c1 f7       	brne	.-16     	; 0xd06 <spi_transmit_IT+0xc>
     d16:	08 95       	ret

00000d18 <spi_transmit>:
	}
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     d18:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     d1a:	0d b4       	in	r0, 0x2d	; 45
     d1c:	07 fe       	sbrs	r0, 7
     d1e:	fd cf       	rjmp	.-6      	; 0xd1a <spi_transmit+0x2>
	return data;
}
     d20:	08 95       	ret

00000d22 <spi_receive>:

char spi_receive(void)
{
	char data;
	// Wait for reception complete
	SPDR = 0x00;
     d22:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF)));
     d24:	0d b4       	in	r0, 0x2d	; 45
     d26:	07 fe       	sbrs	r0, 7
     d28:	fd cf       	rjmp	.-6      	; 0xd24 <spi_receive+0x2>
	data = SPDR;
     d2a:	8e b5       	in	r24, 0x2e	; 46
	// Return data register
	return data;
}
     d2c:	08 95       	ret

00000d2e <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
     d2e:	88 23       	and	r24, r24
     d30:	19 f0       	breq	.+6      	; 0xd38 <enable_Slave+0xa>
     d32:	81 30       	cpi	r24, 0x01	; 1
     d34:	19 f0       	breq	.+6      	; 0xd3c <enable_Slave+0xe>
     d36:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
     d38:	77 98       	cbi	0x0e, 7	; 14
		break;
     d3a:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
     d3c:	28 98       	cbi	0x05, 0	; 5
     d3e:	08 95       	ret

00000d40 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
     d40:	88 23       	and	r24, r24
     d42:	19 f0       	breq	.+6      	; 0xd4a <disable_Slave+0xa>
     d44:	81 30       	cpi	r24, 0x01	; 1
     d46:	19 f0       	breq	.+6      	; 0xd4e <disable_Slave+0xe>
     d48:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
     d4a:	77 9a       	sbi	0x0e, 7	; 14
		break;
     d4c:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
     d4e:	28 9a       	sbi	0x05, 0	; 5
     d50:	08 95       	ret

00000d52 <tmc40bit_writeInt>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
     d52:	cf 92       	push	r12
     d54:	df 92       	push	r13
     d56:	ef 92       	push	r14
     d58:	ff 92       	push	r15
     d5a:	0f 93       	push	r16
     d5c:	1f 93       	push	r17
     d5e:	cf 93       	push	r28
     d60:	df 93       	push	r29
     d62:	cd b7       	in	r28, 0x3d	; 61
     d64:	de b7       	in	r29, 0x3e	; 62
     d66:	2b 97       	sbiw	r28, 0x0b	; 11
     d68:	0f b6       	in	r0, 0x3f	; 63
     d6a:	f8 94       	cli
     d6c:	de bf       	out	0x3e, r29	; 62
     d6e:	0f be       	out	0x3f, r0	; 63
     d70:	cd bf       	out	0x3d, r28	; 61
     d72:	fe 01       	movw	r30, r28
     d74:	31 96       	adiw	r30, 0x01	; 1
     d76:	76 e0       	ldi	r23, 0x06	; 6
     d78:	df 01       	movw	r26, r30
     d7a:	1d 92       	st	X+, r1
     d7c:	7a 95       	dec	r23
     d7e:	e9 f7       	brne	.-6      	; 0xd7a <tmc40bit_writeInt+0x28>
     d80:	60 68       	ori	r22, 0x80	; 128
     d82:	69 83       	std	Y+1, r22	; 0x01
     d84:	5a 83       	std	Y+2, r21	; 0x02
     d86:	4b 83       	std	Y+3, r20	; 0x03
     d88:	3c 83       	std	Y+4, r19	; 0x04
     d8a:	2d 83       	std	Y+5, r18	; 0x05
     d8c:	01 97       	sbiw	r24, 0x01	; 1
     d8e:	09 f0       	breq	.+2      	; 0xd92 <tmc40bit_writeInt+0x40>
     d90:	46 c0       	rjmp	.+140    	; 0xe1e <tmc40bit_writeInt+0xcc>
     d92:	36 96       	adiw	r30, 0x06	; 6
     d94:	85 e0       	ldi	r24, 0x05	; 5
     d96:	df 01       	movw	r26, r30
     d98:	1d 92       	st	X+, r1
     d9a:	8a 95       	dec	r24
     d9c:	e9 f7       	brne	.-6      	; 0xd98 <tmc40bit_writeInt+0x46>
     d9e:	80 e4       	ldi	r24, 0x40	; 64
     da0:	92 e0       	ldi	r25, 0x02	; 2
     da2:	02 d3       	rcall	.+1540   	; 0x13a8 <Uart_Transmit_IT_PC>
     da4:	fe 01       	movw	r30, r28
     da6:	31 96       	adiw	r30, 0x01	; 1
     da8:	6f 01       	movw	r12, r30
     daa:	00 e0       	ldi	r16, 0x00	; 0
     dac:	10 e0       	ldi	r17, 0x00	; 0
     dae:	d6 01       	movw	r26, r12
     db0:	fd 90       	ld	r15, X+
     db2:	6d 01       	movw	r12, r26
     db4:	f1 10       	cpse	r15, r1
     db6:	04 c0       	rjmp	.+8      	; 0xdc0 <tmc40bit_writeInt+0x6e>
     db8:	85 e5       	ldi	r24, 0x55	; 85
     dba:	92 e0       	ldi	r25, 0x02	; 2
     dbc:	f5 d2       	rcall	.+1514   	; 0x13a8 <Uart_Transmit_IT_PC>
     dbe:	1b c0       	rjmp	.+54     	; 0xdf6 <tmc40bit_writeInt+0xa4>
     dc0:	bf e0       	ldi	r27, 0x0F	; 15
     dc2:	bf 15       	cp	r27, r15
     dc4:	70 f0       	brcs	.+28     	; 0xde2 <tmc40bit_writeInt+0x90>
     dc6:	86 e5       	ldi	r24, 0x56	; 86
     dc8:	92 e0       	ldi	r25, 0x02	; 2
     dca:	ee d2       	rcall	.+1500   	; 0x13a8 <Uart_Transmit_IT_PC>
     dcc:	40 e1       	ldi	r20, 0x10	; 16
     dce:	be 01       	movw	r22, r28
     dd0:	69 5f       	subi	r22, 0xF9	; 249
     dd2:	7f 4f       	sbci	r23, 0xFF	; 255
     dd4:	8f 2d       	mov	r24, r15
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	df d6       	rcall	.+3518   	; 0x1b98 <__itoa_ncheck>
     dda:	ce 01       	movw	r24, r28
     ddc:	07 96       	adiw	r24, 0x07	; 7
     dde:	e4 d2       	rcall	.+1480   	; 0x13a8 <Uart_Transmit_IT_PC>
     de0:	0a c0       	rjmp	.+20     	; 0xdf6 <tmc40bit_writeInt+0xa4>
     de2:	40 e1       	ldi	r20, 0x10	; 16
     de4:	be 01       	movw	r22, r28
     de6:	69 5f       	subi	r22, 0xF9	; 249
     de8:	7f 4f       	sbci	r23, 0xFF	; 255
     dea:	8f 2d       	mov	r24, r15
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	d4 d6       	rcall	.+3496   	; 0x1b98 <__itoa_ncheck>
     df0:	ce 01       	movw	r24, r28
     df2:	07 96       	adiw	r24, 0x07	; 7
     df4:	d9 d2       	rcall	.+1458   	; 0x13a8 <Uart_Transmit_IT_PC>
     df6:	04 30       	cpi	r16, 0x04	; 4
     df8:	11 05       	cpc	r17, r1
     dfa:	1c f4       	brge	.+6      	; 0xe02 <tmc40bit_writeInt+0xb0>
     dfc:	88 e5       	ldi	r24, 0x58	; 88
     dfe:	92 e0       	ldi	r25, 0x02	; 2
     e00:	d3 d2       	rcall	.+1446   	; 0x13a8 <Uart_Transmit_IT_PC>
     e02:	0f 5f       	subi	r16, 0xFF	; 255
     e04:	1f 4f       	sbci	r17, 0xFF	; 255
     e06:	05 30       	cpi	r16, 0x05	; 5
     e08:	11 05       	cpc	r17, r1
     e0a:	89 f6       	brne	.-94     	; 0xdae <tmc40bit_writeInt+0x5c>
     e0c:	ef e3       	ldi	r30, 0x3F	; 63
     e0e:	fc e9       	ldi	r31, 0x9C	; 156
     e10:	31 97       	sbiw	r30, 0x01	; 1
     e12:	f1 f7       	brne	.-4      	; 0xe10 <tmc40bit_writeInt+0xbe>
     e14:	00 c0       	rjmp	.+0      	; 0xe16 <tmc40bit_writeInt+0xc4>
     e16:	00 00       	nop
     e18:	81 e1       	ldi	r24, 0x11	; 17
     e1a:	92 e0       	ldi	r25, 0x02	; 2
     e1c:	c5 d2       	rcall	.+1418   	; 0x13a8 <Uart_Transmit_IT_PC>
     e1e:	80 e0       	ldi	r24, 0x00	; 0
     e20:	86 df       	rcall	.-244    	; 0xd2e <enable_Slave>
     e22:	8e 01       	movw	r16, r28
     e24:	0f 5f       	subi	r16, 0xFF	; 255
     e26:	1f 4f       	sbci	r17, 0xFF	; 255
     e28:	7e 01       	movw	r14, r28
     e2a:	f6 e0       	ldi	r31, 0x06	; 6
     e2c:	ef 0e       	add	r14, r31
     e2e:	f1 1c       	adc	r15, r1
     e30:	d8 01       	movw	r26, r16
     e32:	8d 91       	ld	r24, X+
     e34:	8d 01       	movw	r16, r26
     e36:	40 df       	rcall	.-384    	; 0xcb8 <softspi_write_uint8>
     e38:	0e 15       	cp	r16, r14
     e3a:	1f 05       	cpc	r17, r15
     e3c:	c9 f7       	brne	.-14     	; 0xe30 <tmc40bit_writeInt+0xde>
     e3e:	80 e0       	ldi	r24, 0x00	; 0
     e40:	7f df       	rcall	.-258    	; 0xd40 <disable_Slave>
     e42:	2b 96       	adiw	r28, 0x0b	; 11
     e44:	0f b6       	in	r0, 0x3f	; 63
     e46:	f8 94       	cli
     e48:	de bf       	out	0x3e, r29	; 62
     e4a:	0f be       	out	0x3f, r0	; 63
     e4c:	cd bf       	out	0x3d, r28	; 61
     e4e:	df 91       	pop	r29
     e50:	cf 91       	pop	r28
     e52:	1f 91       	pop	r17
     e54:	0f 91       	pop	r16
     e56:	ff 90       	pop	r15
     e58:	ef 90       	pop	r14
     e5a:	df 90       	pop	r13
     e5c:	cf 90       	pop	r12
     e5e:	08 95       	ret

00000e60 <tmc4671_writeInt>:
     e60:	78 cf       	rjmp	.-272    	; 0xd52 <tmc40bit_writeInt>
     e62:	08 95       	ret

00000e64 <tmc40bit_readInt>:
     e64:	5f 92       	push	r5
     e66:	6f 92       	push	r6
     e68:	7f 92       	push	r7
     e6a:	8f 92       	push	r8
     e6c:	9f 92       	push	r9
     e6e:	af 92       	push	r10
     e70:	bf 92       	push	r11
     e72:	cf 92       	push	r12
     e74:	df 92       	push	r13
     e76:	ef 92       	push	r14
     e78:	ff 92       	push	r15
     e7a:	0f 93       	push	r16
     e7c:	1f 93       	push	r17
     e7e:	cf 93       	push	r28
     e80:	df 93       	push	r29
     e82:	cd b7       	in	r28, 0x3d	; 61
     e84:	de b7       	in	r29, 0x3e	; 62
     e86:	2b 97       	sbiw	r28, 0x0b	; 11
     e88:	0f b6       	in	r0, 0x3f	; 63
     e8a:	f8 94       	cli
     e8c:	de bf       	out	0x3e, r29	; 62
     e8e:	0f be       	out	0x3f, r0	; 63
     e90:	cd bf       	out	0x3d, r28	; 61
     e92:	8c 01       	movw	r16, r24
     e94:	fe 01       	movw	r30, r28
     e96:	31 96       	adiw	r30, 0x01	; 1
     e98:	86 e0       	ldi	r24, 0x06	; 6
     e9a:	df 01       	movw	r26, r30
     e9c:	1d 92       	st	X+, r1
     e9e:	8a 95       	dec	r24
     ea0:	e9 f7       	brne	.-6      	; 0xe9c <tmc40bit_readInt+0x38>
     ea2:	6f 77       	andi	r22, 0x7F	; 127
     ea4:	f6 2e       	mov	r15, r22
     ea6:	69 83       	std	Y+1, r22	; 0x01
     ea8:	80 e0       	ldi	r24, 0x00	; 0
     eaa:	41 df       	rcall	.-382    	; 0xd2e <enable_Slave>
     eac:	8f 2d       	mov	r24, r15
     eae:	34 df       	rcall	.-408    	; 0xd18 <spi_transmit>
     eb0:	7e 01       	movw	r14, r28
     eb2:	b2 e0       	ldi	r27, 0x02	; 2
     eb4:	eb 0e       	add	r14, r27
     eb6:	f1 1c       	adc	r15, r1
     eb8:	6e 01       	movw	r12, r28
     eba:	e6 e0       	ldi	r30, 0x06	; 6
     ebc:	ce 0e       	add	r12, r30
     ebe:	d1 1c       	adc	r13, r1
     ec0:	30 df       	rcall	.-416    	; 0xd22 <spi_receive>
     ec2:	d7 01       	movw	r26, r14
     ec4:	8d 93       	st	X+, r24
     ec6:	7d 01       	movw	r14, r26
     ec8:	ac 15       	cp	r26, r12
     eca:	bd 05       	cpc	r27, r13
     ecc:	c9 f7       	brne	.-14     	; 0xec0 <tmc40bit_readInt+0x5c>
     ece:	80 e0       	ldi	r24, 0x00	; 0
     ed0:	37 df       	rcall	.-402    	; 0xd40 <disable_Slave>
     ed2:	8a 80       	ldd	r8, Y+2	; 0x02
     ed4:	91 2c       	mov	r9, r1
     ed6:	a1 2c       	mov	r10, r1
     ed8:	b1 2c       	mov	r11, r1
     eda:	ba 2c       	mov	r11, r10
     edc:	a9 2c       	mov	r10, r9
     ede:	98 2c       	mov	r9, r8
     ee0:	88 24       	eor	r8, r8
     ee2:	8b 81       	ldd	r24, Y+3	; 0x03
     ee4:	88 2a       	or	r8, r24
     ee6:	ba 2c       	mov	r11, r10
     ee8:	a9 2c       	mov	r10, r9
     eea:	98 2c       	mov	r9, r8
     eec:	88 24       	eor	r8, r8
     eee:	8c 81       	ldd	r24, Y+4	; 0x04
     ef0:	88 2a       	or	r8, r24
     ef2:	ba 2c       	mov	r11, r10
     ef4:	a9 2c       	mov	r10, r9
     ef6:	98 2c       	mov	r9, r8
     ef8:	88 24       	eor	r8, r8
     efa:	8d 81       	ldd	r24, Y+5	; 0x05
     efc:	88 2a       	or	r8, r24
     efe:	01 30       	cpi	r16, 0x01	; 1
     f00:	11 05       	cpc	r17, r1
     f02:	09 f0       	breq	.+2      	; 0xf06 <tmc40bit_readInt+0xa2>
     f04:	4c c0       	rjmp	.+152    	; 0xf9e <tmc40bit_readInt+0x13a>
     f06:	8a e5       	ldi	r24, 0x5A	; 90
     f08:	92 e0       	ldi	r25, 0x02	; 2
     f0a:	4e d2       	rcall	.+1180   	; 0x13a8 <Uart_Transmit_IT_PC>
     f0c:	fe 01       	movw	r30, r28
     f0e:	31 96       	adiw	r30, 0x01	; 1
     f10:	6f 01       	movw	r12, r30
     f12:	00 e0       	ldi	r16, 0x00	; 0
     f14:	10 e0       	ldi	r17, 0x00	; 0
     f16:	0f 2e       	mov	r0, r31
     f18:	f5 e0       	ldi	r31, 0x05	; 5
     f1a:	5f 2e       	mov	r5, r31
     f1c:	f0 2d       	mov	r31, r0
     f1e:	7e 01       	movw	r14, r28
     f20:	f7 e0       	ldi	r31, 0x07	; 7
     f22:	ef 0e       	add	r14, r31
     f24:	f1 1c       	adc	r15, r1
     f26:	0f 2e       	mov	r0, r31
     f28:	f0 e3       	ldi	r31, 0x30	; 48
     f2a:	6f 2e       	mov	r6, r31
     f2c:	f0 2d       	mov	r31, r0
     f2e:	d7 01       	movw	r26, r14
     f30:	e5 2d       	mov	r30, r5
     f32:	1d 92       	st	X+, r1
     f34:	ea 95       	dec	r30
     f36:	e9 f7       	brne	.-6      	; 0xf32 <tmc40bit_readInt+0xce>
     f38:	6f 82       	std	Y+7, r6	; 0x07
     f3a:	d6 01       	movw	r26, r12
     f3c:	7d 90       	ld	r7, X+
     f3e:	6d 01       	movw	r12, r26
     f40:	71 10       	cpse	r7, r1
     f42:	04 c0       	rjmp	.+8      	; 0xf4c <tmc40bit_readInt+0xe8>
     f44:	85 e5       	ldi	r24, 0x55	; 85
     f46:	92 e0       	ldi	r25, 0x02	; 2
     f48:	2f d2       	rcall	.+1118   	; 0x13a8 <Uart_Transmit_IT_PC>
     f4a:	15 c0       	rjmp	.+42     	; 0xf76 <tmc40bit_readInt+0x112>
     f4c:	bf e0       	ldi	r27, 0x0F	; 15
     f4e:	b7 15       	cp	r27, r7
     f50:	58 f0       	brcs	.+22     	; 0xf68 <tmc40bit_readInt+0x104>
     f52:	86 e5       	ldi	r24, 0x56	; 86
     f54:	92 e0       	ldi	r25, 0x02	; 2
     f56:	28 d2       	rcall	.+1104   	; 0x13a8 <Uart_Transmit_IT_PC>
     f58:	40 e1       	ldi	r20, 0x10	; 16
     f5a:	b7 01       	movw	r22, r14
     f5c:	87 2d       	mov	r24, r7
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	1b d6       	rcall	.+3126   	; 0x1b98 <__itoa_ncheck>
     f62:	c7 01       	movw	r24, r14
     f64:	21 d2       	rcall	.+1090   	; 0x13a8 <Uart_Transmit_IT_PC>
     f66:	07 c0       	rjmp	.+14     	; 0xf76 <tmc40bit_readInt+0x112>
     f68:	40 e1       	ldi	r20, 0x10	; 16
     f6a:	b7 01       	movw	r22, r14
     f6c:	87 2d       	mov	r24, r7
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	13 d6       	rcall	.+3110   	; 0x1b98 <__itoa_ncheck>
     f72:	c7 01       	movw	r24, r14
     f74:	19 d2       	rcall	.+1074   	; 0x13a8 <Uart_Transmit_IT_PC>
     f76:	04 30       	cpi	r16, 0x04	; 4
     f78:	11 05       	cpc	r17, r1
     f7a:	1c f4       	brge	.+6      	; 0xf82 <tmc40bit_readInt+0x11e>
     f7c:	88 e5       	ldi	r24, 0x58	; 88
     f7e:	92 e0       	ldi	r25, 0x02	; 2
     f80:	13 d2       	rcall	.+1062   	; 0x13a8 <Uart_Transmit_IT_PC>
     f82:	0f 5f       	subi	r16, 0xFF	; 255
     f84:	1f 4f       	sbci	r17, 0xFF	; 255
     f86:	05 30       	cpi	r16, 0x05	; 5
     f88:	11 05       	cpc	r17, r1
     f8a:	89 f6       	brne	.-94     	; 0xf2e <tmc40bit_readInt+0xca>
     f8c:	ef e3       	ldi	r30, 0x3F	; 63
     f8e:	fc e9       	ldi	r31, 0x9C	; 156
     f90:	31 97       	sbiw	r30, 0x01	; 1
     f92:	f1 f7       	brne	.-4      	; 0xf90 <tmc40bit_readInt+0x12c>
     f94:	00 c0       	rjmp	.+0      	; 0xf96 <tmc40bit_readInt+0x132>
     f96:	00 00       	nop
     f98:	81 e1       	ldi	r24, 0x11	; 17
     f9a:	92 e0       	ldi	r25, 0x02	; 2
     f9c:	05 d2       	rcall	.+1034   	; 0x13a8 <Uart_Transmit_IT_PC>
     f9e:	c5 01       	movw	r24, r10
     fa0:	b4 01       	movw	r22, r8
     fa2:	2b 96       	adiw	r28, 0x0b	; 11
     fa4:	0f b6       	in	r0, 0x3f	; 63
     fa6:	f8 94       	cli
     fa8:	de bf       	out	0x3e, r29	; 62
     faa:	0f be       	out	0x3f, r0	; 63
     fac:	cd bf       	out	0x3d, r28	; 61
     fae:	df 91       	pop	r29
     fb0:	cf 91       	pop	r28
     fb2:	1f 91       	pop	r17
     fb4:	0f 91       	pop	r16
     fb6:	ff 90       	pop	r15
     fb8:	ef 90       	pop	r14
     fba:	df 90       	pop	r13
     fbc:	cf 90       	pop	r12
     fbe:	bf 90       	pop	r11
     fc0:	af 90       	pop	r10
     fc2:	9f 90       	pop	r9
     fc4:	8f 90       	pop	r8
     fc6:	7f 90       	pop	r7
     fc8:	6f 90       	pop	r6
     fca:	5f 90       	pop	r5
     fcc:	08 95       	ret

00000fce <tmc4671_readInt>:
     fce:	4a cf       	rjmp	.-364    	; 0xe64 <tmc40bit_readInt>
     fd0:	08 95       	ret

00000fd2 <initTMC4671_Openloop>:
     fd2:	20 e0       	ldi	r18, 0x00	; 0
     fd4:	30 e0       	ldi	r19, 0x00	; 0
     fd6:	a9 01       	movw	r20, r18
     fd8:	67 e1       	ldi	r22, 0x17	; 23
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	b9 de       	rcall	.-654    	; 0xd52 <tmc40bit_writeInt>
     fe0:	23 e0       	ldi	r18, 0x03	; 3
     fe2:	30 e0       	ldi	r19, 0x00	; 0
     fe4:	a9 01       	movw	r20, r18
     fe6:	6b e1       	ldi	r22, 0x1B	; 27
     fe8:	81 e0       	ldi	r24, 0x01	; 1
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	b2 de       	rcall	.-668    	; 0xd52 <tmc40bit_writeInt>
     fee:	2f e9       	ldi	r18, 0x9F	; 159
     ff0:	3f e0       	ldi	r19, 0x0F	; 15
     ff2:	40 e0       	ldi	r20, 0x00	; 0
     ff4:	50 e0       	ldi	r21, 0x00	; 0
     ff6:	68 e1       	ldi	r22, 0x18	; 24
     ff8:	81 e0       	ldi	r24, 0x01	; 1
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	aa de       	rcall	.-684    	; 0xd52 <tmc40bit_writeInt>
     ffe:	29 e1       	ldi	r18, 0x19	; 25
    1000:	39 e1       	ldi	r19, 0x19	; 25
    1002:	40 e0       	ldi	r20, 0x00	; 0
    1004:	50 e0       	ldi	r21, 0x00	; 0
    1006:	69 e1       	ldi	r22, 0x19	; 25
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	a2 de       	rcall	.-700    	; 0xd52 <tmc40bit_writeInt>
    100e:	27 e0       	ldi	r18, 0x07	; 7
    1010:	30 e0       	ldi	r19, 0x00	; 0
    1012:	40 e0       	ldi	r20, 0x00	; 0
    1014:	50 e0       	ldi	r21, 0x00	; 0
    1016:	6a e1       	ldi	r22, 0x1A	; 26
    1018:	81 e0       	ldi	r24, 0x01	; 1
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	9a de       	rcall	.-716    	; 0xd52 <tmc40bit_writeInt>
    101e:	20 e0       	ldi	r18, 0x00	; 0
    1020:	31 e0       	ldi	r19, 0x01	; 1
    1022:	40 e0       	ldi	r20, 0x00	; 0
    1024:	54 e2       	ldi	r21, 0x24	; 36
    1026:	6a e0       	ldi	r22, 0x0A	; 10
    1028:	80 e0       	ldi	r24, 0x00	; 0
    102a:	90 e0       	ldi	r25, 0x00	; 0
    102c:	92 de       	rcall	.-732    	; 0xd52 <tmc40bit_writeInt>
    102e:	20 e1       	ldi	r18, 0x10	; 16
    1030:	30 e0       	ldi	r19, 0x00	; 0
    1032:	a9 01       	movw	r20, r18
    1034:	64 e0       	ldi	r22, 0x04	; 4
    1036:	80 e0       	ldi	r24, 0x00	; 0
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	8b de       	rcall	.-746    	; 0xd52 <tmc40bit_writeInt>
    103c:	20 e0       	ldi	r18, 0x00	; 0
    103e:	30 e0       	ldi	r19, 0x00	; 0
    1040:	40 e0       	ldi	r20, 0x00	; 0
    1042:	50 e2       	ldi	r21, 0x20	; 32
    1044:	65 e0       	ldi	r22, 0x05	; 5
    1046:	80 e0       	ldi	r24, 0x00	; 0
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	83 de       	rcall	.-762    	; 0xd52 <tmc40bit_writeInt>
    104c:	20 e0       	ldi	r18, 0x00	; 0
    104e:	30 e0       	ldi	r19, 0x00	; 0
    1050:	a9 01       	movw	r20, r18
    1052:	66 e0       	ldi	r22, 0x06	; 6
    1054:	80 e0       	ldi	r24, 0x00	; 0
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	7c de       	rcall	.-776    	; 0xd52 <tmc40bit_writeInt>
    105a:	2e e4       	ldi	r18, 0x4E	; 78
    105c:	31 e0       	ldi	r19, 0x01	; 1
    105e:	a9 01       	movw	r20, r18
    1060:	67 e0       	ldi	r22, 0x07	; 7
    1062:	80 e0       	ldi	r24, 0x00	; 0
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	75 de       	rcall	.-790    	; 0xd52 <tmc40bit_writeInt>
    1068:	2f ec       	ldi	r18, 0xCF	; 207
    106a:	30 e8       	ldi	r19, 0x80	; 128
    106c:	40 e0       	ldi	r20, 0x00	; 0
    106e:	5f ef       	ldi	r21, 0xFF	; 255
    1070:	69 e0       	ldi	r22, 0x09	; 9
    1072:	80 e0       	ldi	r24, 0x00	; 0
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	6d de       	rcall	.-806    	; 0xd52 <tmc40bit_writeInt>
    1078:	24 e0       	ldi	r18, 0x04	; 4
    107a:	3e e8       	ldi	r19, 0x8E	; 142
    107c:	40 e0       	ldi	r20, 0x00	; 0
    107e:	5f ef       	ldi	r21, 0xFF	; 255
    1080:	68 e0       	ldi	r22, 0x08	; 8
    1082:	80 e0       	ldi	r24, 0x00	; 0
    1084:	90 e0       	ldi	r25, 0x00	; 0
    1086:	65 de       	rcall	.-822    	; 0xd52 <tmc40bit_writeInt>
    1088:	20 e0       	ldi	r18, 0x00	; 0
    108a:	30 e0       	ldi	r19, 0x00	; 0
    108c:	a9 01       	movw	r20, r18
    108e:	6f e1       	ldi	r22, 0x1F	; 31
    1090:	80 e0       	ldi	r24, 0x00	; 0
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	5e de       	rcall	.-836    	; 0xd52 <tmc40bit_writeInt>
    1096:	2c e3       	ldi	r18, 0x3C	; 60
    1098:	30 e0       	ldi	r19, 0x00	; 0
    109a:	40 e0       	ldi	r20, 0x00	; 0
    109c:	50 e0       	ldi	r21, 0x00	; 0
    109e:	60 e2       	ldi	r22, 0x20	; 32
    10a0:	80 e0       	ldi	r24, 0x00	; 0
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	56 de       	rcall	.-852    	; 0xd52 <tmc40bit_writeInt>
    10a6:	2b ef       	ldi	r18, 0xFB	; 251
    10a8:	3f ef       	ldi	r19, 0xFF	; 255
    10aa:	4f ef       	ldi	r20, 0xFF	; 255
    10ac:	5f ef       	ldi	r21, 0xFF	; 255
    10ae:	61 e2       	ldi	r22, 0x21	; 33
    10b0:	80 e0       	ldi	r24, 0x00	; 0
    10b2:	90 e0       	ldi	r25, 0x00	; 0
    10b4:	4e de       	rcall	.-868    	; 0xd52 <tmc40bit_writeInt>
    10b6:	22 e0       	ldi	r18, 0x02	; 2
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	40 e0       	ldi	r20, 0x00	; 0
    10bc:	50 e0       	ldi	r21, 0x00	; 0
    10be:	62 e5       	ldi	r22, 0x52	; 82
    10c0:	80 e0       	ldi	r24, 0x00	; 0
    10c2:	90 e0       	ldi	r25, 0x00	; 0
    10c4:	46 de       	rcall	.-884    	; 0xd52 <tmc40bit_writeInt>
    10c6:	20 ea       	ldi	r18, 0xA0	; 160
    10c8:	3f e0       	ldi	r19, 0x0F	; 15
    10ca:	40 e0       	ldi	r20, 0x00	; 0
    10cc:	50 e0       	ldi	r21, 0x00	; 0
    10ce:	64 e2       	ldi	r22, 0x24	; 36
    10d0:	80 e0       	ldi	r24, 0x00	; 0
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	3e de       	rcall	.-900    	; 0xd52 <tmc40bit_writeInt>
    10d6:	28 e0       	ldi	r18, 0x08	; 8
    10d8:	30 e0       	ldi	r19, 0x00	; 0
    10da:	40 e0       	ldi	r20, 0x00	; 0
    10dc:	50 e0       	ldi	r21, 0x00	; 0
    10de:	63 e6       	ldi	r22, 0x63	; 99
    10e0:	80 e0       	ldi	r24, 0x00	; 0
    10e2:	90 e0       	ldi	r25, 0x00	; 0
    10e4:	36 de       	rcall	.-916    	; 0xd52 <tmc40bit_writeInt>
    10e6:	2c e3       	ldi	r18, 0x3C	; 60
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	40 e0       	ldi	r20, 0x00	; 0
    10ec:	50 e0       	ldi	r21, 0x00	; 0
    10ee:	61 e2       	ldi	r22, 0x21	; 33
    10f0:	80 e0       	ldi	r24, 0x00	; 0
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	2e de       	rcall	.-932    	; 0xd52 <tmc40bit_writeInt>
    10f6:	2f ef       	ldi	r18, 0xFF	; 255
    10f8:	87 ea       	ldi	r24, 0xA7	; 167
    10fa:	91 e6       	ldi	r25, 0x61	; 97
    10fc:	21 50       	subi	r18, 0x01	; 1
    10fe:	80 40       	sbci	r24, 0x00	; 0
    1100:	90 40       	sbci	r25, 0x00	; 0
    1102:	e1 f7       	brne	.-8      	; 0x10fc <initTMC4671_Openloop+0x12a>
    1104:	00 c0       	rjmp	.+0      	; 0x1106 <initTMC4671_Openloop+0x134>
    1106:	00 00       	nop
    1108:	24 ec       	ldi	r18, 0xC4	; 196
    110a:	3f ef       	ldi	r19, 0xFF	; 255
    110c:	4f ef       	ldi	r20, 0xFF	; 255
    110e:	5f ef       	ldi	r21, 0xFF	; 255
    1110:	61 e2       	ldi	r22, 0x21	; 33
    1112:	80 e0       	ldi	r24, 0x00	; 0
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	1d de       	rcall	.-966    	; 0xd52 <tmc40bit_writeInt>
    1118:	2f ef       	ldi	r18, 0xFF	; 255
    111a:	8f e4       	ldi	r24, 0x4F	; 79
    111c:	93 ec       	ldi	r25, 0xC3	; 195
    111e:	21 50       	subi	r18, 0x01	; 1
    1120:	80 40       	sbci	r24, 0x00	; 0
    1122:	90 40       	sbci	r25, 0x00	; 0
    1124:	e1 f7       	brne	.-8      	; 0x111e <initTMC4671_Openloop+0x14c>
    1126:	00 c0       	rjmp	.+0      	; 0x1128 <initTMC4671_Openloop+0x156>
    1128:	00 00       	nop
    112a:	20 e0       	ldi	r18, 0x00	; 0
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	a9 01       	movw	r20, r18
    1130:	61 e2       	ldi	r22, 0x21	; 33
    1132:	80 e0       	ldi	r24, 0x00	; 0
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	0d de       	rcall	.-998    	; 0xd52 <tmc40bit_writeInt>
    1138:	2f ef       	ldi	r18, 0xFF	; 255
    113a:	87 ea       	ldi	r24, 0xA7	; 167
    113c:	91 e6       	ldi	r25, 0x61	; 97
    113e:	21 50       	subi	r18, 0x01	; 1
    1140:	80 40       	sbci	r24, 0x00	; 0
    1142:	90 40       	sbci	r25, 0x00	; 0
    1144:	e1 f7       	brne	.-8      	; 0x113e <initTMC4671_Openloop+0x16c>
    1146:	00 c0       	rjmp	.+0      	; 0x1148 <initTMC4671_Openloop+0x176>
    1148:	00 00       	nop
    114a:	20 e0       	ldi	r18, 0x00	; 0
    114c:	30 e0       	ldi	r19, 0x00	; 0
    114e:	a9 01       	movw	r20, r18
    1150:	64 e2       	ldi	r22, 0x24	; 36
    1152:	80 e0       	ldi	r24, 0x00	; 0
    1154:	90 e0       	ldi	r25, 0x00	; 0
    1156:	fd cd       	rjmp	.-1030   	; 0xd52 <tmc40bit_writeInt>
    1158:	08 95       	ret

0000115a <read_registers_TMC4671>:
    115a:	6b e1       	ldi	r22, 0x1B	; 27
    115c:	81 e0       	ldi	r24, 0x01	; 1
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	36 df       	rcall	.-404    	; 0xfce <tmc4671_readInt>
    1162:	67 e1       	ldi	r22, 0x17	; 23
    1164:	81 e0       	ldi	r24, 0x01	; 1
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	32 df       	rcall	.-412    	; 0xfce <tmc4671_readInt>
    116a:	68 e1       	ldi	r22, 0x18	; 24
    116c:	81 e0       	ldi	r24, 0x01	; 1
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	2e df       	rcall	.-420    	; 0xfce <tmc4671_readInt>
    1172:	69 e1       	ldi	r22, 0x19	; 25
    1174:	81 e0       	ldi	r24, 0x01	; 1
    1176:	90 e0       	ldi	r25, 0x00	; 0
    1178:	2a df       	rcall	.-428    	; 0xfce <tmc4671_readInt>
    117a:	6a e1       	ldi	r22, 0x1A	; 26
    117c:	81 e0       	ldi	r24, 0x01	; 1
    117e:	90 e0       	ldi	r25, 0x00	; 0
    1180:	26 df       	rcall	.-436    	; 0xfce <tmc4671_readInt>
    1182:	6f e1       	ldi	r22, 0x1F	; 31
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	22 df       	rcall	.-444    	; 0xfce <tmc4671_readInt>
    118a:	60 e2       	ldi	r22, 0x20	; 32
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	1e df       	rcall	.-452    	; 0xfce <tmc4671_readInt>
    1192:	61 e2       	ldi	r22, 0x21	; 33
    1194:	81 e0       	ldi	r24, 0x01	; 1
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	1a cf       	rjmp	.-460    	; 0xfce <tmc4671_readInt>
    119a:	08 95       	ret

0000119c <tmc4671_switchToMotionMode>:
    119c:	1f 93       	push	r17
    119e:	cf 93       	push	r28
    11a0:	df 93       	push	r29
    11a2:	16 2f       	mov	r17, r22
    11a4:	c8 2f       	mov	r28, r24
    11a6:	d0 e0       	ldi	r29, 0x00	; 0
    11a8:	63 e6       	ldi	r22, 0x63	; 99
    11aa:	ce 01       	movw	r24, r28
    11ac:	10 df       	rcall	.-480    	; 0xfce <tmc4671_readInt>
    11ae:	dc 01       	movw	r26, r24
    11b0:	cb 01       	movw	r24, r22
    11b2:	88 27       	eor	r24, r24
    11b4:	9c 01       	movw	r18, r24
    11b6:	ad 01       	movw	r20, r26
    11b8:	21 2b       	or	r18, r17
    11ba:	63 e6       	ldi	r22, 0x63	; 99
    11bc:	ce 01       	movw	r24, r28
    11be:	c9 dd       	rcall	.-1134   	; 0xd52 <tmc40bit_writeInt>
    11c0:	df 91       	pop	r29
    11c2:	cf 91       	pop	r28
    11c4:	1f 91       	pop	r17
    11c6:	08 95       	ret

000011c8 <tmc4671_setAbsolutTargetPosition>:
    11c8:	cf 92       	push	r12
    11ca:	df 92       	push	r13
    11cc:	ef 92       	push	r14
    11ce:	ff 92       	push	r15
    11d0:	cf 93       	push	r28
    11d2:	c8 2f       	mov	r28, r24
    11d4:	6a 01       	movw	r12, r20
    11d6:	7b 01       	movw	r14, r22
    11d8:	63 e0       	ldi	r22, 0x03	; 3
    11da:	e0 df       	rcall	.-64     	; 0x119c <tmc4671_switchToMotionMode>
    11dc:	a7 01       	movw	r20, r14
    11de:	96 01       	movw	r18, r12
    11e0:	68 e6       	ldi	r22, 0x68	; 104
    11e2:	8c 2f       	mov	r24, r28
    11e4:	90 e0       	ldi	r25, 0x00	; 0
    11e6:	b5 dd       	rcall	.-1174   	; 0xd52 <tmc40bit_writeInt>
    11e8:	cf 91       	pop	r28
    11ea:	ff 90       	pop	r15
    11ec:	ef 90       	pop	r14
    11ee:	df 90       	pop	r13
    11f0:	cf 90       	pop	r12
    11f2:	08 95       	ret

000011f4 <tmc4671_getActualPosition>:
    tmc4671_writeInt(motor, TMC4671_PID_POSITION_ACTUAL, actualPosition);
}

int32_t tmc4671_getActualPosition(uint8_t motor)
{
    return tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL);
    11f4:	6b e6       	ldi	r22, 0x6B	; 107
    11f6:	90 e0       	ldi	r25, 0x00	; 0
    11f8:	ea ce       	rjmp	.-556    	; 0xfce <tmc4671_readInt>
}
    11fa:	08 95       	ret

000011fc <tmc6200_writeInt>:
	// Return int32_t value
	return value;
}

void tmc6200_writeInt(uint8_t debug_message, uint8_t address, uint32_t value)
{
    11fc:	cf 92       	push	r12
    11fe:	df 92       	push	r13
    1200:	ef 92       	push	r14
    1202:	ff 92       	push	r15
    1204:	0f 93       	push	r16
    1206:	1f 93       	push	r17
    1208:	cf 93       	push	r28
    120a:	df 93       	push	r29
    120c:	cd b7       	in	r28, 0x3d	; 61
    120e:	de b7       	in	r29, 0x3e	; 62
    1210:	2b 97       	sbiw	r28, 0x0b	; 11
    1212:	0f b6       	in	r0, 0x3f	; 63
    1214:	f8 94       	cli
    1216:	de bf       	out	0x3e, r29	; 62
    1218:	0f be       	out	0x3f, r0	; 63
    121a:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
    121c:	fe 01       	movw	r30, r28
    121e:	31 96       	adiw	r30, 0x01	; 1
    1220:	96 e0       	ldi	r25, 0x06	; 6
    1222:	df 01       	movw	r26, r30
    1224:	1d 92       	st	X+, r1
    1226:	9a 95       	dec	r25
    1228:	e9 f7       	brne	.-6      	; 0x1224 <tmc6200_writeInt+0x28>
		
	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
    122a:	60 68       	ori	r22, 0x80	; 128
    122c:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
    122e:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
    1230:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
    1232:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
    1234:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show transmitted data via serial port

	if (debug_message==1)
    1236:	81 30       	cpi	r24, 0x01	; 1
    1238:	09 f0       	breq	.+2      	; 0x123c <tmc6200_writeInt+0x40>
    123a:	47 c0       	rjmp	.+142    	; 0x12ca <tmc6200_writeInt+0xce>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
    123c:	36 96       	adiw	r30, 0x06	; 6
    123e:	85 e0       	ldi	r24, 0x05	; 5
    1240:	df 01       	movw	r26, r30
    1242:	1d 92       	st	X+, r1
    1244:	8a 95       	dec	r24
    1246:	e9 f7       	brne	.-6      	; 0x1242 <tmc6200_writeInt+0x46>
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
    1248:	82 e8       	ldi	r24, 0x82	; 130
    124a:	92 e0       	ldi	r25, 0x02	; 2
    124c:	ad d0       	rcall	.+346    	; 0x13a8 <Uart_Transmit_IT_PC>
    124e:	fe 01       	movw	r30, r28
    1250:	31 96       	adiw	r30, 0x01	; 1
    1252:	7f 01       	movw	r14, r30
		for (int count = 0 ; count < 5 ; count++)
    1254:	00 e0       	ldi	r16, 0x00	; 0
    1256:	10 e0       	ldi	r17, 0x00	; 0
		{
			if (tbuf[count] == 0)
    1258:	d7 01       	movw	r26, r14
    125a:	8c 91       	ld	r24, X
    125c:	81 11       	cpse	r24, r1
    125e:	04 c0       	rjmp	.+8      	; 0x1268 <tmc6200_writeInt+0x6c>
			{
				Uart_Transmit_IT_PC("00");
    1260:	85 e5       	ldi	r24, 0x55	; 85
    1262:	92 e0       	ldi	r25, 0x02	; 2
    1264:	a1 d0       	rcall	.+322    	; 0x13a8 <Uart_Transmit_IT_PC>
    1266:	1a c0       	rjmp	.+52     	; 0x129c <tmc6200_writeInt+0xa0>
			}
			else if (tbuf[count] < 0x10)
    1268:	80 31       	cpi	r24, 0x10	; 16
    126a:	78 f4       	brcc	.+30     	; 0x128a <tmc6200_writeInt+0x8e>
			{
				Uart_Transmit_IT_PC("0");
    126c:	86 e5       	ldi	r24, 0x56	; 86
    126e:	92 e0       	ldi	r25, 0x02	; 2
    1270:	9b d0       	rcall	.+310    	; 0x13a8 <Uart_Transmit_IT_PC>
    1272:	f7 01       	movw	r30, r14
    1274:	80 81       	ld	r24, Z
    1276:	40 e1       	ldi	r20, 0x10	; 16
    1278:	be 01       	movw	r22, r28
    127a:	69 5f       	subi	r22, 0xF9	; 249
    127c:	7f 4f       	sbci	r23, 0xFF	; 255
    127e:	90 e0       	ldi	r25, 0x00	; 0
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    1280:	8b d4       	rcall	.+2326   	; 0x1b98 <__itoa_ncheck>
    1282:	ce 01       	movw	r24, r28
    1284:	07 96       	adiw	r24, 0x07	; 7
    1286:	90 d0       	rcall	.+288    	; 0x13a8 <Uart_Transmit_IT_PC>
    1288:	09 c0       	rjmp	.+18     	; 0x129c <tmc6200_writeInt+0xa0>
    128a:	40 e1       	ldi	r20, 0x10	; 16
    128c:	be 01       	movw	r22, r28
    128e:	69 5f       	subi	r22, 0xF9	; 249
    1290:	7f 4f       	sbci	r23, 0xFF	; 255
    1292:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    1294:	81 d4       	rcall	.+2306   	; 0x1b98 <__itoa_ncheck>
    1296:	ce 01       	movw	r24, r28
    1298:	07 96       	adiw	r24, 0x07	; 7
			}
			if (count <4)
    129a:	86 d0       	rcall	.+268    	; 0x13a8 <Uart_Transmit_IT_PC>
    129c:	04 30       	cpi	r16, 0x04	; 4
    129e:	11 05       	cpc	r17, r1
			{
				Uart_Transmit_IT_PC(",");
    12a0:	1c f4       	brge	.+6      	; 0x12a8 <tmc6200_writeInt+0xac>
    12a2:	88 e5       	ldi	r24, 0x58	; 88
    12a4:	92 e0       	ldi	r25, 0x02	; 2
    12a6:	80 d0       	rcall	.+256    	; 0x13a8 <Uart_Transmit_IT_PC>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
    12a8:	0f 5f       	subi	r16, 0xFF	; 255
    12aa:	1f 4f       	sbci	r17, 0xFF	; 255
    12ac:	ff ef       	ldi	r31, 0xFF	; 255
    12ae:	ef 1a       	sub	r14, r31
    12b0:	ff 0a       	sbc	r15, r31
    12b2:	05 30       	cpi	r16, 0x05	; 5
    12b4:	11 05       	cpc	r17, r1
    12b6:	81 f6       	brne	.-96     	; 0x1258 <tmc6200_writeInt+0x5c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    12b8:	8f e3       	ldi	r24, 0x3F	; 63
    12ba:	9c e9       	ldi	r25, 0x9C	; 156
    12bc:	01 97       	sbiw	r24, 0x01	; 1
    12be:	f1 f7       	brne	.-4      	; 0x12bc <tmc6200_writeInt+0xc0>
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
    12c0:	00 c0       	rjmp	.+0      	; 0x12c2 <tmc6200_writeInt+0xc6>
    12c2:	00 00       	nop
    12c4:	81 e1       	ldi	r24, 0x11	; 17
	}

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
    12c6:	92 e0       	ldi	r25, 0x02	; 2
    12c8:	6f d0       	rcall	.+222    	; 0x13a8 <Uart_Transmit_IT_PC>
    12ca:	81 e0       	ldi	r24, 0x01	; 1
	
	// Transmit address and data
	spi_transmit_IT((unsigned char *)tbuf, 5, TMC6200);
    12cc:	30 dd       	rcall	.-1440   	; 0xd2e <enable_Slave>
    12ce:	41 e0       	ldi	r20, 0x01	; 1
    12d0:	65 e0       	ldi	r22, 0x05	; 5
    12d2:	ce 01       	movw	r24, r28
    12d4:	01 96       	adiw	r24, 0x01	; 1
    12d6:	11 dd       	rcall	.-1502   	; 0xcfa <spi_transmit_IT>
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
    12d8:	81 e0       	ldi	r24, 0x01	; 1
    12da:	32 dd       	rcall	.-1436   	; 0xd40 <disable_Slave>
    12dc:	2b 96       	adiw	r28, 0x0b	; 11
}
    12de:	0f b6       	in	r0, 0x3f	; 63
    12e0:	f8 94       	cli
    12e2:	de bf       	out	0x3e, r29	; 62
    12e4:	0f be       	out	0x3f, r0	; 63
    12e6:	cd bf       	out	0x3d, r28	; 61
    12e8:	df 91       	pop	r29
    12ea:	cf 91       	pop	r28
    12ec:	1f 91       	pop	r17
    12ee:	0f 91       	pop	r16
    12f0:	ff 90       	pop	r15
    12f2:	ef 90       	pop	r14
    12f4:	df 90       	pop	r13
    12f6:	cf 90       	pop	r12
    12f8:	08 95       	ret

000012fa <initTMC6200>:
    12fa:	2f 9a       	sbi	0x05, 7	; 5
    12fc:	2f ef       	ldi	r18, 0xFF	; 255
    12fe:	81 ee       	ldi	r24, 0xE1	; 225
    1300:	94 e0       	ldi	r25, 0x04	; 4
    1302:	21 50       	subi	r18, 0x01	; 1
    1304:	80 40       	sbci	r24, 0x00	; 0
    1306:	90 40       	sbci	r25, 0x00	; 0
    1308:	e1 f7       	brne	.-8      	; 0x1302 <initTMC6200+0x8>
    130a:	00 c0       	rjmp	.+0      	; 0x130c <initTMC6200+0x12>
    130c:	00 00       	nop
void initTMC6200(void)
{
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
	_delay_ms(100);
	
	tmc6200_writeInt(0, TMC6200_GCONF, 0x00000010);		// current amplification: 10
    130e:	20 e1       	ldi	r18, 0x10	; 16
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	40 e0       	ldi	r20, 0x00	; 0
    1314:	50 e0       	ldi	r21, 0x00	; 0
    1316:	60 e0       	ldi	r22, 0x00	; 0
    1318:	80 e0       	ldi	r24, 0x00	; 0
    131a:	70 df       	rcall	.-288    	; 0x11fc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_GSTAT, 0x00000000);
    131c:	20 e0       	ldi	r18, 0x00	; 0
    131e:	30 e0       	ldi	r19, 0x00	; 0
    1320:	a9 01       	movw	r20, r18
    1322:	61 e0       	ldi	r22, 0x01	; 1
    1324:	80 e0       	ldi	r24, 0x00	; 0
    1326:	6a df       	rcall	.-300    	; 0x11fc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_OTP_PROG, 0x00000000);     //
    1328:	20 e0       	ldi	r18, 0x00	; 0
    132a:	30 e0       	ldi	r19, 0x00	; 0
    132c:	a9 01       	movw	r20, r18
    132e:	66 e0       	ldi	r22, 0x06	; 6
    1330:	80 e0       	ldi	r24, 0x00	; 0
    1332:	64 df       	rcall	.-312    	; 0x11fc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
    1334:	2f e0       	ldi	r18, 0x0F	; 15
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	40 e0       	ldi	r20, 0x00	; 0
    133a:	50 e0       	ldi	r21, 0x00	; 0
    133c:	68 e0       	ldi	r22, 0x08	; 8
    133e:	80 e0       	ldi	r24, 0x00	; 0
    1340:	5d df       	rcall	.-326    	; 0x11fc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_SHORT_CONF, 0x13010606);	// default
    1342:	26 e0       	ldi	r18, 0x06	; 6
    1344:	36 e0       	ldi	r19, 0x06	; 6
    1346:	41 e0       	ldi	r20, 0x01	; 1
    1348:	53 e1       	ldi	r21, 0x13	; 19
    134a:	69 e0       	ldi	r22, 0x09	; 9
    134c:	80 e0       	ldi	r24, 0x00	; 0
    134e:	56 df       	rcall	.-340    	; 0x11fc <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
    1350:	24 e0       	ldi	r18, 0x04	; 4
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	48 e0       	ldi	r20, 0x08	; 8
    1356:	50 e0       	ldi	r21, 0x00	; 0
    1358:	6a e0       	ldi	r22, 0x0A	; 10
    135a:	80 e0       	ldi	r24, 0x00	; 0
    135c:	4f cf       	rjmp	.-354    	; 0x11fc <tmc6200_writeInt>
    135e:	08 95       	ret

00001360 <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
    1360:	00 00       	nop
	asm("nop");
    1362:	00 00       	nop
    1364:	08 95       	ret

00001366 <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
    1366:	cf 93       	push	r28
    1368:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
    136a:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
    136e:	80 e1       	ldi	r24, 0x10	; 16
    1370:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
    1374:	c1 ec       	ldi	r28, 0xC1	; 193
    1376:	d0 e0       	ldi	r29, 0x00	; 0
    1378:	88 e1       	ldi	r24, 0x18	; 24
    137a:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
    137c:	86 e0       	ldi	r24, 0x06	; 6
    137e:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
    1382:	8b e9       	ldi	r24, 0x9B	; 155
    1384:	92 e0       	ldi	r25, 0x02	; 2
    1386:	03 d9       	rcall	.-3578   	; 0x58e <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
    1388:	84 ea       	ldi	r24, 0xA4	; 164
    138a:	9a e0       	ldi	r25, 0x0A	; 10
    138c:	00 d9       	rcall	.-3584   	; 0x58e <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
    138e:	88 81       	ld	r24, Y
    1390:	80 68       	ori	r24, 0x80	; 128
    1392:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
    1394:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
    1396:	80 eb       	ldi	r24, 0xB0	; 176
    1398:	99 e0       	ldi	r25, 0x09	; 9
    139a:	90 93 a8 10 	sts	0x10A8, r25	; 0x8010a8 <ptr_tx_completed_0+0x1>
    139e:	80 93 a7 10 	sts	0x10A7, r24	; 0x8010a7 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
    13a2:	df 91       	pop	r29
    13a4:	cf 91       	pop	r28
    13a6:	08 95       	ret

000013a8 <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
    13a8:	fc 01       	movw	r30, r24
    13aa:	01 90       	ld	r0, Z+
    13ac:	00 20       	and	r0, r0
    13ae:	e9 f7       	brne	.-6      	; 0x13aa <Uart_Transmit_IT_PC+0x2>
    13b0:	31 97       	sbiw	r30, 0x01	; 1
    13b2:	af 01       	movw	r20, r30
    13b4:	48 1b       	sub	r20, r24
    13b6:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
    13b8:	bc 01       	movw	r22, r24
    13ba:	8b e9       	ldi	r24, 0x9B	; 155
    13bc:	92 e0       	ldi	r25, 0x02	; 2
    13be:	2b d9       	rcall	.-3498   	; 0x616 <RB_write>
	Uart_EnableTransmitIT_0();
    13c0:	e1 ec       	ldi	r30, 0xC1	; 193
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	80 81       	ld	r24, Z
    13c6:	80 62       	ori	r24, 0x20	; 32
    13c8:	80 83       	st	Z, r24
    13ca:	08 95       	ret

000013cc <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
    13cc:	1f 92       	push	r1
    13ce:	0f 92       	push	r0
    13d0:	0f b6       	in	r0, 0x3f	; 63
    13d2:	0f 92       	push	r0
    13d4:	11 24       	eor	r1, r1
    13d6:	0b b6       	in	r0, 0x3b	; 59
    13d8:	0f 92       	push	r0
    13da:	2f 93       	push	r18
    13dc:	3f 93       	push	r19
    13de:	4f 93       	push	r20
    13e0:	5f 93       	push	r21
    13e2:	6f 93       	push	r22
    13e4:	7f 93       	push	r23
    13e6:	8f 93       	push	r24
    13e8:	9f 93       	push	r25
    13ea:	af 93       	push	r26
    13ec:	bf 93       	push	r27
    13ee:	ef 93       	push	r30
    13f0:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
    13f2:	8b e9       	ldi	r24, 0x9B	; 155
    13f4:	92 e0       	ldi	r25, 0x02	; 2
    13f6:	da d8       	rcall	.-3660   	; 0x5ac <RB_length>
    13f8:	88 23       	and	r24, r24
    13fa:	31 f0       	breq	.+12     	; 0x1408 <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
    13fc:	8b e9       	ldi	r24, 0x9B	; 155
    13fe:	92 e0       	ldi	r25, 0x02	; 2
    1400:	e1 d8       	rcall	.-3646   	; 0x5c4 <RB_readByte>
    1402:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    1406:	0c c0       	rjmp	.+24     	; 0x1420 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
    1408:	e1 ec       	ldi	r30, 0xC1	; 193
    140a:	f0 e0       	ldi	r31, 0x00	; 0
    140c:	80 81       	ld	r24, Z
    140e:	8f 7d       	andi	r24, 0xDF	; 223
    1410:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
    1412:	e0 91 a7 10 	lds	r30, 0x10A7	; 0x8010a7 <ptr_tx_completed_0>
    1416:	f0 91 a8 10 	lds	r31, 0x10A8	; 0x8010a8 <ptr_tx_completed_0+0x1>
    141a:	30 97       	sbiw	r30, 0x00	; 0
    141c:	09 f0       	breq	.+2      	; 0x1420 <__vector_26+0x54>
			ptr_tx_completed_0();
    141e:	19 95       	eicall
	}
}
    1420:	ff 91       	pop	r31
    1422:	ef 91       	pop	r30
    1424:	bf 91       	pop	r27
    1426:	af 91       	pop	r26
    1428:	9f 91       	pop	r25
    142a:	8f 91       	pop	r24
    142c:	7f 91       	pop	r23
    142e:	6f 91       	pop	r22
    1430:	5f 91       	pop	r21
    1432:	4f 91       	pop	r20
    1434:	3f 91       	pop	r19
    1436:	2f 91       	pop	r18
    1438:	0f 90       	pop	r0
    143a:	0b be       	out	0x3b, r0	; 59
    143c:	0f 90       	pop	r0
    143e:	0f be       	out	0x3f, r0	; 63
    1440:	0f 90       	pop	r0
    1442:	1f 90       	pop	r1
    1444:	18 95       	reti

00001446 <__vector_25>:

ISR(USART0_RX_vect)
{	
    1446:	1f 92       	push	r1
    1448:	0f 92       	push	r0
    144a:	0f b6       	in	r0, 0x3f	; 63
    144c:	0f 92       	push	r0
    144e:	11 24       	eor	r1, r1
    1450:	0b b6       	in	r0, 0x3b	; 59
    1452:	0f 92       	push	r0
    1454:	2f 93       	push	r18
    1456:	3f 93       	push	r19
    1458:	4f 93       	push	r20
    145a:	5f 93       	push	r21
    145c:	6f 93       	push	r22
    145e:	7f 93       	push	r23
    1460:	8f 93       	push	r24
    1462:	9f 93       	push	r25
    1464:	af 93       	push	r26
    1466:	bf 93       	push	r27
    1468:	ef 93       	push	r30
    146a:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
    146c:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
    1470:	84 ea       	ldi	r24, 0xA4	; 164
    1472:	9a e0       	ldi	r25, 0x0A	; 10
    1474:	b7 d8       	rcall	.-3730   	; 0x5e4 <RB_writeByte>
    1476:	ff 91       	pop	r31
    1478:	ef 91       	pop	r30
    147a:	bf 91       	pop	r27
    147c:	af 91       	pop	r26
    147e:	9f 91       	pop	r25
    1480:	8f 91       	pop	r24
    1482:	7f 91       	pop	r23
    1484:	6f 91       	pop	r22
    1486:	5f 91       	pop	r21
    1488:	4f 91       	pop	r20
    148a:	3f 91       	pop	r19
    148c:	2f 91       	pop	r18
    148e:	0f 90       	pop	r0
    1490:	0b be       	out	0x3b, r0	; 59
    1492:	0f 90       	pop	r0
    1494:	0f be       	out	0x3f, r0	; 63
    1496:	0f 90       	pop	r0
    1498:	1f 90       	pop	r1
    149a:	18 95       	reti

0000149c <main>:
#include "libraries/TMC6200/TMC6200.h"
#include "libraries/TMC4671/TMC4671.h"
#include "libraries/Software_Ramp/ramp1.h"

int main(void)
{
    149c:	cf 93       	push	r28
    149e:	df 93       	push	r29
    14a0:	cd b7       	in	r28, 0x3d	; 61
    14a2:	de b7       	in	r29, 0x3e	; 62
    14a4:	ed 97       	sbiw	r28, 0x3d	; 61
    14a6:	0f b6       	in	r0, 0x3f	; 63
    14a8:	f8 94       	cli
    14aa:	de bf       	out	0x3e, r29	; 62
    14ac:	0f be       	out	0x3f, r0	; 63
    14ae:	cd bf       	out	0x3d, r28	; 61
    IO_init();                                              // Ein-/Ausgangspins initialisieren
    14b0:	0e 94 94 00 	call	0x128	; 0x128 <IO_init>
    SPI_init();                                             // SPI-Schnittstelle initialisieren
    14b4:	1c dc       	rcall	.-1992   	; 0xcee <SPI_init>
    UART_init();                                            // UART-Schnittstelle initialisieren
    14b6:	57 df       	rcall	.-338    	; 0x1366 <UART_init>
    initTMC6200();                                          // Gate-Treiber initialisieren
    14b8:	20 df       	rcall	.-448    	; 0x12fa <initTMC6200>
    14ba:	8b dd       	rcall	.-1258   	; 0xfd2 <initTMC4671_Openloop>
    initTMC4671_Openloop();                                  // FOC-Treiber initialisieren
    14bc:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>

    Position = 0;
    14c0:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
    14c4:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
    14c8:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
    14cc:	ce 01       	movw	r24, r28

    linear_ramp_t Ramp;
    linear_ramp_t * ramp = &Ramp;

    linear_ramp_init(ramp);
    14ce:	01 96       	adiw	r24, 0x01	; 1
    14d0:	c9 d8       	rcall	.-3694   	; 0x664 <linear_ramp_init>
    14d2:	ce 01       	movw	r24, r28
    linear_ramp_set_defaults(ramp);
    14d4:	01 96       	adiw	r24, 0x01	; 1
    14d6:	01 d9       	rcall	.-3582   	; 0x6da <linear_ramp_set_defaults>
    14d8:	10 92 aa 10 	sts	0x10AA, r1	; 0x8010aa <states>
    states = IDLE;
    14dc:	80 91 9c 04 	lds	r24, 0x049C	; 0x80049c <Position>
        // Wird '0' eingegeben, so Springt der Motor auf Position 0 wie zu Beginn.
        // WIrd '1' eingegeben, so läuft ein Testskript durch 12 Positionen und dann wieder an die Startposition.
        // WIrd '2' eingegeben, so wird die Variable Position = 1 gesetzt und die Software-Ramp in der Main-Routine aktiviert.
		// Wird nur ein '\r' eingegeben, so springt der Motor jeweils um 10000000 Schritte.

        if ((Position == 1) && (ramp->ramp_enable == 0))
    14e0:	90 91 9d 04 	lds	r25, 0x049D	; 0x80049d <Position+0x1>
    14e4:	a0 91 9e 04 	lds	r26, 0x049E	; 0x80049e <Position+0x2>
    14e8:	b0 91 9f 04 	lds	r27, 0x049F	; 0x80049f <Position+0x3>
    14ec:	01 97       	sbiw	r24, 0x01	; 1
    14ee:	a1 05       	cpc	r26, r1
    14f0:	b1 05       	cpc	r27, r1
    14f2:	31 f5       	brne	.+76     	; 0x1540 <main+0xa4>
    14f4:	89 81       	ldd	r24, Y+1	; 0x01
    14f6:	81 11       	cpse	r24, r1
    14f8:	26 c0       	rjmp	.+76     	; 0x1546 <main+0xaa>
    14fa:	20 e0       	ldi	r18, 0x00	; 0
    14fc:	30 e0       	ldi	r19, 0x00	; 0
        {
            tmc4671_writeInt(0, 0x6B,                0x00000000);        // writing value 0x00000003 = 3 = 0.0 to address 67 = 0x63(MODE_RAMP_MODE_MOTION)
    14fe:	a9 01       	movw	r20, r18
    1500:	6b e6       	ldi	r22, 0x6B	; 107
    1502:	80 e0       	ldi	r24, 0x00	; 0
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	ac dc       	rcall	.-1704   	; 0xe60 <tmc4671_writeInt>
    1508:	40 e0       	ldi	r20, 0x00	; 0
            tmc4671_setAbsolutTargetPosition(0, 0x00000000);            // Überprüfen der Maximalwerte, bei zu hohen Eingaben wird automatisch
    150a:	50 e0       	ldi	r21, 0x00	; 0
    150c:	ba 01       	movw	r22, r20
    150e:	80 e0       	ldi	r24, 0x00	; 0
    1510:	5b de       	rcall	.-842    	; 0x11c8 <tmc4671_setAbsolutTargetPosition>
    1512:	ce 01       	movw	r24, r28
    1514:	01 96       	adiw	r24, 0x01	; 1
            calculateRamp(1000, 1000, 5000, ramp);
    1516:	6c 01       	movw	r12, r24
    1518:	e1 2c       	mov	r14, r1
    151a:	10 e4       	ldi	r17, 0x40	; 64
    151c:	f1 2e       	mov	r15, r17
    151e:	0c e9       	ldi	r16, 0x9C	; 156
    1520:	15 e4       	ldi	r17, 0x45	; 69
    1522:	20 e0       	ldi	r18, 0x00	; 0
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	4a e7       	ldi	r20, 0x7A	; 122
    1528:	54 e4       	ldi	r21, 0x44	; 68
    152a:	ca 01       	movw	r24, r20
    152c:	b9 01       	movw	r22, r18
    152e:	18 d9       	rcall	.-3536   	; 0x760 <calculateRamp>
    1530:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
            Position = 0;
    1534:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
    1538:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
    153c:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
    1540:	89 81       	ldd	r24, Y+1	; 0x01
        }
		if (ramp->ramp_enable)
    1542:	88 23       	and	r24, r24
    1544:	89 f0       	breq	.+34     	; 0x1568 <main+0xcc>
    1546:	ce 01       	movw	r24, r28
		{
	       computeRamp(ramp);
    1548:	01 96       	adiw	r24, 0x01	; 1
    154a:	39 d9       	rcall	.-3470   	; 0x7be <computeRamp>
    154c:	20 e0       	ldi	r18, 0x00	; 0
	       tmc4671_setAbsolutTargetPosition(0, (uint32_t)(ramp->ramp_position * 1000));
    154e:	30 e0       	ldi	r19, 0x00	; 0
    1550:	4a e7       	ldi	r20, 0x7A	; 122
    1552:	54 e4       	ldi	r21, 0x44	; 68
    1554:	6e a1       	ldd	r22, Y+38	; 0x26
    1556:	7f a1       	ldd	r23, Y+39	; 0x27
    1558:	88 a5       	ldd	r24, Y+40	; 0x28
    155a:	99 a5       	ldd	r25, Y+41	; 0x29
    155c:	87 d1       	rcall	.+782    	; 0x186c <__mulsf3>
    155e:	e1 d0       	rcall	.+450    	; 0x1722 <__fixunssfsi>
    1560:	ab 01       	movw	r20, r22
    1562:	bc 01       	movw	r22, r24
    1564:	80 e0       	ldi	r24, 0x00	; 0
    1566:	30 de       	rcall	.-928    	; 0x11c8 <tmc4671_setAbsolutTargetPosition>
    1568:	f8 dd       	rcall	.-1040   	; 0x115a <read_registers_TMC4671>
		}
		read_registers_TMC4671();
    156a:	0d d8       	rcall	.-4070   	; 0x586 <check_Communication_Input_UART>
    156c:	9f ef       	ldi	r25, 0xFF	; 255
        check_Communication_Input_UART();
    156e:	27 ea       	ldi	r18, 0xA7	; 167
    1570:	81 e6       	ldi	r24, 0x61	; 97
    1572:	91 50       	subi	r25, 0x01	; 1
    1574:	20 40       	sbci	r18, 0x00	; 0
    1576:	80 40       	sbci	r24, 0x00	; 0
    1578:	e1 f7       	brne	.-8      	; 0x1572 <main+0xd6>
    157a:	00 c0       	rjmp	.+0      	; 0x157c <main+0xe0>
    157c:	00 00       	nop
    157e:	ae cf       	rjmp	.-164    	; 0x14dc <main+0x40>

00001580 <__subsf3>:
    1580:	50 58       	subi	r21, 0x80	; 128

00001582 <__addsf3>:
    1582:	bb 27       	eor	r27, r27
    1584:	aa 27       	eor	r26, r26
    1586:	0e d0       	rcall	.+28     	; 0x15a4 <__addsf3x>
    1588:	33 c1       	rjmp	.+614    	; 0x17f0 <__fp_round>
    158a:	24 d1       	rcall	.+584    	; 0x17d4 <__fp_pscA>
    158c:	30 f0       	brcs	.+12     	; 0x159a <__addsf3+0x18>
    158e:	29 d1       	rcall	.+594    	; 0x17e2 <__fp_pscB>
    1590:	20 f0       	brcs	.+8      	; 0x159a <__addsf3+0x18>
    1592:	31 f4       	brne	.+12     	; 0x15a0 <__addsf3+0x1e>
    1594:	9f 3f       	cpi	r25, 0xFF	; 255
    1596:	11 f4       	brne	.+4      	; 0x159c <__addsf3+0x1a>
    1598:	1e f4       	brtc	.+6      	; 0x15a0 <__addsf3+0x1e>
    159a:	19 c1       	rjmp	.+562    	; 0x17ce <__fp_nan>
    159c:	0e f4       	brtc	.+2      	; 0x15a0 <__addsf3+0x1e>
    159e:	e0 95       	com	r30
    15a0:	e7 fb       	bst	r30, 7
    15a2:	0f c1       	rjmp	.+542    	; 0x17c2 <__fp_inf>

000015a4 <__addsf3x>:
    15a4:	e9 2f       	mov	r30, r25
    15a6:	35 d1       	rcall	.+618    	; 0x1812 <__fp_split3>
    15a8:	80 f3       	brcs	.-32     	; 0x158a <__addsf3+0x8>
    15aa:	ba 17       	cp	r27, r26
    15ac:	62 07       	cpc	r22, r18
    15ae:	73 07       	cpc	r23, r19
    15b0:	84 07       	cpc	r24, r20
    15b2:	95 07       	cpc	r25, r21
    15b4:	18 f0       	brcs	.+6      	; 0x15bc <__addsf3x+0x18>
    15b6:	71 f4       	brne	.+28     	; 0x15d4 <__addsf3x+0x30>
    15b8:	9e f5       	brtc	.+102    	; 0x1620 <__addsf3x+0x7c>
    15ba:	4d c1       	rjmp	.+666    	; 0x1856 <__fp_zero>
    15bc:	0e f4       	brtc	.+2      	; 0x15c0 <__addsf3x+0x1c>
    15be:	e0 95       	com	r30
    15c0:	0b 2e       	mov	r0, r27
    15c2:	ba 2f       	mov	r27, r26
    15c4:	a0 2d       	mov	r26, r0
    15c6:	0b 01       	movw	r0, r22
    15c8:	b9 01       	movw	r22, r18
    15ca:	90 01       	movw	r18, r0
    15cc:	0c 01       	movw	r0, r24
    15ce:	ca 01       	movw	r24, r20
    15d0:	a0 01       	movw	r20, r0
    15d2:	11 24       	eor	r1, r1
    15d4:	ff 27       	eor	r31, r31
    15d6:	59 1b       	sub	r21, r25
    15d8:	99 f0       	breq	.+38     	; 0x1600 <__addsf3x+0x5c>
    15da:	59 3f       	cpi	r21, 0xF9	; 249
    15dc:	50 f4       	brcc	.+20     	; 0x15f2 <__addsf3x+0x4e>
    15de:	50 3e       	cpi	r21, 0xE0	; 224
    15e0:	68 f1       	brcs	.+90     	; 0x163c <__addsf3x+0x98>
    15e2:	1a 16       	cp	r1, r26
    15e4:	f0 40       	sbci	r31, 0x00	; 0
    15e6:	a2 2f       	mov	r26, r18
    15e8:	23 2f       	mov	r18, r19
    15ea:	34 2f       	mov	r19, r20
    15ec:	44 27       	eor	r20, r20
    15ee:	58 5f       	subi	r21, 0xF8	; 248
    15f0:	f3 cf       	rjmp	.-26     	; 0x15d8 <__addsf3x+0x34>
    15f2:	46 95       	lsr	r20
    15f4:	37 95       	ror	r19
    15f6:	27 95       	ror	r18
    15f8:	a7 95       	ror	r26
    15fa:	f0 40       	sbci	r31, 0x00	; 0
    15fc:	53 95       	inc	r21
    15fe:	c9 f7       	brne	.-14     	; 0x15f2 <__addsf3x+0x4e>
    1600:	7e f4       	brtc	.+30     	; 0x1620 <__addsf3x+0x7c>
    1602:	1f 16       	cp	r1, r31
    1604:	ba 0b       	sbc	r27, r26
    1606:	62 0b       	sbc	r22, r18
    1608:	73 0b       	sbc	r23, r19
    160a:	84 0b       	sbc	r24, r20
    160c:	ba f0       	brmi	.+46     	; 0x163c <__addsf3x+0x98>
    160e:	91 50       	subi	r25, 0x01	; 1
    1610:	a1 f0       	breq	.+40     	; 0x163a <__addsf3x+0x96>
    1612:	ff 0f       	add	r31, r31
    1614:	bb 1f       	adc	r27, r27
    1616:	66 1f       	adc	r22, r22
    1618:	77 1f       	adc	r23, r23
    161a:	88 1f       	adc	r24, r24
    161c:	c2 f7       	brpl	.-16     	; 0x160e <__addsf3x+0x6a>
    161e:	0e c0       	rjmp	.+28     	; 0x163c <__addsf3x+0x98>
    1620:	ba 0f       	add	r27, r26
    1622:	62 1f       	adc	r22, r18
    1624:	73 1f       	adc	r23, r19
    1626:	84 1f       	adc	r24, r20
    1628:	48 f4       	brcc	.+18     	; 0x163c <__addsf3x+0x98>
    162a:	87 95       	ror	r24
    162c:	77 95       	ror	r23
    162e:	67 95       	ror	r22
    1630:	b7 95       	ror	r27
    1632:	f7 95       	ror	r31
    1634:	9e 3f       	cpi	r25, 0xFE	; 254
    1636:	08 f0       	brcs	.+2      	; 0x163a <__addsf3x+0x96>
    1638:	b3 cf       	rjmp	.-154    	; 0x15a0 <__addsf3+0x1e>
    163a:	93 95       	inc	r25
    163c:	88 0f       	add	r24, r24
    163e:	08 f0       	brcs	.+2      	; 0x1642 <__addsf3x+0x9e>
    1640:	99 27       	eor	r25, r25
    1642:	ee 0f       	add	r30, r30
    1644:	97 95       	ror	r25
    1646:	87 95       	ror	r24
    1648:	08 95       	ret

0000164a <__cmpsf2>:
    164a:	97 d0       	rcall	.+302    	; 0x177a <__fp_cmp>
    164c:	08 f4       	brcc	.+2      	; 0x1650 <__cmpsf2+0x6>
    164e:	81 e0       	ldi	r24, 0x01	; 1
    1650:	08 95       	ret

00001652 <__divsf3>:
    1652:	0c d0       	rcall	.+24     	; 0x166c <__divsf3x>
    1654:	cd c0       	rjmp	.+410    	; 0x17f0 <__fp_round>
    1656:	c5 d0       	rcall	.+394    	; 0x17e2 <__fp_pscB>
    1658:	40 f0       	brcs	.+16     	; 0x166a <__divsf3+0x18>
    165a:	bc d0       	rcall	.+376    	; 0x17d4 <__fp_pscA>
    165c:	30 f0       	brcs	.+12     	; 0x166a <__divsf3+0x18>
    165e:	21 f4       	brne	.+8      	; 0x1668 <__divsf3+0x16>
    1660:	5f 3f       	cpi	r21, 0xFF	; 255
    1662:	19 f0       	breq	.+6      	; 0x166a <__divsf3+0x18>
    1664:	ae c0       	rjmp	.+348    	; 0x17c2 <__fp_inf>
    1666:	51 11       	cpse	r21, r1
    1668:	f7 c0       	rjmp	.+494    	; 0x1858 <__fp_szero>
    166a:	b1 c0       	rjmp	.+354    	; 0x17ce <__fp_nan>

0000166c <__divsf3x>:
    166c:	d2 d0       	rcall	.+420    	; 0x1812 <__fp_split3>
    166e:	98 f3       	brcs	.-26     	; 0x1656 <__divsf3+0x4>

00001670 <__divsf3_pse>:
    1670:	99 23       	and	r25, r25
    1672:	c9 f3       	breq	.-14     	; 0x1666 <__divsf3+0x14>
    1674:	55 23       	and	r21, r21
    1676:	b1 f3       	breq	.-20     	; 0x1664 <__divsf3+0x12>
    1678:	95 1b       	sub	r25, r21
    167a:	55 0b       	sbc	r21, r21
    167c:	bb 27       	eor	r27, r27
    167e:	aa 27       	eor	r26, r26
    1680:	62 17       	cp	r22, r18
    1682:	73 07       	cpc	r23, r19
    1684:	84 07       	cpc	r24, r20
    1686:	38 f0       	brcs	.+14     	; 0x1696 <__divsf3_pse+0x26>
    1688:	9f 5f       	subi	r25, 0xFF	; 255
    168a:	5f 4f       	sbci	r21, 0xFF	; 255
    168c:	22 0f       	add	r18, r18
    168e:	33 1f       	adc	r19, r19
    1690:	44 1f       	adc	r20, r20
    1692:	aa 1f       	adc	r26, r26
    1694:	a9 f3       	breq	.-22     	; 0x1680 <__divsf3_pse+0x10>
    1696:	33 d0       	rcall	.+102    	; 0x16fe <__divsf3_pse+0x8e>
    1698:	0e 2e       	mov	r0, r30
    169a:	3a f0       	brmi	.+14     	; 0x16aa <__divsf3_pse+0x3a>
    169c:	e0 e8       	ldi	r30, 0x80	; 128
    169e:	30 d0       	rcall	.+96     	; 0x1700 <__divsf3_pse+0x90>
    16a0:	91 50       	subi	r25, 0x01	; 1
    16a2:	50 40       	sbci	r21, 0x00	; 0
    16a4:	e6 95       	lsr	r30
    16a6:	00 1c       	adc	r0, r0
    16a8:	ca f7       	brpl	.-14     	; 0x169c <__divsf3_pse+0x2c>
    16aa:	29 d0       	rcall	.+82     	; 0x16fe <__divsf3_pse+0x8e>
    16ac:	fe 2f       	mov	r31, r30
    16ae:	27 d0       	rcall	.+78     	; 0x16fe <__divsf3_pse+0x8e>
    16b0:	66 0f       	add	r22, r22
    16b2:	77 1f       	adc	r23, r23
    16b4:	88 1f       	adc	r24, r24
    16b6:	bb 1f       	adc	r27, r27
    16b8:	26 17       	cp	r18, r22
    16ba:	37 07       	cpc	r19, r23
    16bc:	48 07       	cpc	r20, r24
    16be:	ab 07       	cpc	r26, r27
    16c0:	b0 e8       	ldi	r27, 0x80	; 128
    16c2:	09 f0       	breq	.+2      	; 0x16c6 <__divsf3_pse+0x56>
    16c4:	bb 0b       	sbc	r27, r27
    16c6:	80 2d       	mov	r24, r0
    16c8:	bf 01       	movw	r22, r30
    16ca:	ff 27       	eor	r31, r31
    16cc:	93 58       	subi	r25, 0x83	; 131
    16ce:	5f 4f       	sbci	r21, 0xFF	; 255
    16d0:	2a f0       	brmi	.+10     	; 0x16dc <__divsf3_pse+0x6c>
    16d2:	9e 3f       	cpi	r25, 0xFE	; 254
    16d4:	51 05       	cpc	r21, r1
    16d6:	68 f0       	brcs	.+26     	; 0x16f2 <__divsf3_pse+0x82>
    16d8:	74 c0       	rjmp	.+232    	; 0x17c2 <__fp_inf>
    16da:	be c0       	rjmp	.+380    	; 0x1858 <__fp_szero>
    16dc:	5f 3f       	cpi	r21, 0xFF	; 255
    16de:	ec f3       	brlt	.-6      	; 0x16da <__divsf3_pse+0x6a>
    16e0:	98 3e       	cpi	r25, 0xE8	; 232
    16e2:	dc f3       	brlt	.-10     	; 0x16da <__divsf3_pse+0x6a>
    16e4:	86 95       	lsr	r24
    16e6:	77 95       	ror	r23
    16e8:	67 95       	ror	r22
    16ea:	b7 95       	ror	r27
    16ec:	f7 95       	ror	r31
    16ee:	9f 5f       	subi	r25, 0xFF	; 255
    16f0:	c9 f7       	brne	.-14     	; 0x16e4 <__divsf3_pse+0x74>
    16f2:	88 0f       	add	r24, r24
    16f4:	91 1d       	adc	r25, r1
    16f6:	96 95       	lsr	r25
    16f8:	87 95       	ror	r24
    16fa:	97 f9       	bld	r25, 7
    16fc:	08 95       	ret
    16fe:	e1 e0       	ldi	r30, 0x01	; 1
    1700:	66 0f       	add	r22, r22
    1702:	77 1f       	adc	r23, r23
    1704:	88 1f       	adc	r24, r24
    1706:	bb 1f       	adc	r27, r27
    1708:	62 17       	cp	r22, r18
    170a:	73 07       	cpc	r23, r19
    170c:	84 07       	cpc	r24, r20
    170e:	ba 07       	cpc	r27, r26
    1710:	20 f0       	brcs	.+8      	; 0x171a <__divsf3_pse+0xaa>
    1712:	62 1b       	sub	r22, r18
    1714:	73 0b       	sbc	r23, r19
    1716:	84 0b       	sbc	r24, r20
    1718:	ba 0b       	sbc	r27, r26
    171a:	ee 1f       	adc	r30, r30
    171c:	88 f7       	brcc	.-30     	; 0x1700 <__divsf3_pse+0x90>
    171e:	e0 95       	com	r30
    1720:	08 95       	ret

00001722 <__fixunssfsi>:
    1722:	7f d0       	rcall	.+254    	; 0x1822 <__fp_splitA>
    1724:	88 f0       	brcs	.+34     	; 0x1748 <__fixunssfsi+0x26>
    1726:	9f 57       	subi	r25, 0x7F	; 127
    1728:	90 f0       	brcs	.+36     	; 0x174e <__fixunssfsi+0x2c>
    172a:	b9 2f       	mov	r27, r25
    172c:	99 27       	eor	r25, r25
    172e:	b7 51       	subi	r27, 0x17	; 23
    1730:	a0 f0       	brcs	.+40     	; 0x175a <__fixunssfsi+0x38>
    1732:	d1 f0       	breq	.+52     	; 0x1768 <__fixunssfsi+0x46>
    1734:	66 0f       	add	r22, r22
    1736:	77 1f       	adc	r23, r23
    1738:	88 1f       	adc	r24, r24
    173a:	99 1f       	adc	r25, r25
    173c:	1a f0       	brmi	.+6      	; 0x1744 <__fixunssfsi+0x22>
    173e:	ba 95       	dec	r27
    1740:	c9 f7       	brne	.-14     	; 0x1734 <__fixunssfsi+0x12>
    1742:	12 c0       	rjmp	.+36     	; 0x1768 <__fixunssfsi+0x46>
    1744:	b1 30       	cpi	r27, 0x01	; 1
    1746:	81 f0       	breq	.+32     	; 0x1768 <__fixunssfsi+0x46>
    1748:	86 d0       	rcall	.+268    	; 0x1856 <__fp_zero>
    174a:	b1 e0       	ldi	r27, 0x01	; 1
    174c:	08 95       	ret
    174e:	83 c0       	rjmp	.+262    	; 0x1856 <__fp_zero>
    1750:	67 2f       	mov	r22, r23
    1752:	78 2f       	mov	r23, r24
    1754:	88 27       	eor	r24, r24
    1756:	b8 5f       	subi	r27, 0xF8	; 248
    1758:	39 f0       	breq	.+14     	; 0x1768 <__fixunssfsi+0x46>
    175a:	b9 3f       	cpi	r27, 0xF9	; 249
    175c:	cc f3       	brlt	.-14     	; 0x1750 <__fixunssfsi+0x2e>
    175e:	86 95       	lsr	r24
    1760:	77 95       	ror	r23
    1762:	67 95       	ror	r22
    1764:	b3 95       	inc	r27
    1766:	d9 f7       	brne	.-10     	; 0x175e <__fixunssfsi+0x3c>
    1768:	3e f4       	brtc	.+14     	; 0x1778 <__fixunssfsi+0x56>
    176a:	90 95       	com	r25
    176c:	80 95       	com	r24
    176e:	70 95       	com	r23
    1770:	61 95       	neg	r22
    1772:	7f 4f       	sbci	r23, 0xFF	; 255
    1774:	8f 4f       	sbci	r24, 0xFF	; 255
    1776:	9f 4f       	sbci	r25, 0xFF	; 255
    1778:	08 95       	ret

0000177a <__fp_cmp>:
    177a:	99 0f       	add	r25, r25
    177c:	00 08       	sbc	r0, r0
    177e:	55 0f       	add	r21, r21
    1780:	aa 0b       	sbc	r26, r26
    1782:	e0 e8       	ldi	r30, 0x80	; 128
    1784:	fe ef       	ldi	r31, 0xFE	; 254
    1786:	16 16       	cp	r1, r22
    1788:	17 06       	cpc	r1, r23
    178a:	e8 07       	cpc	r30, r24
    178c:	f9 07       	cpc	r31, r25
    178e:	c0 f0       	brcs	.+48     	; 0x17c0 <__fp_cmp+0x46>
    1790:	12 16       	cp	r1, r18
    1792:	13 06       	cpc	r1, r19
    1794:	e4 07       	cpc	r30, r20
    1796:	f5 07       	cpc	r31, r21
    1798:	98 f0       	brcs	.+38     	; 0x17c0 <__fp_cmp+0x46>
    179a:	62 1b       	sub	r22, r18
    179c:	73 0b       	sbc	r23, r19
    179e:	84 0b       	sbc	r24, r20
    17a0:	95 0b       	sbc	r25, r21
    17a2:	39 f4       	brne	.+14     	; 0x17b2 <__fp_cmp+0x38>
    17a4:	0a 26       	eor	r0, r26
    17a6:	61 f0       	breq	.+24     	; 0x17c0 <__fp_cmp+0x46>
    17a8:	23 2b       	or	r18, r19
    17aa:	24 2b       	or	r18, r20
    17ac:	25 2b       	or	r18, r21
    17ae:	21 f4       	brne	.+8      	; 0x17b8 <__fp_cmp+0x3e>
    17b0:	08 95       	ret
    17b2:	0a 26       	eor	r0, r26
    17b4:	09 f4       	brne	.+2      	; 0x17b8 <__fp_cmp+0x3e>
    17b6:	a1 40       	sbci	r26, 0x01	; 1
    17b8:	a6 95       	lsr	r26
    17ba:	8f ef       	ldi	r24, 0xFF	; 255
    17bc:	81 1d       	adc	r24, r1
    17be:	81 1d       	adc	r24, r1
    17c0:	08 95       	ret

000017c2 <__fp_inf>:
    17c2:	97 f9       	bld	r25, 7
    17c4:	9f 67       	ori	r25, 0x7F	; 127
    17c6:	80 e8       	ldi	r24, 0x80	; 128
    17c8:	70 e0       	ldi	r23, 0x00	; 0
    17ca:	60 e0       	ldi	r22, 0x00	; 0
    17cc:	08 95       	ret

000017ce <__fp_nan>:
    17ce:	9f ef       	ldi	r25, 0xFF	; 255
    17d0:	80 ec       	ldi	r24, 0xC0	; 192
    17d2:	08 95       	ret

000017d4 <__fp_pscA>:
    17d4:	00 24       	eor	r0, r0
    17d6:	0a 94       	dec	r0
    17d8:	16 16       	cp	r1, r22
    17da:	17 06       	cpc	r1, r23
    17dc:	18 06       	cpc	r1, r24
    17de:	09 06       	cpc	r0, r25
    17e0:	08 95       	ret

000017e2 <__fp_pscB>:
    17e2:	00 24       	eor	r0, r0
    17e4:	0a 94       	dec	r0
    17e6:	12 16       	cp	r1, r18
    17e8:	13 06       	cpc	r1, r19
    17ea:	14 06       	cpc	r1, r20
    17ec:	05 06       	cpc	r0, r21
    17ee:	08 95       	ret

000017f0 <__fp_round>:
    17f0:	09 2e       	mov	r0, r25
    17f2:	03 94       	inc	r0
    17f4:	00 0c       	add	r0, r0
    17f6:	11 f4       	brne	.+4      	; 0x17fc <__fp_round+0xc>
    17f8:	88 23       	and	r24, r24
    17fa:	52 f0       	brmi	.+20     	; 0x1810 <__fp_round+0x20>
    17fc:	bb 0f       	add	r27, r27
    17fe:	40 f4       	brcc	.+16     	; 0x1810 <__fp_round+0x20>
    1800:	bf 2b       	or	r27, r31
    1802:	11 f4       	brne	.+4      	; 0x1808 <__fp_round+0x18>
    1804:	60 ff       	sbrs	r22, 0
    1806:	04 c0       	rjmp	.+8      	; 0x1810 <__fp_round+0x20>
    1808:	6f 5f       	subi	r22, 0xFF	; 255
    180a:	7f 4f       	sbci	r23, 0xFF	; 255
    180c:	8f 4f       	sbci	r24, 0xFF	; 255
    180e:	9f 4f       	sbci	r25, 0xFF	; 255
    1810:	08 95       	ret

00001812 <__fp_split3>:
    1812:	57 fd       	sbrc	r21, 7
    1814:	90 58       	subi	r25, 0x80	; 128
    1816:	44 0f       	add	r20, r20
    1818:	55 1f       	adc	r21, r21
    181a:	59 f0       	breq	.+22     	; 0x1832 <__fp_splitA+0x10>
    181c:	5f 3f       	cpi	r21, 0xFF	; 255
    181e:	71 f0       	breq	.+28     	; 0x183c <__fp_splitA+0x1a>
    1820:	47 95       	ror	r20

00001822 <__fp_splitA>:
    1822:	88 0f       	add	r24, r24
    1824:	97 fb       	bst	r25, 7
    1826:	99 1f       	adc	r25, r25
    1828:	61 f0       	breq	.+24     	; 0x1842 <__fp_splitA+0x20>
    182a:	9f 3f       	cpi	r25, 0xFF	; 255
    182c:	79 f0       	breq	.+30     	; 0x184c <__fp_splitA+0x2a>
    182e:	87 95       	ror	r24
    1830:	08 95       	ret
    1832:	12 16       	cp	r1, r18
    1834:	13 06       	cpc	r1, r19
    1836:	14 06       	cpc	r1, r20
    1838:	55 1f       	adc	r21, r21
    183a:	f2 cf       	rjmp	.-28     	; 0x1820 <__fp_split3+0xe>
    183c:	46 95       	lsr	r20
    183e:	f1 df       	rcall	.-30     	; 0x1822 <__fp_splitA>
    1840:	08 c0       	rjmp	.+16     	; 0x1852 <__fp_splitA+0x30>
    1842:	16 16       	cp	r1, r22
    1844:	17 06       	cpc	r1, r23
    1846:	18 06       	cpc	r1, r24
    1848:	99 1f       	adc	r25, r25
    184a:	f1 cf       	rjmp	.-30     	; 0x182e <__fp_splitA+0xc>
    184c:	86 95       	lsr	r24
    184e:	71 05       	cpc	r23, r1
    1850:	61 05       	cpc	r22, r1
    1852:	08 94       	sec
    1854:	08 95       	ret

00001856 <__fp_zero>:
    1856:	e8 94       	clt

00001858 <__fp_szero>:
    1858:	bb 27       	eor	r27, r27
    185a:	66 27       	eor	r22, r22
    185c:	77 27       	eor	r23, r23
    185e:	cb 01       	movw	r24, r22
    1860:	97 f9       	bld	r25, 7
    1862:	08 95       	ret

00001864 <__gesf2>:
    1864:	8a df       	rcall	.-236    	; 0x177a <__fp_cmp>
    1866:	08 f4       	brcc	.+2      	; 0x186a <__gesf2+0x6>
    1868:	8f ef       	ldi	r24, 0xFF	; 255
    186a:	08 95       	ret

0000186c <__mulsf3>:
    186c:	0b d0       	rcall	.+22     	; 0x1884 <__mulsf3x>
    186e:	c0 cf       	rjmp	.-128    	; 0x17f0 <__fp_round>
    1870:	b1 df       	rcall	.-158    	; 0x17d4 <__fp_pscA>
    1872:	28 f0       	brcs	.+10     	; 0x187e <__mulsf3+0x12>
    1874:	b6 df       	rcall	.-148    	; 0x17e2 <__fp_pscB>
    1876:	18 f0       	brcs	.+6      	; 0x187e <__mulsf3+0x12>
    1878:	95 23       	and	r25, r21
    187a:	09 f0       	breq	.+2      	; 0x187e <__mulsf3+0x12>
    187c:	a2 cf       	rjmp	.-188    	; 0x17c2 <__fp_inf>
    187e:	a7 cf       	rjmp	.-178    	; 0x17ce <__fp_nan>
    1880:	11 24       	eor	r1, r1
    1882:	ea cf       	rjmp	.-44     	; 0x1858 <__fp_szero>

00001884 <__mulsf3x>:
    1884:	c6 df       	rcall	.-116    	; 0x1812 <__fp_split3>
    1886:	a0 f3       	brcs	.-24     	; 0x1870 <__mulsf3+0x4>

00001888 <__mulsf3_pse>:
    1888:	95 9f       	mul	r25, r21
    188a:	d1 f3       	breq	.-12     	; 0x1880 <__mulsf3+0x14>
    188c:	95 0f       	add	r25, r21
    188e:	50 e0       	ldi	r21, 0x00	; 0
    1890:	55 1f       	adc	r21, r21
    1892:	62 9f       	mul	r22, r18
    1894:	f0 01       	movw	r30, r0
    1896:	72 9f       	mul	r23, r18
    1898:	bb 27       	eor	r27, r27
    189a:	f0 0d       	add	r31, r0
    189c:	b1 1d       	adc	r27, r1
    189e:	63 9f       	mul	r22, r19
    18a0:	aa 27       	eor	r26, r26
    18a2:	f0 0d       	add	r31, r0
    18a4:	b1 1d       	adc	r27, r1
    18a6:	aa 1f       	adc	r26, r26
    18a8:	64 9f       	mul	r22, r20
    18aa:	66 27       	eor	r22, r22
    18ac:	b0 0d       	add	r27, r0
    18ae:	a1 1d       	adc	r26, r1
    18b0:	66 1f       	adc	r22, r22
    18b2:	82 9f       	mul	r24, r18
    18b4:	22 27       	eor	r18, r18
    18b6:	b0 0d       	add	r27, r0
    18b8:	a1 1d       	adc	r26, r1
    18ba:	62 1f       	adc	r22, r18
    18bc:	73 9f       	mul	r23, r19
    18be:	b0 0d       	add	r27, r0
    18c0:	a1 1d       	adc	r26, r1
    18c2:	62 1f       	adc	r22, r18
    18c4:	83 9f       	mul	r24, r19
    18c6:	a0 0d       	add	r26, r0
    18c8:	61 1d       	adc	r22, r1
    18ca:	22 1f       	adc	r18, r18
    18cc:	74 9f       	mul	r23, r20
    18ce:	33 27       	eor	r19, r19
    18d0:	a0 0d       	add	r26, r0
    18d2:	61 1d       	adc	r22, r1
    18d4:	23 1f       	adc	r18, r19
    18d6:	84 9f       	mul	r24, r20
    18d8:	60 0d       	add	r22, r0
    18da:	21 1d       	adc	r18, r1
    18dc:	82 2f       	mov	r24, r18
    18de:	76 2f       	mov	r23, r22
    18e0:	6a 2f       	mov	r22, r26
    18e2:	11 24       	eor	r1, r1
    18e4:	9f 57       	subi	r25, 0x7F	; 127
    18e6:	50 40       	sbci	r21, 0x00	; 0
    18e8:	8a f0       	brmi	.+34     	; 0x190c <__mulsf3_pse+0x84>
    18ea:	e1 f0       	breq	.+56     	; 0x1924 <__mulsf3_pse+0x9c>
    18ec:	88 23       	and	r24, r24
    18ee:	4a f0       	brmi	.+18     	; 0x1902 <__mulsf3_pse+0x7a>
    18f0:	ee 0f       	add	r30, r30
    18f2:	ff 1f       	adc	r31, r31
    18f4:	bb 1f       	adc	r27, r27
    18f6:	66 1f       	adc	r22, r22
    18f8:	77 1f       	adc	r23, r23
    18fa:	88 1f       	adc	r24, r24
    18fc:	91 50       	subi	r25, 0x01	; 1
    18fe:	50 40       	sbci	r21, 0x00	; 0
    1900:	a9 f7       	brne	.-22     	; 0x18ec <__mulsf3_pse+0x64>
    1902:	9e 3f       	cpi	r25, 0xFE	; 254
    1904:	51 05       	cpc	r21, r1
    1906:	70 f0       	brcs	.+28     	; 0x1924 <__mulsf3_pse+0x9c>
    1908:	5c cf       	rjmp	.-328    	; 0x17c2 <__fp_inf>
    190a:	a6 cf       	rjmp	.-180    	; 0x1858 <__fp_szero>
    190c:	5f 3f       	cpi	r21, 0xFF	; 255
    190e:	ec f3       	brlt	.-6      	; 0x190a <__mulsf3_pse+0x82>
    1910:	98 3e       	cpi	r25, 0xE8	; 232
    1912:	dc f3       	brlt	.-10     	; 0x190a <__mulsf3_pse+0x82>
    1914:	86 95       	lsr	r24
    1916:	77 95       	ror	r23
    1918:	67 95       	ror	r22
    191a:	b7 95       	ror	r27
    191c:	f7 95       	ror	r31
    191e:	e7 95       	ror	r30
    1920:	9f 5f       	subi	r25, 0xFF	; 255
    1922:	c1 f7       	brne	.-16     	; 0x1914 <__mulsf3_pse+0x8c>
    1924:	fe 2b       	or	r31, r30
    1926:	88 0f       	add	r24, r24
    1928:	91 1d       	adc	r25, r1
    192a:	96 95       	lsr	r25
    192c:	87 95       	ror	r24
    192e:	97 f9       	bld	r25, 7
    1930:	08 95       	ret
    1932:	11 f4       	brne	.+4      	; 0x1938 <__mulsf3_pse+0xb0>
    1934:	0e f4       	brtc	.+2      	; 0x1938 <__mulsf3_pse+0xb0>
    1936:	4b cf       	rjmp	.-362    	; 0x17ce <__fp_nan>
    1938:	3e c0       	rjmp	.+124    	; 0x19b6 <__fp_mpack>

0000193a <sqrt>:
    193a:	73 df       	rcall	.-282    	; 0x1822 <__fp_splitA>
    193c:	d0 f3       	brcs	.-12     	; 0x1932 <__mulsf3_pse+0xaa>
    193e:	99 23       	and	r25, r25
    1940:	d9 f3       	breq	.-10     	; 0x1938 <__mulsf3_pse+0xb0>
    1942:	ce f3       	brts	.-14     	; 0x1936 <__mulsf3_pse+0xae>
    1944:	9f 57       	subi	r25, 0x7F	; 127
    1946:	55 0b       	sbc	r21, r21
    1948:	87 ff       	sbrs	r24, 7
    194a:	43 d0       	rcall	.+134    	; 0x19d2 <__fp_norm2>
    194c:	00 24       	eor	r0, r0
    194e:	a0 e6       	ldi	r26, 0x60	; 96
    1950:	40 ea       	ldi	r20, 0xA0	; 160
    1952:	90 01       	movw	r18, r0
    1954:	80 58       	subi	r24, 0x80	; 128
    1956:	56 95       	lsr	r21
    1958:	97 95       	ror	r25
    195a:	28 f4       	brcc	.+10     	; 0x1966 <sqrt+0x2c>
    195c:	80 5c       	subi	r24, 0xC0	; 192
    195e:	66 0f       	add	r22, r22
    1960:	77 1f       	adc	r23, r23
    1962:	88 1f       	adc	r24, r24
    1964:	20 f0       	brcs	.+8      	; 0x196e <sqrt+0x34>
    1966:	26 17       	cp	r18, r22
    1968:	37 07       	cpc	r19, r23
    196a:	48 07       	cpc	r20, r24
    196c:	30 f4       	brcc	.+12     	; 0x197a <sqrt+0x40>
    196e:	62 1b       	sub	r22, r18
    1970:	73 0b       	sbc	r23, r19
    1972:	84 0b       	sbc	r24, r20
    1974:	20 29       	or	r18, r0
    1976:	31 29       	or	r19, r1
    1978:	4a 2b       	or	r20, r26
    197a:	a6 95       	lsr	r26
    197c:	17 94       	ror	r1
    197e:	07 94       	ror	r0
    1980:	20 25       	eor	r18, r0
    1982:	31 25       	eor	r19, r1
    1984:	4a 27       	eor	r20, r26
    1986:	58 f7       	brcc	.-42     	; 0x195e <sqrt+0x24>
    1988:	66 0f       	add	r22, r22
    198a:	77 1f       	adc	r23, r23
    198c:	88 1f       	adc	r24, r24
    198e:	20 f0       	brcs	.+8      	; 0x1998 <sqrt+0x5e>
    1990:	26 17       	cp	r18, r22
    1992:	37 07       	cpc	r19, r23
    1994:	48 07       	cpc	r20, r24
    1996:	30 f4       	brcc	.+12     	; 0x19a4 <sqrt+0x6a>
    1998:	62 0b       	sbc	r22, r18
    199a:	73 0b       	sbc	r23, r19
    199c:	84 0b       	sbc	r24, r20
    199e:	20 0d       	add	r18, r0
    19a0:	31 1d       	adc	r19, r1
    19a2:	41 1d       	adc	r20, r1
    19a4:	a0 95       	com	r26
    19a6:	81 f7       	brne	.-32     	; 0x1988 <sqrt+0x4e>
    19a8:	b9 01       	movw	r22, r18
    19aa:	84 2f       	mov	r24, r20
    19ac:	91 58       	subi	r25, 0x81	; 129
    19ae:	88 0f       	add	r24, r24
    19b0:	96 95       	lsr	r25
    19b2:	87 95       	ror	r24
    19b4:	08 95       	ret

000019b6 <__fp_mpack>:
    19b6:	9f 3f       	cpi	r25, 0xFF	; 255
    19b8:	31 f0       	breq	.+12     	; 0x19c6 <__fp_mpack_finite+0xc>

000019ba <__fp_mpack_finite>:
    19ba:	91 50       	subi	r25, 0x01	; 1
    19bc:	20 f4       	brcc	.+8      	; 0x19c6 <__fp_mpack_finite+0xc>
    19be:	87 95       	ror	r24
    19c0:	77 95       	ror	r23
    19c2:	67 95       	ror	r22
    19c4:	b7 95       	ror	r27
    19c6:	88 0f       	add	r24, r24
    19c8:	91 1d       	adc	r25, r1
    19ca:	96 95       	lsr	r25
    19cc:	87 95       	ror	r24
    19ce:	97 f9       	bld	r25, 7
    19d0:	08 95       	ret

000019d2 <__fp_norm2>:
    19d2:	91 50       	subi	r25, 0x01	; 1
    19d4:	50 40       	sbci	r21, 0x00	; 0
    19d6:	66 0f       	add	r22, r22
    19d8:	77 1f       	adc	r23, r23
    19da:	88 1f       	adc	r24, r24
    19dc:	d2 f7       	brpl	.-12     	; 0x19d2 <__fp_norm2>
    19de:	08 95       	ret

000019e0 <__moddi3>:
    19e0:	68 94       	set
    19e2:	01 c0       	rjmp	.+2      	; 0x19e6 <__divdi3_moddi3>

000019e4 <__divdi3>:
    19e4:	e8 94       	clt

000019e6 <__divdi3_moddi3>:
    19e6:	f9 2f       	mov	r31, r25
    19e8:	f1 2b       	or	r31, r17
    19ea:	0a f0       	brmi	.+2      	; 0x19ee <__divdi3_moddi3+0x8>
    19ec:	27 c0       	rjmp	.+78     	; 0x1a3c <__udivdi3_umoddi3>
    19ee:	a0 e0       	ldi	r26, 0x00	; 0
    19f0:	b0 e0       	ldi	r27, 0x00	; 0
    19f2:	ec ef       	ldi	r30, 0xFC	; 252
    19f4:	fc e0       	ldi	r31, 0x0C	; 12
    19f6:	93 c0       	rjmp	.+294    	; 0x1b1e <__prologue_saves__+0xc>
    19f8:	09 2e       	mov	r0, r25
    19fa:	05 94       	asr	r0
    19fc:	1a f4       	brpl	.+6      	; 0x1a04 <__divdi3_moddi3+0x1e>
    19fe:	79 d0       	rcall	.+242    	; 0x1af2 <__negdi2>
    1a00:	11 23       	and	r17, r17
    1a02:	92 f4       	brpl	.+36     	; 0x1a28 <__divdi3_moddi3+0x42>
    1a04:	f0 e8       	ldi	r31, 0x80	; 128
    1a06:	0f 26       	eor	r0, r31
    1a08:	ff ef       	ldi	r31, 0xFF	; 255
    1a0a:	e0 94       	com	r14
    1a0c:	f0 94       	com	r15
    1a0e:	00 95       	com	r16
    1a10:	10 95       	com	r17
    1a12:	b0 94       	com	r11
    1a14:	c0 94       	com	r12
    1a16:	d0 94       	com	r13
    1a18:	a1 94       	neg	r10
    1a1a:	bf 0a       	sbc	r11, r31
    1a1c:	cf 0a       	sbc	r12, r31
    1a1e:	df 0a       	sbc	r13, r31
    1a20:	ef 0a       	sbc	r14, r31
    1a22:	ff 0a       	sbc	r15, r31
    1a24:	0f 0b       	sbc	r16, r31
    1a26:	1f 0b       	sbc	r17, r31
    1a28:	13 d0       	rcall	.+38     	; 0x1a50 <__udivmod64>
    1a2a:	07 fc       	sbrc	r0, 7
    1a2c:	62 d0       	rcall	.+196    	; 0x1af2 <__negdi2>
    1a2e:	cd b7       	in	r28, 0x3d	; 61
    1a30:	de b7       	in	r29, 0x3e	; 62
    1a32:	ec e0       	ldi	r30, 0x0C	; 12
    1a34:	90 c0       	rjmp	.+288    	; 0x1b56 <__epilogue_restores__+0xc>

00001a36 <__umoddi3>:
    1a36:	68 94       	set
    1a38:	01 c0       	rjmp	.+2      	; 0x1a3c <__udivdi3_umoddi3>

00001a3a <__udivdi3>:
    1a3a:	e8 94       	clt

00001a3c <__udivdi3_umoddi3>:
    1a3c:	8f 92       	push	r8
    1a3e:	9f 92       	push	r9
    1a40:	cf 93       	push	r28
    1a42:	df 93       	push	r29
    1a44:	05 d0       	rcall	.+10     	; 0x1a50 <__udivmod64>
    1a46:	df 91       	pop	r29
    1a48:	cf 91       	pop	r28
    1a4a:	9f 90       	pop	r9
    1a4c:	8f 90       	pop	r8
    1a4e:	08 95       	ret

00001a50 <__udivmod64>:
    1a50:	88 24       	eor	r8, r8
    1a52:	99 24       	eor	r9, r9
    1a54:	f4 01       	movw	r30, r8
    1a56:	e4 01       	movw	r28, r8
    1a58:	b0 e4       	ldi	r27, 0x40	; 64
    1a5a:	9f 93       	push	r25
    1a5c:	aa 27       	eor	r26, r26
    1a5e:	9a 15       	cp	r25, r10
    1a60:	8b 04       	cpc	r8, r11
    1a62:	9c 04       	cpc	r9, r12
    1a64:	ed 05       	cpc	r30, r13
    1a66:	fe 05       	cpc	r31, r14
    1a68:	cf 05       	cpc	r28, r15
    1a6a:	d0 07       	cpc	r29, r16
    1a6c:	a1 07       	cpc	r26, r17
    1a6e:	98 f4       	brcc	.+38     	; 0x1a96 <__udivmod64+0x46>
    1a70:	ad 2f       	mov	r26, r29
    1a72:	dc 2f       	mov	r29, r28
    1a74:	cf 2f       	mov	r28, r31
    1a76:	fe 2f       	mov	r31, r30
    1a78:	e9 2d       	mov	r30, r9
    1a7a:	98 2c       	mov	r9, r8
    1a7c:	89 2e       	mov	r8, r25
    1a7e:	98 2f       	mov	r25, r24
    1a80:	87 2f       	mov	r24, r23
    1a82:	76 2f       	mov	r23, r22
    1a84:	65 2f       	mov	r22, r21
    1a86:	54 2f       	mov	r21, r20
    1a88:	43 2f       	mov	r20, r19
    1a8a:	32 2f       	mov	r19, r18
    1a8c:	22 27       	eor	r18, r18
    1a8e:	b8 50       	subi	r27, 0x08	; 8
    1a90:	31 f7       	brne	.-52     	; 0x1a5e <__udivmod64+0xe>
    1a92:	bf 91       	pop	r27
    1a94:	27 c0       	rjmp	.+78     	; 0x1ae4 <__udivmod64+0x94>
    1a96:	1b 2e       	mov	r1, r27
    1a98:	bf 91       	pop	r27
    1a9a:	bb 27       	eor	r27, r27
    1a9c:	22 0f       	add	r18, r18
    1a9e:	33 1f       	adc	r19, r19
    1aa0:	44 1f       	adc	r20, r20
    1aa2:	55 1f       	adc	r21, r21
    1aa4:	66 1f       	adc	r22, r22
    1aa6:	77 1f       	adc	r23, r23
    1aa8:	88 1f       	adc	r24, r24
    1aaa:	99 1f       	adc	r25, r25
    1aac:	88 1c       	adc	r8, r8
    1aae:	99 1c       	adc	r9, r9
    1ab0:	ee 1f       	adc	r30, r30
    1ab2:	ff 1f       	adc	r31, r31
    1ab4:	cc 1f       	adc	r28, r28
    1ab6:	dd 1f       	adc	r29, r29
    1ab8:	aa 1f       	adc	r26, r26
    1aba:	bb 1f       	adc	r27, r27
    1abc:	8a 14       	cp	r8, r10
    1abe:	9b 04       	cpc	r9, r11
    1ac0:	ec 05       	cpc	r30, r12
    1ac2:	fd 05       	cpc	r31, r13
    1ac4:	ce 05       	cpc	r28, r14
    1ac6:	df 05       	cpc	r29, r15
    1ac8:	a0 07       	cpc	r26, r16
    1aca:	b1 07       	cpc	r27, r17
    1acc:	48 f0       	brcs	.+18     	; 0x1ae0 <__udivmod64+0x90>
    1ace:	8a 18       	sub	r8, r10
    1ad0:	9b 08       	sbc	r9, r11
    1ad2:	ec 09       	sbc	r30, r12
    1ad4:	fd 09       	sbc	r31, r13
    1ad6:	ce 09       	sbc	r28, r14
    1ad8:	df 09       	sbc	r29, r15
    1ada:	a0 0b       	sbc	r26, r16
    1adc:	b1 0b       	sbc	r27, r17
    1ade:	21 60       	ori	r18, 0x01	; 1
    1ae0:	1a 94       	dec	r1
    1ae2:	e1 f6       	brne	.-72     	; 0x1a9c <__udivmod64+0x4c>
    1ae4:	2e f4       	brtc	.+10     	; 0x1af0 <__udivmod64+0xa0>
    1ae6:	94 01       	movw	r18, r8
    1ae8:	af 01       	movw	r20, r30
    1aea:	be 01       	movw	r22, r28
    1aec:	cd 01       	movw	r24, r26
    1aee:	00 0c       	add	r0, r0
    1af0:	08 95       	ret

00001af2 <__negdi2>:
    1af2:	60 95       	com	r22
    1af4:	70 95       	com	r23
    1af6:	80 95       	com	r24
    1af8:	90 95       	com	r25
    1afa:	30 95       	com	r19
    1afc:	40 95       	com	r20
    1afe:	50 95       	com	r21
    1b00:	21 95       	neg	r18
    1b02:	3f 4f       	sbci	r19, 0xFF	; 255
    1b04:	4f 4f       	sbci	r20, 0xFF	; 255
    1b06:	5f 4f       	sbci	r21, 0xFF	; 255
    1b08:	6f 4f       	sbci	r22, 0xFF	; 255
    1b0a:	7f 4f       	sbci	r23, 0xFF	; 255
    1b0c:	8f 4f       	sbci	r24, 0xFF	; 255
    1b0e:	9f 4f       	sbci	r25, 0xFF	; 255
    1b10:	08 95       	ret

00001b12 <__prologue_saves__>:
    1b12:	2f 92       	push	r2
    1b14:	3f 92       	push	r3
    1b16:	4f 92       	push	r4
    1b18:	5f 92       	push	r5
    1b1a:	6f 92       	push	r6
    1b1c:	7f 92       	push	r7
    1b1e:	8f 92       	push	r8
    1b20:	9f 92       	push	r9
    1b22:	af 92       	push	r10
    1b24:	bf 92       	push	r11
    1b26:	cf 92       	push	r12
    1b28:	df 92       	push	r13
    1b2a:	ef 92       	push	r14
    1b2c:	ff 92       	push	r15
    1b2e:	0f 93       	push	r16
    1b30:	1f 93       	push	r17
    1b32:	cf 93       	push	r28
    1b34:	df 93       	push	r29
    1b36:	cd b7       	in	r28, 0x3d	; 61
    1b38:	de b7       	in	r29, 0x3e	; 62
    1b3a:	ca 1b       	sub	r28, r26
    1b3c:	db 0b       	sbc	r29, r27
    1b3e:	0f b6       	in	r0, 0x3f	; 63
    1b40:	f8 94       	cli
    1b42:	de bf       	out	0x3e, r29	; 62
    1b44:	0f be       	out	0x3f, r0	; 63
    1b46:	cd bf       	out	0x3d, r28	; 61
    1b48:	19 94       	eijmp

00001b4a <__epilogue_restores__>:
    1b4a:	2a 88       	ldd	r2, Y+18	; 0x12
    1b4c:	39 88       	ldd	r3, Y+17	; 0x11
    1b4e:	48 88       	ldd	r4, Y+16	; 0x10
    1b50:	5f 84       	ldd	r5, Y+15	; 0x0f
    1b52:	6e 84       	ldd	r6, Y+14	; 0x0e
    1b54:	7d 84       	ldd	r7, Y+13	; 0x0d
    1b56:	8c 84       	ldd	r8, Y+12	; 0x0c
    1b58:	9b 84       	ldd	r9, Y+11	; 0x0b
    1b5a:	aa 84       	ldd	r10, Y+10	; 0x0a
    1b5c:	b9 84       	ldd	r11, Y+9	; 0x09
    1b5e:	c8 84       	ldd	r12, Y+8	; 0x08
    1b60:	df 80       	ldd	r13, Y+7	; 0x07
    1b62:	ee 80       	ldd	r14, Y+6	; 0x06
    1b64:	fd 80       	ldd	r15, Y+5	; 0x05
    1b66:	0c 81       	ldd	r16, Y+4	; 0x04
    1b68:	1b 81       	ldd	r17, Y+3	; 0x03
    1b6a:	aa 81       	ldd	r26, Y+2	; 0x02
    1b6c:	b9 81       	ldd	r27, Y+1	; 0x01
    1b6e:	ce 0f       	add	r28, r30
    1b70:	d1 1d       	adc	r29, r1
    1b72:	0f b6       	in	r0, 0x3f	; 63
    1b74:	f8 94       	cli
    1b76:	de bf       	out	0x3e, r29	; 62
    1b78:	0f be       	out	0x3f, r0	; 63
    1b7a:	cd bf       	out	0x3d, r28	; 61
    1b7c:	ed 01       	movw	r28, r26
    1b7e:	08 95       	ret

00001b80 <__cmpdi2_s8>:
    1b80:	00 24       	eor	r0, r0
    1b82:	a7 fd       	sbrc	r26, 7
    1b84:	00 94       	com	r0
    1b86:	2a 17       	cp	r18, r26
    1b88:	30 05       	cpc	r19, r0
    1b8a:	40 05       	cpc	r20, r0
    1b8c:	50 05       	cpc	r21, r0
    1b8e:	60 05       	cpc	r22, r0
    1b90:	70 05       	cpc	r23, r0
    1b92:	80 05       	cpc	r24, r0
    1b94:	90 05       	cpc	r25, r0
    1b96:	08 95       	ret

00001b98 <__itoa_ncheck>:
    1b98:	bb 27       	eor	r27, r27
    1b9a:	4a 30       	cpi	r20, 0x0A	; 10
    1b9c:	31 f4       	brne	.+12     	; 0x1baa <__itoa_ncheck+0x12>
    1b9e:	99 23       	and	r25, r25
    1ba0:	22 f4       	brpl	.+8      	; 0x1baa <__itoa_ncheck+0x12>
    1ba2:	bd e2       	ldi	r27, 0x2D	; 45
    1ba4:	90 95       	com	r25
    1ba6:	81 95       	neg	r24
    1ba8:	9f 4f       	sbci	r25, 0xFF	; 255
    1baa:	01 c0       	rjmp	.+2      	; 0x1bae <__utoa_common>

00001bac <__utoa_ncheck>:
    1bac:	bb 27       	eor	r27, r27

00001bae <__utoa_common>:
    1bae:	fb 01       	movw	r30, r22
    1bb0:	55 27       	eor	r21, r21
    1bb2:	aa 27       	eor	r26, r26
    1bb4:	88 0f       	add	r24, r24
    1bb6:	99 1f       	adc	r25, r25
    1bb8:	aa 1f       	adc	r26, r26
    1bba:	a4 17       	cp	r26, r20
    1bbc:	10 f0       	brcs	.+4      	; 0x1bc2 <__utoa_common+0x14>
    1bbe:	a4 1b       	sub	r26, r20
    1bc0:	83 95       	inc	r24
    1bc2:	50 51       	subi	r21, 0x10	; 16
    1bc4:	b9 f7       	brne	.-18     	; 0x1bb4 <__utoa_common+0x6>
    1bc6:	a0 5d       	subi	r26, 0xD0	; 208
    1bc8:	aa 33       	cpi	r26, 0x3A	; 58
    1bca:	08 f0       	brcs	.+2      	; 0x1bce <__utoa_common+0x20>
    1bcc:	a9 5d       	subi	r26, 0xD9	; 217
    1bce:	a1 93       	st	Z+, r26
    1bd0:	00 97       	sbiw	r24, 0x00	; 0
    1bd2:	79 f7       	brne	.-34     	; 0x1bb2 <__utoa_common+0x4>
    1bd4:	b1 11       	cpse	r27, r1
    1bd6:	b1 93       	st	Z+, r27
    1bd8:	11 92       	st	Z+, r1
    1bda:	cb 01       	movw	r24, r22
    1bdc:	00 c0       	rjmp	.+0      	; 0x1bde <strrev>

00001bde <strrev>:
    1bde:	dc 01       	movw	r26, r24
    1be0:	fc 01       	movw	r30, r24
    1be2:	67 2f       	mov	r22, r23
    1be4:	71 91       	ld	r23, Z+
    1be6:	77 23       	and	r23, r23
    1be8:	e1 f7       	brne	.-8      	; 0x1be2 <strrev+0x4>
    1bea:	32 97       	sbiw	r30, 0x02	; 2
    1bec:	04 c0       	rjmp	.+8      	; 0x1bf6 <strrev+0x18>
    1bee:	7c 91       	ld	r23, X
    1bf0:	6d 93       	st	X+, r22
    1bf2:	70 83       	st	Z, r23
    1bf4:	62 91       	ld	r22, -Z
    1bf6:	ae 17       	cp	r26, r30
    1bf8:	bf 07       	cpc	r27, r31
    1bfa:	c8 f3       	brcs	.-14     	; 0x1bee <strrev+0x10>
    1bfc:	08 95       	ret

00001bfe <_exit>:
    1bfe:	f8 94       	cli

00001c00 <__stop_program>:
    1c00:	ff cf       	rjmp	.-2      	; 0x1c00 <__stop_program>
