Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne19.ecn.purdue.edu, pid 6191
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/kite_large_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/kite_large_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_large_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_large_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 2.7GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e885c0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e92630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e9a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971ea5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971ead630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e36630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e3f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e49630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e52630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e5a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e64630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e6c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971df6630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971dfe630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e08630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e11630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e1a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e23630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971e2b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971db5630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971dbd630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971dc8630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971dd0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971ddb630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971de3630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971ded630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d75630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d7f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d88630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d90630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d9a630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971da2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971dac630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d34630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d3d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d47630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d50630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d59630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d62630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d6c630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971cf4630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971cff630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d07630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d10630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d19630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d22630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971d2b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971cb4630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971cbd630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971cc7630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971cd0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971cd9630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971ce2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971ceb630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971c74630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971c7d630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971c86630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971c8f630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971c98630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971ca0630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971caa630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971cb2630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971c3b630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1971c46630>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c4f320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c4fd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c587f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c61278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c61cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c6a748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c731d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c73c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bfb6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c05128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c05b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c0e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c15080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c15ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c1e550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c1ef98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c29a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c314a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971c31ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bb9978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bc2400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bc2e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bcd8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bd5358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bd5da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bdc828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971be72b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971be7cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bf0780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b79208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b79c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b816d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b8b160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b8bba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b94630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b9d0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b9db00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971ba6588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971ba6fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971bb1a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b384e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b38f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b429b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b4b438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b4be80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b52908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b5c390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b5cdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b66860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b6d2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b6dd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971af67b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b00240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b00c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b09710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b13198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b13be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b1a668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b1afd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1972bd2ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b2a550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971b2af98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971ab4a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1971abd4a8>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971abddd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ac5048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ac5278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ac54a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ac56d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ac5908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ac5b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ac5d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ac5f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ad1208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ad1438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ad1668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ad1898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ad1ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ad1cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1971ad1f28>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f1971a83e48>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f1971a8d4a8>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_large_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_large_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_large_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: rounding error > tolerance
    370.370370 rounded to 370
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: rounding error > tolerance
    370.370370 rounded to 370
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165889187500 because a thread reached the max instruction count
