<profile>

<section name = "Vivado HLS Report for 'dct_2d'" level="0">
<item name = "Date">Wed Apr 20 16:04:55 2022
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 9.40, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">760, 760, 760, 760, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_dct_1d2_fu_221">dct_1d2, 37, 37, 37, 37, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_DCT_Loop">312, 312, 39, -, -, 8, no</column>
<column name="- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop">65, 65, 3, 1, 1, 64, yes</column>
<column name="- Col_DCT_Loop">312, 312, 39, -, -, 8, no</column>
<column name="- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 270, 170</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 8, 693, 312</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 394</column>
<column name="Register">-, -, 98, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">2, 10, 3, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_dct_1d2_fu_221">dct_1d2, 0, 8, 693, 312</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="col_inbuf_U">dct_2d_col_inbuf, 1, 0, 0, 64, 16, 1, 1024</column>
<column name="row_outbuf_U">dct_2d_row_outbuf, 1, 0, 0, 64, 16, 1, 1024</column>
<column name="col_outbuf_U">dct_2d_row_outbuf, 1, 0, 0, 64, 16, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_fu_256_p2">+, 0, 17, 9, 4, 1</column>
<column name="i_5_fu_363_p2">+, 0, 17, 9, 4, 1</column>
<column name="i_6_fu_327_p2">+, 0, 17, 9, 4, 1</column>
<column name="i_7_fu_434_p2">+, 0, 17, 9, 4, 1</column>
<column name="indvar_flatten_next1_fu_375_p2">+, 0, 26, 12, 7, 1</column>
<column name="indvar_flatten_next_fu_268_p2">+, 0, 26, 12, 7, 1</column>
<column name="j_2_fu_274_p2">+, 0, 17, 9, 4, 1</column>
<column name="j_3_fu_381_p2">+, 0, 17, 9, 4, 1</column>
<column name="tmp_10_fu_453_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_12_fu_423_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_2_fu_346_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_8_fu_316_p2">+, 0, 29, 13, 8, 8</column>
<column name="exitcond_flatten1_fu_369_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="exitcond_flatten_fu_262_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="tmp_4_fu_387_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_9_fu_357_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_fu_250_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="tmp_s_fu_280_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="i_1_mid2_fu_286_p3">select, 0, 0, 4, 1, 1</column>
<column name="i_3_mid2_fu_393_p3">select, 0, 0, 4, 1, 1</column>
<column name="j_1_cast2_mid2_v_fu_401_p3">select, 0, 0, 4, 1, 4</column>
<column name="j_cast5_mid2_v_fu_294_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">55, 10, 1, 10</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="col_inbuf_address0">15, 3, 6, 18</column>
<column name="col_inbuf_ce0">15, 3, 1, 3</column>
<column name="col_inbuf_ce1">9, 2, 1, 2</column>
<column name="col_outbuf_address0">15, 3, 6, 18</column>
<column name="col_outbuf_ce0">15, 3, 1, 3</column>
<column name="col_outbuf_we0">9, 2, 1, 2</column>
<column name="grp_dct_1d2_fu_221_i_2">15, 3, 4, 12</column>
<column name="grp_dct_1d2_fu_221_i_21">15, 3, 4, 12</column>
<column name="grp_dct_1d2_fu_221_src_q0">15, 3, 16, 48</column>
<column name="grp_dct_1d2_fu_221_src_q1">15, 3, 16, 48</column>
<column name="i_1_phi_fu_169_p4">9, 2, 4, 8</column>
<column name="i_1_reg_165">9, 2, 4, 8</column>
<column name="i_2_reg_176">9, 2, 4, 8</column>
<column name="i_3_phi_fu_214_p4">9, 2, 4, 8</column>
<column name="i_3_reg_210">9, 2, 4, 8</column>
<column name="i_reg_131">9, 2, 4, 8</column>
<column name="in_block_ce0">9, 2, 1, 2</column>
<column name="in_block_ce1">9, 2, 1, 2</column>
<column name="indvar_flatten1_reg_188">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_143">9, 2, 7, 14</column>
<column name="j_1_phi_fu_203_p4">9, 2, 4, 8</column>
<column name="j_1_reg_199">9, 2, 4, 8</column>
<column name="j_phi_fu_158_p4">9, 2, 4, 8</column>
<column name="j_reg_154">9, 2, 4, 8</column>
<column name="row_outbuf_address0">15, 3, 6, 18</column>
<column name="row_outbuf_ce0">15, 3, 1, 3</column>
<column name="row_outbuf_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_reg_grp_dct_1d2_fu_221_ap_start">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond_flatten_reg_473">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_i_1_mid2_reg_482">4, 0, 4, 0</column>
<column name="ap_reg_pp0_iter1_j_cast5_mid2_v_reg_489">4, 0, 4, 0</column>
<column name="ap_reg_pp1_iter1_exitcond_flatten1_reg_515">1, 0, 1, 0</column>
<column name="ap_reg_pp1_iter1_i_3_mid2_reg_524">4, 0, 4, 0</column>
<column name="ap_reg_pp1_iter1_j_1_cast2_mid2_v_reg_531">4, 0, 4, 0</column>
<column name="exitcond_flatten1_reg_515">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_473">1, 0, 1, 0</column>
<column name="i_1_mid2_reg_482">4, 0, 4, 0</column>
<column name="i_1_reg_165">4, 0, 4, 0</column>
<column name="i_2_reg_176">4, 0, 4, 0</column>
<column name="i_3_mid2_reg_524">4, 0, 4, 0</column>
<column name="i_3_reg_210">4, 0, 4, 0</column>
<column name="i_4_reg_468">4, 0, 4, 0</column>
<column name="i_5_reg_510">4, 0, 4, 0</column>
<column name="i_reg_131">4, 0, 4, 0</column>
<column name="indvar_flatten1_reg_188">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_143">7, 0, 7, 0</column>
<column name="j_1_cast2_mid2_v_reg_531">4, 0, 4, 0</column>
<column name="j_1_reg_199">4, 0, 4, 0</column>
<column name="j_cast5_mid2_v_reg_489">4, 0, 4, 0</column>
<column name="j_reg_154">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_2d, return value</column>
<column name="in_block_address0">out, 6, ap_memory, in_block, array</column>
<column name="in_block_ce0">out, 1, ap_memory, in_block, array</column>
<column name="in_block_q0">in, 16, ap_memory, in_block, array</column>
<column name="in_block_address1">out, 6, ap_memory, in_block, array</column>
<column name="in_block_ce1">out, 1, ap_memory, in_block, array</column>
<column name="in_block_q1">in, 16, ap_memory, in_block, array</column>
<column name="out_block_address0">out, 6, ap_memory, out_block, array</column>
<column name="out_block_ce0">out, 1, ap_memory, out_block, array</column>
<column name="out_block_we0">out, 1, ap_memory, out_block, array</column>
<column name="out_block_d0">out, 16, ap_memory, out_block, array</column>
</table>
</item>
</section>
</profile>
