<profile>

<section name = "Vivado HLS Report for 'add_mac_header'" level="0">
<item name = "Date">Wed Oct 14 13:19:44 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">macHeaderAdd_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 5.373, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 2, 2, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 436</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 393</column>
<column name="Register">-, -, 380, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_687_p2">+, 0, 0, 23, 16, 1</column>
<column name="grp_fu_699_p2">+, 0, 0, 23, 16, 2</column>
<column name="grp_fu_711_p2">+, 0, 0, 23, 16, 2</column>
<column name="grp_fu_723_p2">+, 0, 0, 23, 16, 3</column>
<column name="grp_fu_735_p2">+, 0, 0, 23, 16, 3</column>
<column name="grp_fu_747_p2">+, 0, 0, 23, 16, 3</column>
<column name="grp_fu_759_p2">+, 0, 0, 23, 16, 3</column>
<column name="grp_fu_771_p2">+, 0, 0, 23, 16, 4</column>
<column name="ap_condition_144">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_184">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_859">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_863">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_867">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_871">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_875">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_879">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_882">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_887">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_894">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op123_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op125_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op128_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op15_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op179_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op180_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op182_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_148_p6">and, 0, 0, 2, 1, 0</column>
<column name="or_cond_i_fu_920_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_10_i_fu_944_p2">icmp, 0, 0, 11, 8, 6</column>
<column name="tmp_12_i_fu_872_p2">icmp, 0, 0, 11, 8, 6</column>
<column name="tmp_14_i_fu_950_p2">icmp, 0, 0, 11, 8, 5</column>
<column name="tmp_16_i_fu_878_p2">icmp, 0, 0, 11, 8, 5</column>
<column name="tmp_18_i_fu_956_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="tmp_20_i_fu_884_p2">icmp, 0, 0, 11, 8, 4</column>
<column name="tmp_22_i_fu_962_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="tmp_24_i_fu_890_p2">icmp, 0, 0, 11, 8, 3</column>
<column name="tmp_26_i_fu_968_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_28_i_fu_896_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_30_i_fu_974_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_32_i_fu_902_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_35_i_fu_914_p2">icmp, 0, 0, 13, 16, 6</column>
<column name="tmp_37_i_fu_1115_p2">icmp, 0, 0, 13, 16, 6</column>
<column name="tmp_5_i_fu_932_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_6_i_fu_860_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_8_i_fu_938_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="tmp_i_fu_866_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="dataLenW_load_not_i_fu_908_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_last_V_4_fu_995_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_iter0_fsm">15, 3, 2, 6</column>
<column name="ap_NS_iter1_fsm">15, 3, 2, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_dataLenW_flag_4_i_phi_fu_649_p6">15, 3, 1, 3</column>
<column name="ap_phi_mux_dataLenW_new_4_i_phi_fu_664_p6">15, 3, 1, 3</column>
<column name="ap_phi_mux_dataLen_V_loc_15_i_phi_fu_192_p18">47, 10, 16, 160</column>
<column name="ap_phi_mux_mw_state_flag_2_i_phi_fu_620_p6">15, 3, 1, 3</column>
<column name="ap_phi_mux_mw_state_new_2_i_phi_fu_635_p6">15, 3, 2, 6</column>
<column name="ap_phi_reg_pp0_iter0_dataLenW_loc_2_i_reg_478">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter0_mw_state_new_1_i_reg_268">9, 2, 2, 4</column>
<column name="ap_phi_reg_pp0_iter0_p_0455_2_3_i_reg_564">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter0_tmp_36_i_reg_520">15, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter0_tmp_V_reg_324">50, 11, 16, 176</column>
<column name="dataFifo_V_blk_n">9, 2, 1, 2</column>
<column name="dataFifo_V_din">27, 5, 185, 925</column>
<column name="dataIn_TDATA_blk_n">9, 2, 1, 2</column>
<column name="dataLenFifo_V_V_blk_n">9, 2, 1, 2</column>
<column name="dataLenFifo_V_V_din">15, 3, 16, 48</column>
<column name="dataLen_V">44, 9, 16, 144</column>
<column name="mw_prevWord_data_V">9, 2, 64, 128</column>
<column name="mw_prevWord_keep_V">9, 2, 8, 16</column>
<column name="mw_writeLast">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_iter0_fsm">2, 0, 2, 0</column>
<column name="ap_CS_iter1_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_dataLenW_flag_2_i_reg_367">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_dataLenW_loc_2_i_reg_478">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_dataLenW_new_2_i_reg_422">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_mw_state_flag_1_i_reg_213">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_mw_state_new_1_i_reg_268">2, 0, 2, 0</column>
<column name="ap_phi_reg_pp0_iter0_p_0455_2_3_i_reg_564">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_tmp_36_i_reg_520">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_tmp_V_reg_324">16, 0, 16, 0</column>
<column name="dataLenW">1, 0, 1, 0</column>
<column name="dataLenW_loc_2_i_reg_478">1, 0, 1, 0</column>
<column name="dataLen_V">16, 0, 16, 0</column>
<column name="headWord_data_V">64, 0, 64, 0</column>
<column name="headWord_keep_V">8, 0, 8, 0</column>
<column name="headWord_last_V">1, 0, 1, 0</column>
<column name="mw_prevWord_data_V">64, 0, 64, 0</column>
<column name="mw_prevWord_keep_V">8, 0, 8, 0</column>
<column name="mw_state">2, 0, 2, 0</column>
<column name="mw_state_load_reg_1211">2, 0, 2, 0</column>
<column name="mw_state_load_reg_1211_pp0_iter0_reg">2, 0, 2, 0</column>
<column name="mw_writeLast">1, 0, 1, 0</column>
<column name="mw_writeLast_load_reg_1202">1, 0, 1, 0</column>
<column name="mw_writeLast_load_reg_1202_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="or_cond_i_reg_1311">1, 0, 1, 0</column>
<column name="p_Val2_1_reg_1206">8, 0, 8, 0</column>
<column name="srcMacAddress_V_r">48, 0, 48, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_14_reg_1387">16, 0, 16, 0</column>
<column name="tmp_15_reg_1270">16, 0, 16, 0</column>
<column name="tmp_16_reg_1275">2, 0, 2, 0</column>
<column name="tmp_17_reg_1280">1, 0, 1, 0</column>
<column name="tmp_36_i_reg_520">1, 0, 1, 0</column>
<column name="tmp_37_i_reg_1392">1, 0, 1, 0</column>
<column name="tmp_5_reg_1383">1, 0, 1, 0</column>
<column name="tmp_6_reg_1315">1, 0, 1, 0</column>
<column name="tmp_6_reg_1315_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="tmp_7_reg_1255">1, 0, 1, 0</column>
<column name="tmp_V_reg_324">16, 0, 16, 0</column>
<column name="tmp_data_V_4_reg_1259">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, add_mac_header, return value</column>
<column name="dataFifo_V_din">out, 185, ap_fifo, dataFifo_V, pointer</column>
<column name="dataFifo_V_full_n">in, 1, ap_fifo, dataFifo_V, pointer</column>
<column name="dataFifo_V_write">out, 1, ap_fifo, dataFifo_V, pointer</column>
<column name="dataLenFifo_V_V_din">out, 16, ap_fifo, dataLenFifo_V_V, pointer</column>
<column name="dataLenFifo_V_V_full_n">in, 1, ap_fifo, dataLenFifo_V_V, pointer</column>
<column name="dataLenFifo_V_V_write">out, 1, ap_fifo, dataLenFifo_V_V, pointer</column>
<column name="dataIn_TVALID">in, 1, axis, dataIn_V_user_V, pointer</column>
<column name="dataIn_TREADY">out, 1, axis, dataIn_V_user_V, pointer</column>
<column name="dataIn_TUSER">in, 112, axis, dataIn_V_user_V, pointer</column>
<column name="dataIn_TDATA">in, 64, axis, dataIn_V_data_V, pointer</column>
<column name="dataIn_TKEEP">in, 8, axis, dataIn_V_keep_V, pointer</column>
<column name="dataIn_TLAST">in, 1, axis, dataIn_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
