{"children":[{"children":[{"data":[65540,131080,176,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[4121,5284,0,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[69,56,16,0,22],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1221,2634.68,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,32,0,0],"details":[{"Additional information":[{"text":"Requested size 16384 bytes, implemented size 49152 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in no increase in actual block RAM usage.","type":"text"}],"Bank depth":"128 words","Bank width":"1024 bits","Implemented size":"49152 bytes","Local memory":"Stall-free","Memory Usage":"32 RAMs","Number of banks":"1","Number of private copies":"3","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"16384 bytes","type":"table"},{"text":"Stall-free,\n16384B requested,\n49152B implemented.","type":"brief"}],"name":"C_block_form.cl:50 (Awrk)","type":"resource"},{"data":[33,1536,352,0,0],"details":[{"Additional information":[{"text":"Requested size 16384 bytes, implemented size 540672 bytes, stall-free, 32 reads and 1 write. ","type":"text"},{"text":"For each replicate, 3 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 4.57 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor.","type":"text"},{"text":"For each bank, 11 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"}],"Bank depth":"4096 words","Bank width":"32 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"540672 bytes","Local memory":"Stall-free","Memory Usage":"352 RAMs","Number of banks":"1","Number of private copies":"3","Number of replicates":"11","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"16384 bytes","type":"table"},{"text":"Stall-free,\n16384B requested,\n540672B implemented.","type":"brief"}],"name":"C_block_form.cl:50 (Bwrk)","type":"resource"},{"children":[{"count":3,"data":[2406,5739,57,0,238],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[2406,5739,57,0,238],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"79"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":79}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[44,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"87"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"87"}]],"name":"32-bit Select","type":"resource"}],"data":[70,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":87}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[76,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"93"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"93"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"93"}]],"name":"Load","type":"resource"},{"count":1,"data":[59,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"93"}]],"name":"Store","type":"resource"}],"data":[3207,4323,42,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":93}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"94"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"94"}]],"name":"Load","type":"resource"},{"count":1,"data":[64,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"94"}]],"name":"Store","type":"resource"}],"data":[3136,4323,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":94}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"96"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[9,9,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"96"}]],"name":"llvm.fpga.simple.barrier","type":"resource"}],"data":[10,9,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":96}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":30,"data":[30,5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"102"}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[0,0,0,32,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"102"}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":33,"data":[2339,2345,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"102"}]],"name":"Load","type":"resource"},{"count":2,"data":[34,66,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"102"}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[2403,2416,0,32,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":102}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:102","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[32,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"104"}]],"name":"1-bit Or","type":"resource"}],"data":[32,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":104}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"106"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":106}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"110"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"110"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":"110"}]],"name":"Store","type":"resource"}],"data":[455,2128,0,1.5,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl","line":110}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/NDRangeVsSimpleTask/test_simulation/C_block_form.cl:110","replace_name":"true","type":"resource"}],"compute_units":1,"data":[13106,23166.68,541,36.5,301],"debug":[[{"filename":"C_block_form.cl","line":50}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"mmul","total_kernel_resources":[13106,23166.7,541,36.5,301],"total_percent":[3.37616,2.23853,1.35575,19.941,2.43742],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[17227,28517.68,543,36.5,301],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[82767,159598,719,37,301],"total_percent":[19.0236,10.3917,9.33977,26.502,2.43742],"type":"module"}