# ðŸŽ“ Academic Projects

**This folder contains coursework-related experiments and lab manuals.**

## Database Management System
- [DBMS Lab Manual](https://github.com/RoshanR-Git/19CS404-DBMS-Lab-Manual)

## Communication Networks
### NS2 Experiments
- [PERFORMANCE ANALYSIS OF THE NETWORK WITH CSMA/CD](https://github.com/RoshanR-Git/Cycle-2-NS2-Experiment-2)

### Code Blocks Experiments
- [Code Blocks Experiment 1](https://github.com/RoshanR-Git/Code-Blocks-Experiment-1)
- [Code Blocks Experiment 2](https://github.com/RoshanR-Git/Code-Blocks-Experiment-2)
- [Code Blocks Experiment 3](https://github.com/RoshanR-Git/Code-blocks-Experiment-3)

## VLSI Design Cadence-EDA Tool
- [VLSI Experiment 1](https://github.com/RoshanR-Git/EXP1-Design-Implementation-of-CMOS-Inverter-Design-using-Cadence-EDA-Tool)
- [VLSI Experiment 2](https://github.com/RoshanR-Git/EXP02--Design-Implementation-of-Full-Custom-2-1-MUX-using-Cadence-EDA-Tools)
- [VLSI Experiment 3](https://github.com/RoshanR-Git/Implementation-Analysis-of-D-flipflop-using-Cadence-EDA-Tools)
- [VLSI Experiment 4](https://github.com/RoshanR-Git/Design-Implementation-of-1-Bit-Full-Adder-using-Cadence-Tools)
- [VLSI Experiment 5](https://github.com/RoshanR-Git/Design-Implementation-of-2-Bit-Multiplier-using-Cadence-Tools)
- [VLSI Experiment 6](https://github.com/RoshanR-Git/Design-Implementation-of-6T---SRAM-Cell-using-Cadence-EDA-Tools)

## Artificial Intelligence
- [AI Laboratory Experiments](https://github.com/RoshanR-Git/AI_Lab_2023-24)

## HDL Programming Laboratory
- [BCD 7-Segement Experiment](https://github.com/RoshanR-Git/BCD_7SEGMENT)
- [Arithmetic Logic Unit](https://github.com/RoshanR-Git/ALU)
