digraph "0_qemu_30663fd26c0307e414622c7a8607fbc04f92ec14@array" {
"1005891" [label="(Call,tcg_gen_ext16u_tl(cpu_T0, cpu_regs[R_EDX]))"];
"1005918" [label="(Call,tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T0))"];
"1005921" [label="(Call,gen_helper_in_func(ot, cpu_T1, cpu_tmp2_i32))"];
"1005925" [label="(Call,gen_op_mov_reg_v(ot, R_EAX, cpu_T1))"];
"1005929" [label="(Call,gen_bpt_io(s, cpu_tmp2_i32, ot))"];
"1005943" [label="(Call,gen_jmp(s, s->pc - s->cs_base))"];
"1005920" [label="(Identifier,cpu_T0)"];
"1005945" [label="(Call,s->pc - s->cs_base)"];
"1005924" [label="(Identifier,cpu_tmp2_i32)"];
"1005943" [label="(Call,gen_jmp(s, s->pc - s->cs_base))"];
"1005930" [label="(Identifier,s)"];
"1000565" [label="(MethodParameterIn,DisasContext *s)"];
"1005919" [label="(Identifier,cpu_tmp2_i32)"];
"1005941" [label="(Block,)"];
"1005925" [label="(Call,gen_op_mov_reg_v(ot, R_EAX, cpu_T1))"];
"1005927" [label="(Identifier,R_EAX)"];
"1001025" [label="(Block,)"];
"1005918" [label="(Call,tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T0))"];
"1005944" [label="(Identifier,s)"];
"1005896" [label="(Call,gen_check_io(s, ot, pc_start - s->cs_base,\n                     SVM_IOIO_TYPE_MASK | svm_is_rep(prefixes)))"];
"1005922" [label="(Identifier,ot)"];
"1005921" [label="(Call,gen_helper_in_func(ot, cpu_T1, cpu_tmp2_i32))"];
"1005932" [label="(Identifier,ot)"];
"1005897" [label="(Identifier,s)"];
"1005929" [label="(Call,gen_bpt_io(s, cpu_tmp2_i32, ot))"];
"1005891" [label="(Call,tcg_gen_ext16u_tl(cpu_T0, cpu_regs[R_EDX]))"];
"1005923" [label="(Identifier,cpu_T1)"];
"1005952" [label="(ControlStructure,break;)"];
"1005892" [label="(Identifier,cpu_T0)"];
"1005928" [label="(Identifier,cpu_T1)"];
"1011840" [label="(MethodReturn,static target_ulong)"];
"1005893" [label="(Call,cpu_regs[R_EDX])"];
"1005931" [label="(Identifier,cpu_tmp2_i32)"];
"1005937" [label="(Identifier,s)"];
"1005926" [label="(Identifier,ot)"];
"1005891" -> "1001025"  [label="AST: "];
"1005891" -> "1005893"  [label="CFG: "];
"1005892" -> "1005891"  [label="AST: "];
"1005893" -> "1005891"  [label="AST: "];
"1005897" -> "1005891"  [label="CFG: "];
"1005891" -> "1011840"  [label="DDG: tcg_gen_ext16u_tl(cpu_T0, cpu_regs[R_EDX])"];
"1005891" -> "1011840"  [label="DDG: cpu_regs[R_EDX]"];
"1005891" -> "1005918"  [label="DDG: cpu_T0"];
"1005918" -> "1001025"  [label="AST: "];
"1005918" -> "1005920"  [label="CFG: "];
"1005919" -> "1005918"  [label="AST: "];
"1005920" -> "1005918"  [label="AST: "];
"1005922" -> "1005918"  [label="CFG: "];
"1005918" -> "1011840"  [label="DDG: cpu_T0"];
"1005918" -> "1011840"  [label="DDG: tcg_gen_trunc_tl_i32(cpu_tmp2_i32, cpu_T0)"];
"1005918" -> "1005921"  [label="DDG: cpu_tmp2_i32"];
"1005921" -> "1001025"  [label="AST: "];
"1005921" -> "1005924"  [label="CFG: "];
"1005922" -> "1005921"  [label="AST: "];
"1005923" -> "1005921"  [label="AST: "];
"1005924" -> "1005921"  [label="AST: "];
"1005926" -> "1005921"  [label="CFG: "];
"1005921" -> "1011840"  [label="DDG: gen_helper_in_func(ot, cpu_T1, cpu_tmp2_i32)"];
"1005896" -> "1005921"  [label="DDG: ot"];
"1005921" -> "1005925"  [label="DDG: ot"];
"1005921" -> "1005925"  [label="DDG: cpu_T1"];
"1005921" -> "1005929"  [label="DDG: cpu_tmp2_i32"];
"1005925" -> "1001025"  [label="AST: "];
"1005925" -> "1005928"  [label="CFG: "];
"1005926" -> "1005925"  [label="AST: "];
"1005927" -> "1005925"  [label="AST: "];
"1005928" -> "1005925"  [label="AST: "];
"1005930" -> "1005925"  [label="CFG: "];
"1005925" -> "1011840"  [label="DDG: R_EAX"];
"1005925" -> "1011840"  [label="DDG: cpu_T1"];
"1005925" -> "1011840"  [label="DDG: gen_op_mov_reg_v(ot, R_EAX, cpu_T1)"];
"1005925" -> "1005929"  [label="DDG: ot"];
"1005929" -> "1001025"  [label="AST: "];
"1005929" -> "1005932"  [label="CFG: "];
"1005930" -> "1005929"  [label="AST: "];
"1005931" -> "1005929"  [label="AST: "];
"1005932" -> "1005929"  [label="AST: "];
"1005937" -> "1005929"  [label="CFG: "];
"1005929" -> "1011840"  [label="DDG: ot"];
"1005929" -> "1011840"  [label="DDG: gen_bpt_io(s, cpu_tmp2_i32, ot)"];
"1005929" -> "1011840"  [label="DDG: cpu_tmp2_i32"];
"1005929" -> "1011840"  [label="DDG: s"];
"1005896" -> "1005929"  [label="DDG: s"];
"1000565" -> "1005929"  [label="DDG: s"];
"1005929" -> "1005943"  [label="DDG: s"];
"1005943" -> "1005941"  [label="AST: "];
"1005943" -> "1005945"  [label="CFG: "];
"1005944" -> "1005943"  [label="AST: "];
"1005945" -> "1005943"  [label="AST: "];
"1005952" -> "1005943"  [label="CFG: "];
"1005943" -> "1011840"  [label="DDG: s->pc - s->cs_base"];
"1005943" -> "1011840"  [label="DDG: s"];
"1005943" -> "1011840"  [label="DDG: gen_jmp(s, s->pc - s->cs_base)"];
"1000565" -> "1005943"  [label="DDG: s"];
"1005945" -> "1005943"  [label="DDG: s->pc"];
"1005945" -> "1005943"  [label="DDG: s->cs_base"];
}
