

================================================================
== Vivado HLS Report for 'fft_stage_126'
================================================================
* Date:           Thu Jul 13 17:42:46 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages_loop.proj
* Solution:       solution3
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.790 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      514|      514| 5.140 us | 5.140 us |  514|  514|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dft_loop  |      512|      512|         2|          1|          1|   512|    yes   |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 5 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind" [fft_stages_loop.cpp:47]   --->   Operation 6 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str5)" [fft_stages_loop.cpp:47]   --->   Operation 7 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.75ns)   --->   "br label %0" [fft_stages_loop.cpp:50]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t_0 = phi i10 [ 0, %butterfly_loop_begin ], [ %t, %dft_loop ]"   --->   Operation 9 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 10 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln50 = icmp eq i10 %t_0, -512" [fft_stages_loop.cpp:50]   --->   Operation 11 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.93ns)   --->   "%t = add i10 %t_0, 1" [fft_stages_loop.cpp:50]   --->   Operation 12 'add' 't' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %butterfly_loop_end, label %dft_loop" [fft_stages_loop.cpp:50]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = shl i10 %t_0, 1" [fft_stages_loop.cpp:51]   --->   Operation 14 'shl' 'i' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_lower = or i10 %i, 1" [fft_stages_loop.cpp:57]   --->   Operation 15 'or' 'i_lower' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i10 %i_lower to i64" [fft_stages_loop.cpp:58]   --->   Operation 16 'zext' 'zext_ln58' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%X_R_0_V_addr = getelementptr [1024 x i22]* %X_R_0_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 17 'getelementptr' 'X_R_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.35ns)   --->   "%temp_R_V = load i22* %X_R_0_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 18 'load' 'temp_R_V' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%X_I_0_V_addr = getelementptr [1024 x i22]* %X_I_0_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:58]   --->   Operation 19 'getelementptr' 'X_I_0_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.35ns)   --->   "%temp_I_V = load i22* %X_I_0_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 20 'load' 'temp_I_V' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %i to i64" [fft_stages_loop.cpp:60]   --->   Operation 21 'zext' 'zext_ln60' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%X_R_0_V_addr_1 = getelementptr [1024 x i22]* %X_R_0_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:60]   --->   Operation 22 'getelementptr' 'X_R_0_V_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (1.35ns)   --->   "%p_Val2_s = load i22* %X_R_0_V_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 23 'load' 'p_Val2_s' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%X_I_0_V_addr_1 = getelementptr [1024 x i22]* %X_I_0_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:61]   --->   Operation 24 'getelementptr' 'X_I_0_V_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.35ns)   --->   "%p_Val2_47 = load i22* %X_I_0_V_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 25 'load' 'p_Val2_47' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.79>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind" [fft_stages_loop.cpp:50]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str6)" [fft_stages_loop.cpp:50]   --->   Operation 27 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [fft_stages_loop.cpp:53]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (1.35ns)   --->   "%temp_R_V = load i22* %X_R_0_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 29 'load' 'temp_R_V' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 30 [1/2] (1.35ns)   --->   "%temp_I_V = load i22* %X_I_0_V_addr, align 4" [fft_stages_loop.cpp:58]   --->   Operation 30 'load' 'temp_I_V' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 31 [1/2] (1.35ns)   --->   "%p_Val2_s = load i22* %X_R_0_V_addr_1, align 4" [fft_stages_loop.cpp:60]   --->   Operation 31 'load' 'p_Val2_s' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 32 [1/1] (1.08ns)   --->   "%sub_ln703 = sub i22 %p_Val2_s, %temp_R_V" [fft_stages_loop.cpp:60]   --->   Operation 32 'sub' 'sub_ln703' <Predicate = (!icmp_ln50)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%Out_R_1_V_addr = getelementptr [1024 x i22]* %Out_R_1_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:60]   --->   Operation 33 'getelementptr' 'Out_R_1_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.35ns)   --->   "store i22 %sub_ln703, i22* %Out_R_1_V_addr, align 4" [fft_stages_loop.cpp:60]   --->   Operation 34 'store' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%p_Val2_47 = load i22* %X_I_0_V_addr_1, align 4" [fft_stages_loop.cpp:61]   --->   Operation 35 'load' 'p_Val2_47' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 36 [1/1] (1.08ns)   --->   "%sub_ln703_1 = sub i22 %p_Val2_47, %temp_I_V" [fft_stages_loop.cpp:61]   --->   Operation 36 'sub' 'sub_ln703_1' <Predicate = (!icmp_ln50)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%Out_I_1_V_addr = getelementptr [1024 x i22]* %Out_I_1_V, i64 0, i64 %zext_ln58" [fft_stages_loop.cpp:61]   --->   Operation 37 'getelementptr' 'Out_I_1_V_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "store i22 %sub_ln703_1, i22* %Out_I_1_V_addr, align 4" [fft_stages_loop.cpp:61]   --->   Operation 38 'store' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 39 [1/1] (1.08ns)   --->   "%add_ln703 = add i22 %p_Val2_s, %temp_R_V" [fft_stages_loop.cpp:62]   --->   Operation 39 'add' 'add_ln703' <Predicate = (!icmp_ln50)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%Out_R_1_V_addr_1 = getelementptr [1024 x i22]* %Out_R_1_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:62]   --->   Operation 40 'getelementptr' 'Out_R_1_V_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.35ns)   --->   "store i22 %add_ln703, i22* %Out_R_1_V_addr_1, align 4" [fft_stages_loop.cpp:62]   --->   Operation 41 'store' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (1.08ns)   --->   "%add_ln703_1 = add i22 %p_Val2_47, %temp_I_V" [fft_stages_loop.cpp:63]   --->   Operation 42 'add' 'add_ln703_1' <Predicate = (!icmp_ln50)> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%Out_I_1_V_addr_1 = getelementptr [1024 x i22]* %Out_I_1_V, i64 0, i64 %zext_ln60" [fft_stages_loop.cpp:63]   --->   Operation 43 'getelementptr' 'Out_I_1_V_addr_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.35ns)   --->   "store i22 %add_ln703_1, i22* %Out_I_1_V_addr_1, align 4" [fft_stages_loop.cpp:63]   --->   Operation 44 'store' <Predicate = (!icmp_ln50)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 1024> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str6, i32 %tmp_s)" [fft_stages_loop.cpp:64]   --->   Operation 45 'specregionend' 'empty_18' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %0" [fft_stages_loop.cpp:50]   --->   Operation 46 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str5, i32 %tmp)" [fft_stages_loop.cpp:65]   --->   Operation 47 'specregionend' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 48 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [fft_stages_loop.cpp:66]   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (speclooptripcount) [ 00000]
specloopname_ln47 (specloopname     ) [ 00000]
tmp               (specregionbegin  ) [ 00111]
br_ln50           (br               ) [ 01110]
t_0               (phi              ) [ 00100]
empty_17          (speclooptripcount) [ 00000]
icmp_ln50         (icmp             ) [ 00110]
t                 (add              ) [ 01110]
br_ln50           (br               ) [ 00000]
i                 (shl              ) [ 00000]
i_lower           (or               ) [ 00000]
zext_ln58         (zext             ) [ 00110]
X_R_0_V_addr      (getelementptr    ) [ 00110]
X_I_0_V_addr      (getelementptr    ) [ 00110]
zext_ln60         (zext             ) [ 00110]
X_R_0_V_addr_1    (getelementptr    ) [ 00110]
X_I_0_V_addr_1    (getelementptr    ) [ 00110]
specloopname_ln50 (specloopname     ) [ 00000]
tmp_s             (specregionbegin  ) [ 00000]
specpipeline_ln53 (specpipeline     ) [ 00000]
temp_R_V          (load             ) [ 00000]
temp_I_V          (load             ) [ 00000]
p_Val2_s          (load             ) [ 00000]
sub_ln703         (sub              ) [ 00000]
Out_R_1_V_addr    (getelementptr    ) [ 00000]
store_ln60        (store            ) [ 00000]
p_Val2_47         (load             ) [ 00000]
sub_ln703_1       (sub              ) [ 00000]
Out_I_1_V_addr    (getelementptr    ) [ 00000]
store_ln61        (store            ) [ 00000]
add_ln703         (add              ) [ 00000]
Out_R_1_V_addr_1  (getelementptr    ) [ 00000]
store_ln62        (store            ) [ 00000]
add_ln703_1       (add              ) [ 00000]
Out_I_1_V_addr_1  (getelementptr    ) [ 00000]
store_ln63        (store            ) [ 00000]
empty_18          (specregionend    ) [ 00000]
br_ln50           (br               ) [ 01110]
empty_19          (specregionend    ) [ 00000]
empty_20          (speclooptripcount) [ 00000]
ret_ln66          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R_1_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I_1_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="X_R_0_V_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="22" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="10" slack="0"/>
<pin id="46" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_V_addr/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="10" slack="0"/>
<pin id="51" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="52" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="76" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="22" slack="0"/>
<pin id="78" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_R_V/2 p_Val2_s/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="X_I_0_V_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="22" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="10" slack="0"/>
<pin id="59" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_V_addr/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="22" slack="0"/>
<pin id="90" dir="1" index="7" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_I_V/2 p_Val2_47/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="X_R_0_V_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="22" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="10" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_0_V_addr_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="X_I_0_V_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="22" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="10" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_0_V_addr_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Out_R_1_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="22" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="1"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_1_V_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="22" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="10" slack="0"/>
<pin id="126" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="128" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/3 store_ln62/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="Out_I_1_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="22" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="1"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_1_V_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="22" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="137" dir="0" index="4" bw="10" slack="0"/>
<pin id="138" dir="0" index="5" bw="22" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="22" slack="2147483647"/>
<pin id="140" dir="1" index="7" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 store_ln63/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Out_R_1_V_addr_1_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="22" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="10" slack="1"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_1_V_addr_1/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Out_I_1_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="22" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="1"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_1_V_addr_1/3 "/>
</bind>
</comp>

<comp id="142" class="1005" name="t_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="1"/>
<pin id="144" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="t_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_0/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln50_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="10" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="t_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_lower_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="i_lower/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln58_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln60_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sub_ln703_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="22" slack="0"/>
<pin id="191" dir="0" index="1" bw="22" slack="0"/>
<pin id="192" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_ln703_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="22" slack="0"/>
<pin id="198" dir="0" index="1" bw="22" slack="0"/>
<pin id="199" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln703_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="22" slack="0"/>
<pin id="205" dir="0" index="1" bw="22" slack="0"/>
<pin id="206" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln703_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="0"/>
<pin id="212" dir="0" index="1" bw="22" slack="0"/>
<pin id="213" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln50_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="221" class="1005" name="t_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="226" class="1005" name="zext_ln58_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="1"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="232" class="1005" name="X_R_0_V_addr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="1"/>
<pin id="234" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_V_addr "/>
</bind>
</comp>

<comp id="237" class="1005" name="X_I_0_V_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="1"/>
<pin id="239" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_V_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="zext_ln60_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln60 "/>
</bind>
</comp>

<comp id="248" class="1005" name="X_R_0_V_addr_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_0_V_addr_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="X_I_0_V_addr_1_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_0_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="26" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="49" pin=2"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="26" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="146" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="146" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="146" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="186"><net_src comp="165" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="193"><net_src comp="49" pin="7"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="49" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="200"><net_src comp="62" pin="7"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="62" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="207"><net_src comp="49" pin="7"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="49" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="203" pin="2"/><net_sink comp="99" pin=4"/></net>

<net id="214"><net_src comp="62" pin="7"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="62" pin="3"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="2"/><net_sink comp="112" pin=4"/></net>

<net id="220"><net_src comp="153" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="159" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="229"><net_src comp="177" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="235"><net_src comp="42" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="240"><net_src comp="55" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="245"><net_src comp="183" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="251"><net_src comp="68" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="256"><net_src comp="80" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R_1_V | {3 }
	Port: Out_I_1_V | {3 }
 - Input state : 
	Port: fft_stage.126 : X_R_0_V | {2 3 }
	Port: fft_stage.126 : X_I_0_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln50 : 1
		t : 1
		br_ln50 : 2
		i : 1
		i_lower : 1
		zext_ln58 : 1
		X_R_0_V_addr : 2
		temp_R_V : 3
		X_I_0_V_addr : 2
		temp_I_V : 3
		zext_ln60 : 1
		X_R_0_V_addr_1 : 2
		p_Val2_s : 3
		X_I_0_V_addr_1 : 2
		p_Val2_47 : 3
	State 3
		sub_ln703 : 1
		store_ln60 : 2
		sub_ln703_1 : 1
		store_ln61 : 2
		add_ln703 : 1
		store_ln62 : 2
		add_ln703_1 : 1
		store_ln63 : 2
		empty_18 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      t_fu_159      |    0    |    17   |
|    add   |  add_ln703_fu_203  |    0    |    29   |
|          | add_ln703_1_fu_210 |    0    |    29   |
|----------|--------------------|---------|---------|
|    sub   |  sub_ln703_fu_189  |    0    |    29   |
|          | sub_ln703_1_fu_196 |    0    |    29   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln50_fu_153  |    0    |    13   |
|----------|--------------------|---------|---------|
|    shl   |      i_fu_165      |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |   i_lower_fu_171   |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln58_fu_177  |    0    |    0    |
|          |  zext_ln60_fu_183  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   146   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|X_I_0_V_addr_1_reg_253|   10   |
| X_I_0_V_addr_reg_237 |   10   |
|X_R_0_V_addr_1_reg_248|   10   |
| X_R_0_V_addr_reg_232 |   10   |
|   icmp_ln50_reg_217  |    1   |
|      t_0_reg_142     |   10   |
|       t_reg_221      |   10   |
|   zext_ln58_reg_226  |   64   |
|   zext_ln60_reg_242  |   64   |
+----------------------+--------+
|         Total        |   189  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_49 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_62 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_62 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||   3.02  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   146  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   189  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   189  |   182  |
+-----------+--------+--------+--------+
