// Seed: 3121824352
`define pp_5 0
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output id_4
);
  always if ((1'b0)) id_2 <= id_3;
endmodule
