Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/MIPScomoME/tipos.vhd" in Library work.
Architecture tipos of Entity tipos is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/MemoriaDeInstrucciones.vhd" in Library work.
Architecture behavioral of Entity memoriadeinstrucciones is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/MemoriaDeDatos.vhd" in Library work.
Architecture behavioral of Entity memoriadedatos is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/BancoDeRegistros.vhd" in Library work.
Architecture behavioral of Entity bancoderegistros is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/ControlBranch.vhd" in Library work.
Architecture behavioral of Entity controlbranch is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/AluControl.vhd" in Library work.
Architecture behavioral of Entity alucontrol is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/ALU.vhd" in Library work.
Architecture behavioral of Entity alu8bit is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/ExtensorSigno.vhd" in Library work.
Architecture behavioral of Entity extensorsigno is up to date.
Compiling vhdl file "C:/hlocal/MIPScomoME/mips.vhd" in Library work.
Entity <mips> compiled.
Entity <mips> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mips> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemoriaDeInstrucciones> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MemoriaDeDatos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BancoDeRegistros> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ControlBranch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AluControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu8bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ExtensorSigno> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mips> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/hlocal/MIPScomoME/mips.vhd" line 247: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <DR>, <Instruction>
Entity <mips> analyzed. Unit <mips> generated.

Analyzing Entity <MemoriaDeInstrucciones> in library <work> (Architecture <behavioral>).
Entity <MemoriaDeInstrucciones> analyzed. Unit <MemoriaDeInstrucciones> generated.

Analyzing Entity <MemoriaDeDatos> in library <work> (Architecture <behavioral>).
Entity <MemoriaDeDatos> analyzed. Unit <MemoriaDeDatos> generated.

Analyzing Entity <BancoDeRegistros> in library <work> (Architecture <behavioral>).
Entity <BancoDeRegistros> analyzed. Unit <BancoDeRegistros> generated.

Analyzing Entity <ControlBranch> in library <work> (Architecture <behavioral>).
Entity <ControlBranch> analyzed. Unit <ControlBranch> generated.

Analyzing Entity <AluControl> in library <work> (Architecture <behavioral>).
Entity <AluControl> analyzed. Unit <AluControl> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <alu8bit> in library <work> (Architecture <behavioral>).
Entity <alu8bit> analyzed. Unit <alu8bit> generated.

Analyzing Entity <ExtensorSigno> in library <work> (Architecture <behavioral>).
Entity <ExtensorSigno> analyzed. Unit <ExtensorSigno> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MemoriaDeInstrucciones>.
    Related source file is "C:/hlocal/MIPScomoME/MemoriaDeInstrucciones.vhd".
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 109.
    Found 32-bit register for signal <DR>.
    Summary:
	inferred   1 ROM(s).
	inferred  32 D-type flip-flop(s).
Unit <MemoriaDeInstrucciones> synthesized.


Synthesizing Unit <MemoriaDeDatos>.
    Related source file is "C:/hlocal/MIPScomoME/MemoriaDeDatos.vhd".
    Found 32x32-bit dual-port RAM <Mram_tmp_mem> for signal <tmp_mem>.
    Found 32-bit tristate buffer for signal <DR>.
    Found 32-bit register for signal <Mtridata_DR> created at line 89.
    Found 1-bit register for signal <Mtrien_DR> created at line 89.
    Summary:
	inferred   1 RAM(s).
	inferred  33 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <MemoriaDeDatos> synthesized.


Synthesizing Unit <BancoDeRegistros>.
    Related source file is "C:/hlocal/MIPScomoME/BancoDeRegistros.vhd".
    Found 32x32-bit dual-port RAM <Mram_tmp> for signal <tmp>.
    Found 32x32-bit dual-port RAM <Mram_tmp_ren> for signal <tmp>.
    Summary:
	inferred   2 RAM(s).
Unit <BancoDeRegistros> synthesized.


Synthesizing Unit <ControlBranch>.
    Related source file is "C:/hlocal/MIPScomoME/ControlBranch.vhd".
Unit <ControlBranch> synthesized.


Synthesizing Unit <AluControl>.
    Related source file is "C:/hlocal/MIPScomoME/AluControl.vhd".
Unit <AluControl> synthesized.


Synthesizing Unit <control>.
    Related source file is "C:/hlocal/MIPScomoME/control.vhd".
Unit <control> synthesized.


Synthesizing Unit <alu8bit>.
    Related source file is "C:/hlocal/MIPScomoME/ALU.vhd".
    Found 32-bit comparator greater for signal <bigthan$cmp_gt0000> created at line 49.
    Found 32-bit addsub for signal <temp$share0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <alu8bit> synthesized.


Synthesizing Unit <ExtensorSigno>.
    Related source file is "C:/hlocal/MIPScomoME/ExtensorSigno.vhd".
Unit <ExtensorSigno> synthesized.


Synthesizing Unit <mips>.
    Related source file is "C:/hlocal/MIPScomoME/mips.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <entradaB>.
    Found 6-bit register for signal <entradaControl>.
    Found 3-bit register for signal <Estado>.
    Found 32-bit register for signal <Instruction>.
    Found 32-bit register for signal <PC>.
    Found 32-bit register for signal <registroA>.
    Found 32-bit register for signal <registroB>.
    Found 32-bit register for signal <salidaALU>.
    Found 32-bit 4-to-1 multiplexer for signal <tempPC>.
    Summary:
	inferred 169 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
Unit <mips> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port RAM                               : 3
# ROMs                                                 : 1
 32x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 10
 1-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 7
 6-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 32-bit tristate buffer                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MemoriaDeInstrucciones>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <DR>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <DR>            |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MemoriaDeInstrucciones> synthesized (advanced).

Synthesizing (advanced) Unit <mips>.
INFO:Xst:3226 - The RAM <Banco_Registros/Mram_tmp> will be implemented as a BLOCK RAM, absorbing the following register(s): <registroA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <Reg_Write>     | high     |
    |     addrA          | connected to signal <RW>            |          |
    |     diA            | connected to signal <busW>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <registroA_and0000> | high     |
    |     addrB          | connected to signal <DR>            |          |
    |     doB            | connected to signal <registroA>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <MemDatos/Mram_tmp_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <MemDatos/Mtridata_DR>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WDat>          | high     |
    |     addrA          | connected to signal <salidaALU>     |          |
    |     diA            | connected to signal <registroB>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <salidaALU>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Banco_Registros/Mram_tmp_ren> will be implemented as a BLOCK RAM, absorbing the following register(s): <registroB>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <Reg_Write>     | high     |
    |     addrA          | connected to signal <RW>            |          |
    |     diA            | connected to signal <busW>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <registroB_and0000> | high     |
    |     addrB          | connected to signal <DR>            |          |
    |     doB            | connected to signal <registroB>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mips> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 32x32-bit dual-port block RAM                         : 3
 32x32-bit single-port block RAM                       : 1
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 33
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit mips : the following signal(s) form a combinatorial loop: sig_estadoControl<2>.
WARNING:Xst:2170 - Unit mips : the following signal(s) form a combinatorial loop: sig_estadoControl<1>.
WARNING:Xst:2170 - Unit mips : the following signal(s) form a combinatorial loop: sig_estadoControl<0>.
WARNING:Xst:2042 - Unit mips: 32 internal tristates are replaced by logic (pull-up yes): DRDat<0>, DRDat<10>, DRDat<11>, DRDat<12>, DRDat<13>, DRDat<14>, DRDat<15>, DRDat<16>, DRDat<17>, DRDat<18>, DRDat<19>, DRDat<1>, DRDat<20>, DRDat<21>, DRDat<22>, DRDat<23>, DRDat<24>, DRDat<25>, DRDat<26>, DRDat<27>, DRDat<28>, DRDat<29>, DRDat<2>, DRDat<30>, DRDat<31>, DRDat<3>, DRDat<4>, DRDat<5>, DRDat<6>, DRDat<7>, DRDat<8>, DRDat<9>.

Optimizing unit <mips> ...

Optimizing unit <alu8bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 2.
FlipFlop Estado_1 has been replicated 1 time(s)
FlipFlop Estado_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 108
 Flip-Flops                                            : 108

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mips.ngr
Top Level Output File Name         : mips
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 34

Cell Usage :
# BELS                             : 535
#      GND                         : 5
#      INV                         : 1
#      LUT2                        : 14
#      LUT2_D                      : 1
#      LUT2_L                      : 3
#      LUT3                        : 147
#      LUT3_D                      : 5
#      LUT3_L                      : 1
#      LUT4                        : 180
#      LUT4_D                      : 42
#      LUT4_L                      : 16
#      MUXCY                       : 49
#      MUXF5                       : 38
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 108
#      FDC                         : 5
#      FDCE                        : 32
#      FDE                         : 70
#      FDR                         : 1
# RAMS                             : 4
#      RAMB16                      : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 1
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                      217  out of   7680     2%  
 Number of Slice Flip Flops:            108  out of  15360     0%  
 Number of 4 input LUTs:                410  out of  15360     2%  
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    173    19%  
 Number of BRAMs:                         4  out of     24    16%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 112   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 37    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.808ns (Maximum Frequency: 56.154MHz)
   Minimum input arrival time before clock: 5.207ns
   Maximum output required time after clock: 6.388ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.808ns (frequency: 56.154MHz)
  Total number of paths / destination ports: 8185764 / 263
-------------------------------------------------------------------------
Delay:               17.808ns (Levels of Logic = 39)
  Source:            entradaControl_1 (FF)
  Destination:       PC_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: entradaControl_1 to PC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.626   1.267  entradaControl_1 (entradaControl_1)
     LUT2_L:I0->LO         1   0.479   0.123  ControlG/ALUA_SW1_SW0 (N264)
     LUT4:I3->O            1   0.479   0.704  ControlG/ALUA_SW1 (N236)
     LUT4_D:I3->O         31   0.479   1.629  ControlG/ALUA (ALUA)
     LUT3:I2->O            2   0.479   1.040  entradaA<1>1 (entradaA<1>)
     LUT4:I0->O            1   0.479   0.000  ALU/Maddsub_temp_share0000_lut<1> (ALU/Maddsub_temp_share0000_lut<1>)
     MUXCY:S->O            1   0.435   0.000  ALU/Maddsub_temp_share0000_cy<1> (ALU/Maddsub_temp_share0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<2> (ALU/Maddsub_temp_share0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<3> (ALU/Maddsub_temp_share0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<4> (ALU/Maddsub_temp_share0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<5> (ALU/Maddsub_temp_share0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<6> (ALU/Maddsub_temp_share0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<7> (ALU/Maddsub_temp_share0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<8> (ALU/Maddsub_temp_share0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<9> (ALU/Maddsub_temp_share0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<10> (ALU/Maddsub_temp_share0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<11> (ALU/Maddsub_temp_share0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<12> (ALU/Maddsub_temp_share0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<13> (ALU/Maddsub_temp_share0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<14> (ALU/Maddsub_temp_share0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<15> (ALU/Maddsub_temp_share0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<16> (ALU/Maddsub_temp_share0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<17> (ALU/Maddsub_temp_share0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<18> (ALU/Maddsub_temp_share0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<19> (ALU/Maddsub_temp_share0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<20> (ALU/Maddsub_temp_share0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<21> (ALU/Maddsub_temp_share0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<22> (ALU/Maddsub_temp_share0000_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<23> (ALU/Maddsub_temp_share0000_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<24> (ALU/Maddsub_temp_share0000_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<25> (ALU/Maddsub_temp_share0000_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<26> (ALU/Maddsub_temp_share0000_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  ALU/Maddsub_temp_share0000_cy<27> (ALU/Maddsub_temp_share0000_cy<27>)
     XORCY:CI->O           5   0.786   1.078  ALU/Maddsub_temp_share0000_xor<28> (ALU/temp_share0000<28>)
     LUT2:I0->O            1   0.479   0.704  ALU/Mcompar_bigthan_cmp_gt0000_lut<7>_SW1 (N309)
     LUT4:I3->O            1   0.479   0.000  ALU/Mcompar_bigthan_cmp_gt0000_lut<7> (ALU/Mcompar_bigthan_cmp_gt0000_lut<7>)
     MUXCY:S->O            1   0.435   0.000  ALU/Mcompar_bigthan_cmp_gt0000_cy<7> (ALU/Mcompar_bigthan_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.265   0.740  ALU/Mcompar_bigthan_cmp_gt0000_cy<8> (ALU/Mcompar_bigthan_cmp_gt0000_cy<8>)
     LUT4_L:I2->LO         1   0.479   0.123  ControlSaltos/salida26 (ControlSaltos/salida26)
     LUT4:I3->O           32   0.479   1.575  ControlSaltos/salida99 (salida)
     FDCE:CE                   0.524          PC_0
    ----------------------------------------
    Total                     17.808ns (8.825ns logic, 8.984ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              5.207ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Instruction_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to Instruction_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   0.715   1.914  reset_IBUF (reset_IBUF)
     LUT3:I0->O           32   0.479   1.575  Instruction_and00001 (Instruction_and0000)
     FDE:CE                    0.524          Instruction_0
    ----------------------------------------
    Total                      5.207ns (1.718ns logic, 3.489ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              6.388ns (Levels of Logic = 1)
  Source:            Instruction_2 (FF)
  Destination:       inst<2> (PAD)
  Source Clock:      clk rising

  Data Path: Instruction_2 to inst<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.626   0.853  Instruction_2 (Instruction_2)
     OBUF:I->O                 4.909          inst_2_OBUF (inst<2>)
    ----------------------------------------
    Total                      6.388ns (5.535ns logic, 0.853ns route)
                                       (86.7% logic, 13.3% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.80 secs
 
--> 

Total memory usage is 267008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    6 (   0 filtered)

