Determining the location of the ModelSim executable...

Using: D:\eyantra\software\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off line_follow_algo -c line_follow_algo --vector_source="D:/eyantra/task_5_files/files/Waveform.vwf" --testbench_file="D:/eyantra/task_5_files/files/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Feb 02 20:57:10 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off line_follow_algo -c line_follow_algo --vector_source=D:/eyantra/task_5_files/files/Waveform.vwf --testbench_file=D:/eyantra/task_5_files/files/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/eyantra/task_5_files/files/simulation/qsim/" line_follow_algo -c line_follow_algo

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Feb 02 20:57:11 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/eyantra/task_5_files/files/simulation/qsim/ line_follow_algo -c line_follow_algo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file line_follow_algo.vo in folder "D:/eyantra/task_5_files/files/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4648 megabytes
    Info: Processing ended: Tue Feb 02 20:57:12 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/eyantra/task_5_files/files/simulation/qsim/line_follow_algo.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/eyantra/software/modelsim_ase/win32aloem/vsim -c -do line_follow_algo.do

Reading D:/eyantra/software/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do line_follow_algo.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:14 on Feb 02,2021
# vlog -work work line_follow_algo.vo 

# -- Compiling module sm_0535_Line_follower
# -- Compiling module hard_block
# 
# Top level modules:
# 	sm_0535_Line_follower
# End time: 20:57:14 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:57:15 on Feb 02,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module sm_0535_Line_follower_vlg_vec_tst

# 
# Top level modules:
# 	sm_0535_Line_follower_vlg_vec_tst
# End time: 20:57:15 on Feb 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.sm_0535_Line_follower_vlg_vec_tst 
# Start time: 20:57:15 on Feb 02,2021
# Loading work.sm_0535_Line_follower_vlg_vec_tst
# Loading work.sm_0535_Line_follower
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.PRIM_GDFF_LOW
# after#24

# ** Note: $finish    : Waveform.vwf.vt(61)
#    Time: 1 us  Iteration: 0  Instance: /sm_0535_Line_follower_vlg_vec_tst
# End time: 20:57:17 on Feb 02,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/eyantra/task_5_files/files/Waveform.vwf...

Reading D:/eyantra/task_5_files/files/simulation/qsim/line_follow_algo.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/eyantra/task_5_files/files/simulation/qsim/line_follow_algo_20210202205717.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.