
*** Running vivado
    with args -log design_1_vcc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_vcc_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_vcc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 339.578 ; gain = 78.586
INFO: [Synth 8-638] synthesizing module 'design_1_vcc_0' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_vcc_0/synth/design_1_vcc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ipshared/45df/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_vcc_0' (2#1) [c:/TEMP/INF3610_4/1798345_1798492/bonheur/bonheur.srcs/sources_1/bd/design_1/ip/design_1_vcc_0/synth/design_1_vcc_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 379.656 ; gain = 118.664
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 379.656 ; gain = 118.664
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 594.547 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:46 . Memory (MB): peak = 594.547 ; gain = 333.555
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:46 . Memory (MB): peak = 594.547 ; gain = 333.555
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:47 . Memory (MB): peak = 594.547 ; gain = 333.555
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:47 . Memory (MB): peak = 594.547 ; gain = 333.555
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:47 . Memory (MB): peak = 594.547 ; gain = 333.555
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:02:12 . Memory (MB): peak = 639.523 ; gain = 378.531
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:02:12 . Memory (MB): peak = 639.523 ; gain = 378.531
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:02:12 . Memory (MB): peak = 649.664 ; gain = 388.672
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 649.664 ; gain = 388.672
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 649.664 ; gain = 388.672
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 649.664 ; gain = 388.672
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 649.664 ; gain = 388.672
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 649.664 ; gain = 388.672
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 649.664 ; gain = 388.672

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:02:13 . Memory (MB): peak = 649.664 ; gain = 388.672
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:02:19 . Memory (MB): peak = 667.254 ; gain = 406.883
