<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: STM8TL5X</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STM8TL5X</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM8TL5X:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_t_m8_t_l5_x.png" border="0" alt="" usemap="#group______s__t__m8__t__l5__x"/>
<map name="group______s__t__m8__t__l5__x" id="group______s__t__m8__t__l5__x">
<area shape="rect" id="node2" href="group___s_t_m8_a_f___s_t_m8_s.html" title="STM8AF_STM8S" alt="" coords="199,143,324,169"/>
<area shape="rect" id="node3" href="group___s_t_m8_l10_x.html" title="STM8L10X" alt="" coords="218,335,305,361"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_o_r_t__t.html">PORT_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure for controlling pins in PORT mode (PORTx, x=A..I)  <a href="struct_p_o_r_t__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h__t.html">FLASH_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to control write/erase of flash memory (FLASH)  <a href="struct_f_l_a_s_h__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s_c_f_g__t.html">SYSCFG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for System configuration control (SYSCFG)  <a href="struct_s_y_s_c_f_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i__t.html">EXTI_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring external port interrupts (EXTI)  <a href="struct_e_x_t_i__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_s_t__t.html">RST_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for determining reset source (RST)  <a href="struct_r_s_t__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_l_k__t.html">CLK_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring/monitoring clock module (CLK)  <a href="struct_c_l_k__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g__t.html">WWDG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Window Watchdog registers (WWDG)  <a href="struct_w_w_d_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g__t.html">IWDG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Independent Timeout Watchdog registers (IWDG)  <a href="struct_i_w_d_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_w_u__t.html">AWU_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for cofiguring the Auto Wake-Up Module (AWU)  <a href="struct_a_w_u__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_e_e_p__t.html">BEEP_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for beeper control (BEEP)  <a href="struct_b_e_e_p__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i__t.html">SPI_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling SPI module (SPI)  <a href="struct_s_p_i__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c__t.html">I2C_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling I2C module (I2C)  <a href="struct_i2_c__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t__t.html">USART_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter (USART)  <a href="struct_u_s_a_r_t__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_f_e__t.html">WFE_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to configure interrupt sources as external interrupts or wake events (WFE)  <a href="struct_w_f_e__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m2__3__t.html">TIM2_3_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer 2+3 (TIM2, TIM3)  <a href="struct_t_i_m2__3__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m4__t.html">TIM4_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 8-Bit Timer 4 (TIM4)  <a href="struct_t_i_m4__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_x_s__t.html">PXS_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Proximity Sense registers (PXS)  <a href="struct_p_x_s__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_f_g__t.html">CFG_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Global Configuration registers (CFG)  <a href="struct_c_f_g__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_t_c__t.html">ITC_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for setting interrupt Priority (ITC)  <a href="struct_i_t_c__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga06a48a0dc40e9bb39e1cd3dc745a1f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga06a48a0dc40e9bb39e1cd3dc745a1f5c">STM8TL52F4</a></td></tr>
<tr class="separator:ga06a48a0dc40e9bb39e1cd3dc745a1f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d0c0a543b0419dc5dbbb8484874359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga26d0c0a543b0419dc5dbbb8484874359">STM8TL52G4</a></td></tr>
<tr class="separator:ga26d0c0a543b0419dc5dbbb8484874359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60f7ef4400abb98b461d7deb4d1b592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac60f7ef4400abb98b461d7deb4d1b592">STM8TL53C4</a></td></tr>
<tr class="separator:gac60f7ef4400abb98b461d7deb4d1b592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f8d611d9b07c68da9a025caa8b76bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21f8d611d9b07c68da9a025caa8b76bc">STM8TL53F4</a></td></tr>
<tr class="separator:ga21f8d611d9b07c68da9a025caa8b76bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0">STM8TL53G4</a></td></tr>
<tr class="separator:ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a546868076b4776ed7a41c7a3f64962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a546868076b4776ed7a41c7a3f64962">STM8TL5x</a></td></tr>
<tr class="separator:ga8a546868076b4776ed7a41c7a3f64962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;16384</td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;4096</td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5af37a274198ea64539af78db30b48f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5af37a274198ea64539af78db30b48f">OPT_AddressBase</a>&#160;&#160;&#160;0x4800</td></tr>
<tr class="separator:gaa5af37a274198ea64539af78db30b48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>&#160;&#160;&#160;0x5000</td></tr>
<tr class="separator:ga0a2cf0530ee31611ac3fa9b401be0928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>&#160;&#160;&#160;0x5005</td></tr>
<tr class="separator:ga8eaebb5b3edea6d7b01f27d842ea70f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d375e088262a88d57d7117737801345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>&#160;&#160;&#160;0x500F</td></tr>
<tr class="separator:ga3d375e088262a88d57d7117737801345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>&#160;&#160;&#160;0x5050</td></tr>
<tr class="separator:ga78cafdf3548b8f768044cfa0bef8830d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44da6c542c4c42f9184801d6a8ca68b1">SYSCFG_AddressBase</a>&#160;&#160;&#160;0x509E</td></tr>
<tr class="separator:ga44da6c542c4c42f9184801d6a8ca68b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>&#160;&#160;&#160;0x50A0</td></tr>
<tr class="separator:ga79283fbb6b0c8c86dfd1d6735a19ec71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049918fe977d65e02340fef72afb3de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>&#160;&#160;&#160;0x50A6</td></tr>
<tr class="separator:ga049918fe977d65e02340fef72afb3de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ff027da743f363ee9b5b43462ce02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>&#160;&#160;&#160;0x50B0</td></tr>
<tr class="separator:gad7ff027da743f363ee9b5b43462ce02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38318174d7dc6b843faf90b261a416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>&#160;&#160;&#160;0x50C0</td></tr>
<tr class="separator:gae38318174d7dc6b843faf90b261a416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b06d3846b9db13329805df080116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>&#160;&#160;&#160;0x50D3</td></tr>
<tr class="separator:ga552b06d3846b9db13329805df080116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>&#160;&#160;&#160;0x50E0</td></tr>
<tr class="separator:gad2e07db4d785fb1ed4b6245bc5d3bfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>&#160;&#160;&#160;0x50F0</td></tr>
<tr class="separator:gae5ac46e120c0acf1c6bf41a3b997f9d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c22f3a304472bf479248b24752ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>&#160;&#160;&#160;0x50F3</td></tr>
<tr class="separator:ga1f0c22f3a304472bf479248b24752ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86b85814656f0b182d74996f209d91d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>&#160;&#160;&#160;0x5200</td></tr>
<tr class="separator:gaf86b85814656f0b182d74996f209d91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>&#160;&#160;&#160;0x5210</td></tr>
<tr class="separator:gad1e2dcbf2f4ee83e31c89b6ecdeb6124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>&#160;&#160;&#160;0x5230</td></tr>
<tr class="separator:gaaadf38f5524c0b53bfd0906fba5f032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>&#160;&#160;&#160;0x5250</td></tr>
<tr class="separator:ga5f251fa7aad78d0be43726b47ffe654b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>&#160;&#160;&#160;0x5280</td></tr>
<tr class="separator:ga3a1209b89ba820428f5f6b1a87b34fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdb551806a623c1581fc6827eb31083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>&#160;&#160;&#160;0x52E0</td></tr>
<tr class="separator:ga5cdb551806a623c1581fc6827eb31083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>&#160;&#160;&#160;0x5300</td></tr>
<tr class="separator:gab953c62ad5ba6786102eb6d4470ba9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>&#160;&#160;&#160;0x7F60</td></tr>
<tr class="separator:gae2cab2c48c7379fc62ba71fcdcbc5d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>&#160;&#160;&#160;0x7F70</td></tr>
<tr class="separator:ga95bd7d168d06c60ca60ccbb0e3f6636d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab05f3d6bae90b9875f8ce192eec1bc3f">DM_AddressBase</a>&#160;&#160;&#160;0x7F90</td></tr>
<tr class="separator:gab05f3d6bae90b9875f8ce192eec1bc3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>&#160;&#160;&#160;0x4925</td></tr>
<tr class="separator:ga55285003ad24bbe5a86e94f3a731ccef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="memdesc:gae434ded5dc5380cb8376cae09b4c50c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of program flash [B]  <a href="#gae434ded5dc5380cb8376cae09b4c50c5">More...</a><br /></td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;1536</td></tr>
<tr class="memdesc:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of RAM [B]  <a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">More...</a><br /></td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa4c6ddd97edd039f03f5dd7184179846"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of data EEPROM [B]  <a href="#gaa4c6ddd97edd039f03f5dd7184179846">More...</a><br /></td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gaa4311d8e88619f08acaa5b8b556487cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in program flash  <a href="#gaa4311d8e88619f08acaa5b8b556487cf">More...</a><br /></td></tr>
<tr class="separator:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5590f8d60881132116ba80404493d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5590f8d60881132116ba80404493d5b8">STM8_PFLASH_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga5590f8d60881132116ba80404493d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in program flash  <a href="#ga5590f8d60881132116ba80404493d5b8">More...</a><br /></td></tr>
<tr class="separator:ga5590f8d60881132116ba80404493d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd3410d769c6cdceddc07de03d90481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga5cd3410d769c6cdceddc07de03d90481"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in RAM  <a href="#ga5cd3410d769c6cdceddc07de03d90481">More...</a><br /></td></tr>
<tr class="separator:ga5cd3410d769c6cdceddc07de03d90481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183be28d601434fa87e13b03b8f062a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga183be28d601434fa87e13b03b8f062a3">STM8_RAM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga183be28d601434fa87e13b03b8f062a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in RAM  <a href="#ga183be28d601434fa87e13b03b8f062a3">More...</a><br /></td></tr>
<tr class="separator:ga183be28d601434fa87e13b03b8f062a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b778a23f09a07361e2f95160db6f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a>&#160;&#160;&#160;9800</td></tr>
<tr class="memdesc:ga84b778a23f09a07361e2f95160db6f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in EEPROM  <a href="#ga84b778a23f09a07361e2f95160db6f7f">More...</a><br /></td></tr>
<tr class="separator:ga84b778a23f09a07361e2f95160db6f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a13026c4f9ac4f6002961283890245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga30a13026c4f9ac4f6002961283890245"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in EEPROM  <a href="#ga30a13026c4f9ac4f6002961283890245">More...</a><br /></td></tr>
<tr class="separator:ga30a13026c4f9ac4f6002961283890245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69180e63aeb3ba766d253dac3665dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab69180e63aeb3ba766d253dac3665dd7">STM8_ADDR_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab69180e63aeb3ba766d253dac3665dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of address space  <a href="#gab69180e63aeb3ba766d253dac3665dd7">More...</a><br /></td></tr>
<tr class="separator:gab69180e63aeb3ba766d253dac3665dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f1e303fb20029fec7158f951171d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20f1e303fb20029fec7158f951171d0d">STM8_MEM_POINTER_T</a>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="memdesc:ga20f1e303fb20029fec7158f951171d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address variable type  <a href="#ga20f1e303fb20029fec7158f951171d0d">More...</a><br /></td></tr>
<tr class="separator:ga20f1e303fb20029fec7158f951171d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ae9e2636f338ab99462fee142ff8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac71ae9e2636f338ab99462fee142ff8a">ISR_HANDLER</a>(func,  irq)&#160;&#160;&#160;void func(void) __interrupt(irq)</td></tr>
<tr class="memdesc:gac71ae9e2636f338ab99462fee142ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for interrupt service routine  <a href="#gac71ae9e2636f338ab99462fee142ff8a">More...</a><br /></td></tr>
<tr class="separator:gac71ae9e2636f338ab99462fee142ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga81cb997f3c72f8b2329819e29af6fdc5">ISR_HANDLER_TRAP</a>(func)&#160;&#160;&#160;void func() __trap</td></tr>
<tr class="memdesc:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for trap service routine  <a href="#ga81cb997f3c72f8b2329819e29af6fdc5">More...</a><br /></td></tr>
<tr class="separator:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fda6bb7696991797c925f968234b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad99fda6bb7696991797c925f968234b9">NOP</a>()&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td></tr>
<tr class="memdesc:gad99fda6bb7696991797c925f968234b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">perform a nop() operation (=minimum delay)  <a href="#gad99fda6bb7696991797c925f968234b9">More...</a><br /></td></tr>
<tr class="separator:gad99fda6bb7696991797c925f968234b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac136489c5ba4794566532004267967f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac136489c5ba4794566532004267967f8">DISABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td></tr>
<tr class="memdesc:gac136489c5ba4794566532004267967f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt handling  <a href="#gac136489c5ba4794566532004267967f8">More...</a><br /></td></tr>
<tr class="separator:gac136489c5ba4794566532004267967f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca2cec1256c982e354114e155314354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ca2cec1256c982e354114e155314354">ENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td></tr>
<tr class="memdesc:ga7ca2cec1256c982e354114e155314354"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt handling  <a href="#ga7ca2cec1256c982e354114e155314354">More...</a><br /></td></tr>
<tr class="separator:ga7ca2cec1256c982e354114e155314354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa30e473ec4a616bd5bbbe41e014203a2">TRIGGER_TRAP</a>&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td></tr>
<tr class="memdesc:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)  <a href="#gaa30e473ec4a616bd5bbbe41e014203a2">More...</a><br /></td></tr>
<tr class="separator:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ed1b077a9da0cd4b368e52054120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga005ed1b077a9da0cd4b368e52054120d">WAIT_FOR_INTERRUPT</a>()&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga005ed1b077a9da0cd4b368e52054120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">stop code execution and wait for interrupt  <a href="#ga005ed1b077a9da0cd4b368e52054120d">More...</a><br /></td></tr>
<tr class="separator:ga005ed1b077a9da0cd4b368e52054120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21e7cca4a83cfcfc857a55474fceeaa4">ENTER_HALT</a>()&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td></tr>
<tr class="memdesc:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">put controller to HALT mode  <a href="#ga21e7cca4a83cfcfc857a55474fceeaa4">More...</a><br /></td></tr>
<tr class="separator:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f3754e033deb3bae76086aa8c9d9ac8">SW_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>=0xBF)</td></tr>
<tr class="memdesc:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset controller via WWGD module  <a href="#ga5f3754e033deb3bae76086aa8c9d9ac8">More...</a><br /></td></tr>
<tr class="separator:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c13b591e31e775a43f76d75390ad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;unsigned int</td></tr>
<tr class="memdesc:ga71c13b591e31e775a43f76d75390ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">data type in bit structs (follow C90 standard)  <a href="#ga71c13b591e31e775a43f76d75390ad66">More...</a><br /></td></tr>
<tr class="separator:ga71c13b591e31e775a43f76d75390ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(type,  addr)&#160;&#160;&#160;(*((volatile type*) (addr)))</td></tr>
<tr class="memdesc:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral register  <a href="#gaa2a3629fd36066aaa3b7191062dc9a1a">More...</a><br /></td></tr>
<tr class="separator:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">__FLASH_VECTOR__</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq1 - flash interrupt  <a href="#ga2fa9842adeda8fdb5e6d550adbb7aaa8">More...</a><br /></td></tr>
<tr class="separator:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600250d7d930ed7df93f793b2f3f82a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga600250d7d930ed7df93f793b2f3f82a9">__PXS_VECTOR__</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga600250d7d930ed7df93f793b2f3f82a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq2 - proximity sense interrupt  <a href="#ga600250d7d930ed7df93f793b2f3f82a9">More...</a><br /></td></tr>
<tr class="separator:ga600250d7d930ed7df93f793b2f3f82a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8939b36783781bcad22591f9140724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c8939b36783781bcad22591f9140724">__AWU_VECTOR__</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga1c8939b36783781bcad22591f9140724"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq4 - Auto Wake Up from Halt interrupt (AWU)  <a href="#ga1c8939b36783781bcad22591f9140724">More...</a><br /></td></tr>
<tr class="separator:ga1c8939b36783781bcad22591f9140724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83532626326ed14f1bbda7d7a0fad37a">__PORTB_VECTOR__</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga83532626326ed14f1bbda7d7a0fad37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq6 - External interrupt port B  <a href="#ga83532626326ed14f1bbda7d7a0fad37a">More...</a><br /></td></tr>
<tr class="separator:ga83532626326ed14f1bbda7d7a0fad37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae699cbd2f9f65abd748948082e0de8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae699cbd2f9f65abd748948082e0de8e4">__PORTD_VECTOR__</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gae699cbd2f9f65abd748948082e0de8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq7 - External interrupt port D  <a href="#gae699cbd2f9f65abd748948082e0de8e4">More...</a><br /></td></tr>
<tr class="separator:gae699cbd2f9f65abd748948082e0de8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6148eef019f1ea304e7dfc8bf42841a">__EXTI0_VECTOR__</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq8 - External interrupt 0  <a href="#gaf6148eef019f1ea304e7dfc8bf42841a">More...</a><br /></td></tr>
<tr class="separator:gaf6148eef019f1ea304e7dfc8bf42841a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48657a8267e692029bb17fcc87846d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab48657a8267e692029bb17fcc87846d3">__EXTI1_VECTOR__</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gab48657a8267e692029bb17fcc87846d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq9 - External interrupt 1  <a href="#gab48657a8267e692029bb17fcc87846d3">More...</a><br /></td></tr>
<tr class="separator:gab48657a8267e692029bb17fcc87846d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac55df58e0e9ea508e1e21bf2273bafdb">__EXTI2_VECTOR__</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq10 - External interrupt 2  <a href="#gac55df58e0e9ea508e1e21bf2273bafdb">More...</a><br /></td></tr>
<tr class="separator:gac55df58e0e9ea508e1e21bf2273bafdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98d113b20d6bdfcdb9fa2874f9c0b025">__EXTI3_VECTOR__</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq11 - External interrupt 3  <a href="#ga98d113b20d6bdfcdb9fa2874f9c0b025">More...</a><br /></td></tr>
<tr class="separator:ga98d113b20d6bdfcdb9fa2874f9c0b025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd10f88f30365d08e14f88ffec0ee617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadd10f88f30365d08e14f88ffec0ee617">__EXTI4_VECTOR__</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gadd10f88f30365d08e14f88ffec0ee617"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq12 - External interrupt 4  <a href="#gadd10f88f30365d08e14f88ffec0ee617">More...</a><br /></td></tr>
<tr class="separator:gadd10f88f30365d08e14f88ffec0ee617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83220066afab4ff333e0776eae2e99f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83220066afab4ff333e0776eae2e99f4">__EXTI5_VECTOR__</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga83220066afab4ff333e0776eae2e99f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq13 - External interrupt 5  <a href="#ga83220066afab4ff333e0776eae2e99f4">More...</a><br /></td></tr>
<tr class="separator:ga83220066afab4ff333e0776eae2e99f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb033ae980135e18fbe319ff6f09275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fb033ae980135e18fbe319ff6f09275">__EXTI6_VECTOR__</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4fb033ae980135e18fbe319ff6f09275"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq14 - External interrupt 6  <a href="#ga4fb033ae980135e18fbe319ff6f09275">More...</a><br /></td></tr>
<tr class="separator:ga4fb033ae980135e18fbe319ff6f09275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca4e7bd10888963c0369d23b3f35e5f3">__EXTI7_VECTOR__</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq15 - External interrupt 7  <a href="#gaca4e7bd10888963c0369d23b3f35e5f3">More...</a><br /></td></tr>
<tr class="separator:gaca4e7bd10888963c0369d23b3f35e5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad5e2d410ea9a4bb9d5089a493c02cbdc">__TIM2_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq19 - TIM2 Update/overflow/trigger/break interrupt  <a href="#gad5e2d410ea9a4bb9d5089a493c02cbdc">More...</a><br /></td></tr>
<tr class="separator:gad5e2d410ea9a4bb9d5089a493c02cbdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97c4a27daf181403bfc42fb4a22d6aab">__TIM2_CAPCOM_VECTOR__</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq20 - TIM2 Capture/Compare interrupt  <a href="#ga97c4a27daf181403bfc42fb4a22d6aab">More...</a><br /></td></tr>
<tr class="separator:ga97c4a27daf181403bfc42fb4a22d6aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb52b427591bce91ab11ad4d683b415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1bb52b427591bce91ab11ad4d683b415">__TIM3_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga1bb52b427591bce91ab11ad4d683b415"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq21 - TIM3 Update/overflow/break interrupt  <a href="#ga1bb52b427591bce91ab11ad4d683b415">More...</a><br /></td></tr>
<tr class="separator:ga1bb52b427591bce91ab11ad4d683b415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2554a332f0d8e5c044b2567869e6a375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2554a332f0d8e5c044b2567869e6a375">__TIM3_CAPCOM_VECTOR__</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga2554a332f0d8e5c044b2567869e6a375"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq22 - TIM3 Capture/Compare interrupt  <a href="#ga2554a332f0d8e5c044b2567869e6a375">More...</a><br /></td></tr>
<tr class="separator:ga2554a332f0d8e5c044b2567869e6a375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00b1051199d0f0b888cc0238e57bc2ab">__TIM4_UPD_VECTOR__</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq25 - TIM4 Update/trigger interrupt  <a href="#ga00b1051199d0f0b888cc0238e57bc2ab">More...</a><br /></td></tr>
<tr class="separator:ga00b1051199d0f0b888cc0238e57bc2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga329ec716ed4f8b967e6144f111c133f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga329ec716ed4f8b967e6144f111c133f7">__SPI_VECTOR__</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga329ec716ed4f8b967e6144f111c133f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq26 - SPI End of transfer interrupt  <a href="#ga329ec716ed4f8b967e6144f111c133f7">More...</a><br /></td></tr>
<tr class="separator:ga329ec716ed4f8b967e6144f111c133f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9c86310b1edd3af3f87b96f6252c44">__USART_TXE_VECTOR__</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq27 - USART send (TX empty) interrupt  <a href="#ga3b9c86310b1edd3af3f87b96f6252c44">More...</a><br /></td></tr>
<tr class="separator:ga3b9c86310b1edd3af3f87b96f6252c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9004f711692a9e3a67f0d8d9b0e6e1cd">__USART_RXF_VECTOR__</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq28 - USART receive (RX full) interrupt  <a href="#ga9004f711692a9e3a67f0d8d9b0e6e1cd">More...</a><br /></td></tr>
<tr class="separator:ga9004f711692a9e3a67f0d8d9b0e6e1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f5f7f387ab84a66166d97d86313fc02">__I2C_VECTOR__</a>&#160;&#160;&#160;29</td></tr>
<tr class="memdesc:ga5f5f7f387ab84a66166d97d86313fc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq29 - I2C interrupt  <a href="#ga5f5f7f387ab84a66166d97d86313fc02">More...</a><br /></td></tr>
<tr class="separator:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785b75aab26a91112fb8eaabb5d8d053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga785b75aab26a91112fb8eaabb5d8d053">_GPIOA</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>)</td></tr>
<tr class="memdesc:ga785b75aab26a91112fb8eaabb5d8d053"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A struct/bit access  <a href="#ga785b75aab26a91112fb8eaabb5d8d053">More...</a><br /></td></tr>
<tr class="separator:ga785b75aab26a91112fb8eaabb5d8d053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1bd9351c66fbc48bdec1f518136930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d1bd9351c66fbc48bdec1f518136930">_GPIOA_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6d1bd9351c66fbc48bdec1f518136930"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A output register  <a href="#ga6d1bd9351c66fbc48bdec1f518136930">More...</a><br /></td></tr>
<tr class="separator:ga6d1bd9351c66fbc48bdec1f518136930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f237052c83509d4b07ccb9b036d5c6a">_GPIOA_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A input register  <a href="#ga3f237052c83509d4b07ccb9b036d5c6a">More...</a><br /></td></tr>
<tr class="separator:ga3f237052c83509d4b07ccb9b036d5c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab78802331260681388130f02b213311a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab78802331260681388130f02b213311a">_GPIOA_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gab78802331260681388130f02b213311a"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A direction register  <a href="#gab78802331260681388130f02b213311a">More...</a><br /></td></tr>
<tr class="separator:gab78802331260681388130f02b213311a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f386357df5be3e0946c9792706ed7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f386357df5be3e0946c9792706ed7a2">_GPIOA_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga0f386357df5be3e0946c9792706ed7a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A control register 1  <a href="#ga0f386357df5be3e0946c9792706ed7a2">More...</a><br /></td></tr>
<tr class="separator:ga0f386357df5be3e0946c9792706ed7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f1e38a562526aac191155db068d254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48f1e38a562526aac191155db068d254">_GPIOA_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48f1e38a562526aac191155db068d254"><td class="mdescLeft">&#160;</td><td class="mdescRight">port A control register 2  <a href="#ga48f1e38a562526aac191155db068d254">More...</a><br /></td></tr>
<tr class="separator:ga48f1e38a562526aac191155db068d254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga19ebf06f9d07ee2ad15ac816fafccfd0">_GPIOB</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>)</td></tr>
<tr class="memdesc:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B struct/bit access  <a href="#ga19ebf06f9d07ee2ad15ac816fafccfd0">More...</a><br /></td></tr>
<tr class="separator:ga19ebf06f9d07ee2ad15ac816fafccfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d837a006960989967c50aa6b8d9b3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d837a006960989967c50aa6b8d9b3bc">_GPIOB_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d837a006960989967c50aa6b8d9b3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B output register  <a href="#ga9d837a006960989967c50aa6b8d9b3bc">More...</a><br /></td></tr>
<tr class="separator:ga9d837a006960989967c50aa6b8d9b3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77daf520f43ed33805b178acf87a8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa77daf520f43ed33805b178acf87a8f2">_GPIOB_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaa77daf520f43ed33805b178acf87a8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B input register  <a href="#gaa77daf520f43ed33805b178acf87a8f2">More...</a><br /></td></tr>
<tr class="separator:gaa77daf520f43ed33805b178acf87a8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6fc190e49262bd7df3b546e651be45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c6fc190e49262bd7df3b546e651be45">_GPIOB_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3c6fc190e49262bd7df3b546e651be45"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B direction register  <a href="#ga3c6fc190e49262bd7df3b546e651be45">More...</a><br /></td></tr>
<tr class="separator:ga3c6fc190e49262bd7df3b546e651be45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c53e6b18e4693f999d3efa55728ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga78c53e6b18e4693f999d3efa55728ee4">_GPIOB_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga78c53e6b18e4693f999d3efa55728ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B control register 1  <a href="#ga78c53e6b18e4693f999d3efa55728ee4">More...</a><br /></td></tr>
<tr class="separator:ga78c53e6b18e4693f999d3efa55728ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d2945822b14b4c44733b6cf722c147e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d2945822b14b4c44733b6cf722c147e">_GPIOB_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga1d2945822b14b4c44733b6cf722c147e"><td class="mdescLeft">&#160;</td><td class="mdescRight">port B control register 2  <a href="#ga1d2945822b14b4c44733b6cf722c147e">More...</a><br /></td></tr>
<tr class="separator:ga1d2945822b14b4c44733b6cf722c147e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e504590c788fbfb6169c92e6cf6a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga87e504590c788fbfb6169c92e6cf6a40">_GPIOD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>)</td></tr>
<tr class="memdesc:ga87e504590c788fbfb6169c92e6cf6a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D struct/bit access  <a href="#ga87e504590c788fbfb6169c92e6cf6a40">More...</a><br /></td></tr>
<tr class="separator:ga87e504590c788fbfb6169c92e6cf6a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8aa54d3ccb36aebf97a7f5b4981ed228">_GPIOD_ODR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D output register  <a href="#ga8aa54d3ccb36aebf97a7f5b4981ed228">More...</a><br /></td></tr>
<tr class="separator:ga8aa54d3ccb36aebf97a7f5b4981ed228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d3198e89b1aebd7271aa7927dbf22ff">_GPIOD_IDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D input register  <a href="#ga3d3198e89b1aebd7271aa7927dbf22ff">More...</a><br /></td></tr>
<tr class="separator:ga3d3198e89b1aebd7271aa7927dbf22ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10549d3834b7736a4b65bec2265b60ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10549d3834b7736a4b65bec2265b60ce">_GPIOD_DDR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga10549d3834b7736a4b65bec2265b60ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D direction register  <a href="#ga10549d3834b7736a4b65bec2265b60ce">More...</a><br /></td></tr>
<tr class="separator:ga10549d3834b7736a4b65bec2265b60ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4f8b72d25eee7d01a82a449938f0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaef4f8b72d25eee7d01a82a449938f0da">_GPIOD_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaef4f8b72d25eee7d01a82a449938f0da"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D control register 1  <a href="#gaef4f8b72d25eee7d01a82a449938f0da">More...</a><br /></td></tr>
<tr class="separator:gaef4f8b72d25eee7d01a82a449938f0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7119c97096f63eec1704bb3b345a95d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7119c97096f63eec1704bb3b345a95d7">_GPIOD_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga7119c97096f63eec1704bb3b345a95d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">port D control register 2  <a href="#ga7119c97096f63eec1704bb3b345a95d7">More...</a><br /></td></tr>
<tr class="separator:ga7119c97096f63eec1704bb3b345a95d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffd2835c865d8a383e42fa378acc267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ffd2835c865d8a383e42fa378acc267">_GPIO_ODR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7ffd2835c865d8a383e42fa378acc267"><td class="mdescLeft">&#160;</td><td class="mdescRight">port output register reset value  <a href="#ga7ffd2835c865d8a383e42fa378acc267">More...</a><br /></td></tr>
<tr class="separator:ga7ffd2835c865d8a383e42fa378acc267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfeb98709566aa719794cf38215b0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7dfeb98709566aa719794cf38215b0d4">_GPIO_DDR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7dfeb98709566aa719794cf38215b0d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">port direction register reset value  <a href="#ga7dfeb98709566aa719794cf38215b0d4">More...</a><br /></td></tr>
<tr class="separator:ga7dfeb98709566aa719794cf38215b0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43eda343aa18e298b8a9725f746918c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac43eda343aa18e298b8a9725f746918c">_GPIO_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac43eda343aa18e298b8a9725f746918c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 1 reset value  <a href="#gac43eda343aa18e298b8a9725f746918c">More...</a><br /></td></tr>
<tr class="separator:gac43eda343aa18e298b8a9725f746918c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c124e5b513b59f4aff7ae9ea7236738">_GPIO_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="mdescLeft">&#160;</td><td class="mdescRight">port control register 2 reset value  <a href="#ga7c124e5b513b59f4aff7ae9ea7236738">More...</a><br /></td></tr>
<tr class="separator:ga7c124e5b513b59f4aff7ae9ea7236738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ba3918a353a62d05f76fba0ca59988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98ba3918a353a62d05f76fba0ca59988">_GPIO_PIN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga98ba3918a353a62d05f76fba0ca59988"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 0 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="#ga98ba3918a353a62d05f76fba0ca59988">More...</a><br /></td></tr>
<tr class="separator:ga98ba3918a353a62d05f76fba0ca59988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71d4433555c89f48ee1d17700cc4236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac71d4433555c89f48ee1d17700cc4236">_GPIO_PIN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac71d4433555c89f48ee1d17700cc4236"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 1 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="#gac71d4433555c89f48ee1d17700cc4236">More...</a><br /></td></tr>
<tr class="separator:gac71d4433555c89f48ee1d17700cc4236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc926f0ade898751e63107c03baa809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaccc926f0ade898751e63107c03baa809">_GPIO_PIN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaccc926f0ade898751e63107c03baa809"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 2 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="#gaccc926f0ade898751e63107c03baa809">More...</a><br /></td></tr>
<tr class="separator:gaccc926f0ade898751e63107c03baa809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983728272997e0b3b038bcfe02b08c82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga983728272997e0b3b038bcfe02b08c82">_GPIO_PIN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga983728272997e0b3b038bcfe02b08c82"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 3 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="#ga983728272997e0b3b038bcfe02b08c82">More...</a><br /></td></tr>
<tr class="separator:ga983728272997e0b3b038bcfe02b08c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50e2e26470e425a3e70c368444e07d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac50e2e26470e425a3e70c368444e07d3">_GPIO_PIN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac50e2e26470e425a3e70c368444e07d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 4 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="#gac50e2e26470e425a3e70c368444e07d3">More...</a><br /></td></tr>
<tr class="separator:gac50e2e26470e425a3e70c368444e07d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c05a6d96603c65c3d92d052dd8b49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga016c05a6d96603c65c3d92d052dd8b49">_GPIO_PIN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga016c05a6d96603c65c3d92d052dd8b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 5 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="#ga016c05a6d96603c65c3d92d052dd8b49">More...</a><br /></td></tr>
<tr class="separator:ga016c05a6d96603c65c3d92d052dd8b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc72948ee63af8c3a5e2ba69eb89f12c">_GPIO_PIN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 6 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="#gabc72948ee63af8c3a5e2ba69eb89f12c">More...</a><br /></td></tr>
<tr class="separator:gabc72948ee63af8c3a5e2ba69eb89f12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8e166a803b1fc4217c6f52dcff0d1dec">_GPIO_PIN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">port bit mask for pin 7 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2)  <a href="#ga8e166a803b1fc4217c6f52dcff0d1dec">More...</a><br /></td></tr>
<tr class="separator:ga8e166a803b1fc4217c6f52dcff0d1dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95b02c9549c0b2c0ffd21407561ec99c">_FLASH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_f_l_a_s_h__t.html">FLASH_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td></tr>
<tr class="memdesc:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash struct/bit access.  <a href="#ga95b02c9549c0b2c0ffd21407561ec99c">More...</a><br /></td></tr>
<tr class="separator:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9b38321993351e4a909a9fb0806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga641b9b38321993351e4a909a9fb0806e">_FLASH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga641b9b38321993351e4a909a9fb0806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 (FLASH_CR1)  <a href="#ga641b9b38321993351e4a909a9fb0806e">More...</a><br /></td></tr>
<tr class="separator:ga641b9b38321993351e4a909a9fb0806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fff078309f8c4b04d498ddc146d9a20">_FLASH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3fff078309f8c4b04d498ddc146d9a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 (FLASH_CR2)  <a href="#ga3fff078309f8c4b04d498ddc146d9a20">More...</a><br /></td></tr>
<tr class="separator:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga659a44fd0291bd3b0ff615c0fb9f18af">_FLASH_PUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register (FLASH_PUKR)  <a href="#ga659a44fd0291bd3b0ff615c0fb9f18af">More...</a><br /></td></tr>
<tr class="separator:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">_FLASH_DUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register (FLASH_DUKR)  <a href="#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">More...</a><br /></td></tr>
<tr class="separator:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">_FLASH_IAPSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register (FLASH_IAPSR)  <a href="#ga2f2c0f361a341a0e8ae7b7699768f6fc">More...</a><br /></td></tr>
<tr class="separator:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5036159de774257d6ca677df91813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6e5036159de774257d6ca677df91813">_FLASH_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa6e5036159de774257d6ca677df91813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 reset value.  <a href="#gaa6e5036159de774257d6ca677df91813">More...</a><br /></td></tr>
<tr class="separator:gaa6e5036159de774257d6ca677df91813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47675a162c7237544c9dd2499da51618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47675a162c7237544c9dd2499da51618">_FLASH_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47675a162c7237544c9dd2499da51618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 reset value.  <a href="#ga47675a162c7237544c9dd2499da51618">More...</a><br /></td></tr>
<tr class="separator:ga47675a162c7237544c9dd2499da51618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c0ad7272143724c535369189f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d17c0ad7272143724c535369189f937">_FLASH_PUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d17c0ad7272143724c535369189f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key reset value.  <a href="#ga9d17c0ad7272143724c535369189f937">More...</a><br /></td></tr>
<tr class="separator:ga9d17c0ad7272143724c535369189f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">_FLASH_DUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key reset value.  <a href="#ga7e220dc48a0b8c12bf0ff819f4f994d0">More...</a><br /></td></tr>
<tr class="separator:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10c09fdeac27aea39eeb49d42dc595d5">_FLASH_IAPSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register reset value.  <a href="#ga10c09fdeac27aea39eeb49d42dc595d5">More...</a><br /></td></tr>
<tr class="separator:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94a36c2356efaef55c8e86314dfd371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab94a36c2356efaef55c8e86314dfd371">_FLASH_FIX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab94a36c2356efaef55c8e86314dfd371"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Byte programming time [0] (in _FLASH_CR1)  <a href="#gab94a36c2356efaef55c8e86314dfd371">More...</a><br /></td></tr>
<tr class="separator:gab94a36c2356efaef55c8e86314dfd371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6b1bd4cf32c455908dcf1e7cb99649a">_FLASH_IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interrupt enable [0] (in _FLASH_CR1)  <a href="#gaf6b1bd4cf32c455908dcf1e7cb99649a">More...</a><br /></td></tr>
<tr class="separator:gaf6b1bd4cf32c455908dcf1e7cb99649a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362b78ce85624b301b06edc2a573c5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga362b78ce85624b301b06edc2a573c5ea">_FLASH_PRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga362b78ce85624b301b06edc2a573c5ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga362b78ce85624b301b06edc2a573c5ea">More...</a><br /></td></tr>
<tr class="separator:ga362b78ce85624b301b06edc2a573c5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeaa8832df456044d3d2c3d7f73597ab8">_FLASH_FPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#gaeaa8832df456044d3d2c3d7f73597ab8">More...</a><br /></td></tr>
<tr class="separator:gaeaa8832df456044d3d2c3d7f73597ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6381b7c7abc1c610f90123f13e32f982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6381b7c7abc1c610f90123f13e32f982">_FLASH_ERASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6381b7c7abc1c610f90123f13e32f982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga6381b7c7abc1c610f90123f13e32f982">More...</a><br /></td></tr>
<tr class="separator:ga6381b7c7abc1c610f90123f13e32f982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d51efc2e3b32545543542ea48fc7bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7d51efc2e3b32545543542ea48fc7bce">_FLASH_WPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7d51efc2e3b32545543542ea48fc7bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#ga7d51efc2e3b32545543542ea48fc7bce">More...</a><br /></td></tr>
<tr class="separator:ga7d51efc2e3b32545543542ea48fc7bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70a5effce6b416b01b33e52ef7b7f56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac70a5effce6b416b01b33e52ef7b7f56">_FLASH_OPT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac70a5effce6b416b01b33e52ef7b7f56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="#gac70a5effce6b416b01b33e52ef7b7f56">More...</a><br /></td></tr>
<tr class="separator:gac70a5effce6b416b01b33e52ef7b7f56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaddba52a9fc0000cbcd16a1a523d076b5">_FLASH_WR_PG_DIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write attempted to protected page flag [0] (in _FLASH_IAPSR)  <a href="#gaddba52a9fc0000cbcd16a1a523d076b5">More...</a><br /></td></tr>
<tr class="separator:gaddba52a9fc0000cbcd16a1a523d076b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0b4f6bfe3d739b9eba1fe4404ec0847a">_FLASH_PUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Program memory unlocked flag [0] (in _FLASH_IAPSR)  <a href="#ga0b4f6bfe3d739b9eba1fe4404ec0847a">More...</a><br /></td></tr>
<tr class="separator:ga0b4f6bfe3d739b9eba1fe4404ec0847a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb7c96f29ca4a33f963344972e160b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeb7c96f29ca4a33f963344972e160b80">_FLASH_EOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeb7c96f29ca4a33f963344972e160b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of programming (write or erase operation) flag [0] (in _FLASH_IAPSR)  <a href="#gaeb7c96f29ca4a33f963344972e160b80">More...</a><br /></td></tr>
<tr class="separator:gaeb7c96f29ca4a33f963344972e160b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdffb1a75eb35dc47e785216b62ab65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacbdffb1a75eb35dc47e785216b62ab65">_FLASH_DUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacbdffb1a75eb35dc47e785216b62ab65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM area unlocked flag [0] (in _FLASH_IAPSR)  <a href="#gacbdffb1a75eb35dc47e785216b62ab65">More...</a><br /></td></tr>
<tr class="separator:gacbdffb1a75eb35dc47e785216b62ab65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22670b243de9c7dd5d4352d9a88e1848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22670b243de9c7dd5d4352d9a88e1848">_SYSCFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(RMPCR_t,  RMPCR_AddressBase)</td></tr>
<tr class="memdesc:ga22670b243de9c7dd5d4352d9a88e1848"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration controller struct/bit access.  <a href="#ga22670b243de9c7dd5d4352d9a88e1848">More...</a><br /></td></tr>
<tr class="separator:ga22670b243de9c7dd5d4352d9a88e1848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaaaf67924aa4e2de3f2e2f8827d70bc5">_SYSCFG_RMPCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  RMPCR_AddressBase+0x00)</td></tr>
<tr class="memdesc:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration control register (SYSCFG_RMPCR)  <a href="#gaaaaf67924aa4e2de3f2e2f8827d70bc5">More...</a><br /></td></tr>
<tr class="separator:gaaaaf67924aa4e2de3f2e2f8827d70bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac403030c2e943822680e601fa87bde46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac403030c2e943822680e601fa87bde46">_SYSCFG_RMPCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:gac403030c2e943822680e601fa87bde46"><td class="mdescLeft">&#160;</td><td class="mdescRight">System configuration control register reset value.  <a href="#gac403030c2e943822680e601fa87bde46">More...</a><br /></td></tr>
<tr class="separator:gac403030c2e943822680e601fa87bde46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca0eae9d0ffcb3b4cbea1e9da54c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabca0eae9d0ffcb3b4cbea1e9da54c554">_SYSCFG_TIM3_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabca0eae9d0ffcb3b4cbea1e9da54c554"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 channel 1 mapping [0] (in _SYSCFG_RMPCR)  <a href="#gabca0eae9d0ffcb3b4cbea1e9da54c554">More...</a><br /></td></tr>
<tr class="separator:gabca0eae9d0ffcb3b4cbea1e9da54c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace97f6338f086fe89e3e2ddf9d25d081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace97f6338f086fe89e3e2ddf9d25d081">_SYSCFG_TIM3_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gace97f6338f086fe89e3e2ddf9d25d081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 channel 2 mapping [0] (in _SYSCFG_RMPCR)  <a href="#gace97f6338f086fe89e3e2ddf9d25d081">More...</a><br /></td></tr>
<tr class="separator:gace97f6338f086fe89e3e2ddf9d25d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f895fc1fd37e0eaed06028750d86dfd">_EXTI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_e_x_t_i__t.html">EXTI_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>)</td></tr>
<tr class="memdesc:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt struct/bit access.  <a href="#ga3f895fc1fd37e0eaed06028750d86dfd">More...</a><br /></td></tr>
<tr class="separator:ga3f895fc1fd37e0eaed06028750d86dfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a99e285d96d7449adfb7d227983223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1a99e285d96d7449adfb7d227983223">_EXTI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gab1a99e285d96d7449adfb7d227983223"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 (EXTI_CR1)  <a href="#gab1a99e285d96d7449adfb7d227983223">More...</a><br /></td></tr>
<tr class="separator:gab1a99e285d96d7449adfb7d227983223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf83b47df9818c05cceb75d7ed8bc6d2">_EXTI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 (EXTI_CR2)  <a href="#gadf83b47df9818c05cceb75d7ed8bc6d2">More...</a><br /></td></tr>
<tr class="separator:gadf83b47df9818c05cceb75d7ed8bc6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6d64b6995f66ca7a1e3792f8ecfe257">_EXTI_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 (EXTI_CR2)  <a href="#gaa6d64b6995f66ca7a1e3792f8ecfe257">More...</a><br /></td></tr>
<tr class="separator:gaa6d64b6995f66ca7a1e3792f8ecfe257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga77d3a1c8abe609873a8a3625a6bc42ca">_EXTI_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 (EXTI_SR1)  <a href="#ga77d3a1c8abe609873a8a3625a6bc42ca">More...</a><br /></td></tr>
<tr class="separator:ga77d3a1c8abe609873a8a3625a6bc42ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c15e078b7be549a7590a9edb67e629d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c15e078b7be549a7590a9edb67e629d">_EXTI_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8c15e078b7be549a7590a9edb67e629d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 (EXTI_SR2)  <a href="#ga8c15e078b7be549a7590a9edb67e629d">More...</a><br /></td></tr>
<tr class="separator:ga8c15e078b7be549a7590a9edb67e629d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72b0c346fa5c9b7f35a57027fc05986e">_EXTI_CONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector (EXTI_CONF)  <a href="#ga72b0c346fa5c9b7f35a57027fc05986e">More...</a><br /></td></tr>
<tr class="separator:ga72b0c346fa5c9b7f35a57027fc05986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a1f2667ecf89a34b02a1635e1929bed">_EXTI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 1 reset value.  <a href="#ga4a1f2667ecf89a34b02a1635e1929bed">More...</a><br /></td></tr>
<tr class="separator:ga4a1f2667ecf89a34b02a1635e1929bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef67152e39dfb527795e0ae2286e1950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaef67152e39dfb527795e0ae2286e1950">_EXTI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaef67152e39dfb527795e0ae2286e1950"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 2 reset value.  <a href="#gaef67152e39dfb527795e0ae2286e1950">More...</a><br /></td></tr>
<tr class="separator:gaef67152e39dfb527795e0ae2286e1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eeb82c3030cc99589bd0846ded324ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6eeb82c3030cc99589bd0846ded324ce">_EXTI_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6eeb82c3030cc99589bd0846ded324ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt control register 3 reset value.  <a href="#ga6eeb82c3030cc99589bd0846ded324ce">More...</a><br /></td></tr>
<tr class="separator:ga6eeb82c3030cc99589bd0846ded324ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68e92a2e5016a76f6245f248bb67b6d1">_EXTI_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 1 reset value.  <a href="#ga68e92a2e5016a76f6245f248bb67b6d1">More...</a><br /></td></tr>
<tr class="separator:ga68e92a2e5016a76f6245f248bb67b6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02b625e9ff3ad4a1eefd9669789ffb9a">_EXTI_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt status register 2 reset value.  <a href="#ga02b625e9ff3ad4a1eefd9669789ffb9a">More...</a><br /></td></tr>
<tr class="separator:ga02b625e9ff3ad4a1eefd9669789ffb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadc3e954841ddab33c0f5017f7eb7e95f">_EXTI_CONF_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt port selector reset value.  <a href="#gadc3e954841ddab33c0f5017f7eb7e95f">More...</a><br /></td></tr>
<tr class="separator:gadc3e954841ddab33c0f5017f7eb7e95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d8bb7fc4ea4abd4f15105e81a3c23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82d8bb7fc4ea4abd4f15105e81a3c23d">_EXTI_P0IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga82d8bb7fc4ea4abd4f15105e81a3c23d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 0 [1:0] (in _EXTI_CR1)  <a href="#ga82d8bb7fc4ea4abd4f15105e81a3c23d">More...</a><br /></td></tr>
<tr class="separator:ga82d8bb7fc4ea4abd4f15105e81a3c23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf897d409b5ad5d137503633dc497ab58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf897d409b5ad5d137503633dc497ab58">_EXTI_P0IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf897d409b5ad5d137503633dc497ab58"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 0 [0] (in _EXTI_CR1)  <a href="#gaf897d409b5ad5d137503633dc497ab58">More...</a><br /></td></tr>
<tr class="separator:gaf897d409b5ad5d137503633dc497ab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f76a53d5c0201c44efb8eb1aec0d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0f76a53d5c0201c44efb8eb1aec0d5d">_EXTI_P0IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab0f76a53d5c0201c44efb8eb1aec0d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 0 [1] (in _EXTI_CR1)  <a href="#gab0f76a53d5c0201c44efb8eb1aec0d5d">More...</a><br /></td></tr>
<tr class="separator:gab0f76a53d5c0201c44efb8eb1aec0d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc0067f27733945a8a807b4289495e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadc0067f27733945a8a807b4289495e4e">_EXTI_P1IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadc0067f27733945a8a807b4289495e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 1 [1:0] (in _EXTI_CR1)  <a href="#gadc0067f27733945a8a807b4289495e4e">More...</a><br /></td></tr>
<tr class="separator:gadc0067f27733945a8a807b4289495e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d5023f8b1a9c4107f001e86e45c50db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6d5023f8b1a9c4107f001e86e45c50db">_EXTI_P1IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6d5023f8b1a9c4107f001e86e45c50db"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 1 [0] (in _EXTI_CR1)  <a href="#ga6d5023f8b1a9c4107f001e86e45c50db">More...</a><br /></td></tr>
<tr class="separator:ga6d5023f8b1a9c4107f001e86e45c50db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab71febcc38df8d00f01fab445962d794"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab71febcc38df8d00f01fab445962d794">_EXTI_P1IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab71febcc38df8d00f01fab445962d794"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 1 [1] (in _EXTI_CR1)  <a href="#gab71febcc38df8d00f01fab445962d794">More...</a><br /></td></tr>
<tr class="separator:gab71febcc38df8d00f01fab445962d794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad24b67b40a6c882b471486e3e579bd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad24b67b40a6c882b471486e3e579bd0">_EXTI_P2IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaad24b67b40a6c882b471486e3e579bd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 2 [1:0] (in _EXTI_CR1)  <a href="#gaad24b67b40a6c882b471486e3e579bd0">More...</a><br /></td></tr>
<tr class="separator:gaad24b67b40a6c882b471486e3e579bd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6556bbc9b1507d928c91191f34743329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6556bbc9b1507d928c91191f34743329">_EXTI_P2IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6556bbc9b1507d928c91191f34743329"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 2 [0] (in _EXTI_CR1)  <a href="#ga6556bbc9b1507d928c91191f34743329">More...</a><br /></td></tr>
<tr class="separator:ga6556bbc9b1507d928c91191f34743329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de7752fb4e0352acff0d160c44a1be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3de7752fb4e0352acff0d160c44a1be6">_EXTI_P2IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3de7752fb4e0352acff0d160c44a1be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 2 [1] (in _EXTI_CR1)  <a href="#ga3de7752fb4e0352acff0d160c44a1be6">More...</a><br /></td></tr>
<tr class="separator:ga3de7752fb4e0352acff0d160c44a1be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1145a607ef243d2fc0e4e551844b5eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1145a607ef243d2fc0e4e551844b5eff">_EXTI_P3IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1145a607ef243d2fc0e4e551844b5eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 3 [1:0] (in _EXTI_CR1)  <a href="#ga1145a607ef243d2fc0e4e551844b5eff">More...</a><br /></td></tr>
<tr class="separator:ga1145a607ef243d2fc0e4e551844b5eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79bc1161c4ce15e6f4c26198f6943747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79bc1161c4ce15e6f4c26198f6943747">_EXTI_P3IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga79bc1161c4ce15e6f4c26198f6943747"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 3 [0] (in _EXTI_CR1)  <a href="#ga79bc1161c4ce15e6f4c26198f6943747">More...</a><br /></td></tr>
<tr class="separator:ga79bc1161c4ce15e6f4c26198f6943747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9">_EXTI_P3IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 3 [1] (in _EXTI_CR1)  <a href="#gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9">More...</a><br /></td></tr>
<tr class="separator:gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d4969050999223f545b3a682120dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga26d4969050999223f545b3a682120dcc">_EXTI_P4IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga26d4969050999223f545b3a682120dcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 4 [1:0] (in _EXTI_CR2)  <a href="#ga26d4969050999223f545b3a682120dcc">More...</a><br /></td></tr>
<tr class="separator:ga26d4969050999223f545b3a682120dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382c1daa264b30cb9b8c52bc7f2fadb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga382c1daa264b30cb9b8c52bc7f2fadb8">_EXTI_P4IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga382c1daa264b30cb9b8c52bc7f2fadb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 4 [0] (in _EXTI_CR2)  <a href="#ga382c1daa264b30cb9b8c52bc7f2fadb8">More...</a><br /></td></tr>
<tr class="separator:ga382c1daa264b30cb9b8c52bc7f2fadb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5aacb5dc30b22d4b8307f108098a4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5aacb5dc30b22d4b8307f108098a4ae">_EXTI_P4IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa5aacb5dc30b22d4b8307f108098a4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 4 [1] (in _EXTI_CR2)  <a href="#gaa5aacb5dc30b22d4b8307f108098a4ae">More...</a><br /></td></tr>
<tr class="separator:gaa5aacb5dc30b22d4b8307f108098a4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8103e335741c7109ddd37c1c0725115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8103e335741c7109ddd37c1c0725115">_EXTI_P5IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8103e335741c7109ddd37c1c0725115"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 5 [1:0] (in _EXTI_CR2)  <a href="#gac8103e335741c7109ddd37c1c0725115">More...</a><br /></td></tr>
<tr class="separator:gac8103e335741c7109ddd37c1c0725115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580b572366ef09de7dfb05a428ddbf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga580b572366ef09de7dfb05a428ddbf39">_EXTI_P5IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga580b572366ef09de7dfb05a428ddbf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 5 [0] (in _EXTI_CR2)  <a href="#ga580b572366ef09de7dfb05a428ddbf39">More...</a><br /></td></tr>
<tr class="separator:ga580b572366ef09de7dfb05a428ddbf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86520d8581045ce05e18b7d21da0a918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga86520d8581045ce05e18b7d21da0a918">_EXTI_P5IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga86520d8581045ce05e18b7d21da0a918"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 5 [1] (in _EXTI_CR2)  <a href="#ga86520d8581045ce05e18b7d21da0a918">More...</a><br /></td></tr>
<tr class="separator:ga86520d8581045ce05e18b7d21da0a918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga322de6ac0eb53afdf20ac2c184859577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga322de6ac0eb53afdf20ac2c184859577">_EXTI_P6IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga322de6ac0eb53afdf20ac2c184859577"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 6 [1:0] (in _EXTI_CR2)  <a href="#ga322de6ac0eb53afdf20ac2c184859577">More...</a><br /></td></tr>
<tr class="separator:ga322de6ac0eb53afdf20ac2c184859577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03af486019b87d83bc0df3b081048112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03af486019b87d83bc0df3b081048112">_EXTI_P6IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga03af486019b87d83bc0df3b081048112"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 6 [0] (in _EXTI_CR2)  <a href="#ga03af486019b87d83bc0df3b081048112">More...</a><br /></td></tr>
<tr class="separator:ga03af486019b87d83bc0df3b081048112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3b9a025502df4abcce7ffce7d1bd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa3b9a025502df4abcce7ffce7d1bd5a">_EXTI_P6IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafa3b9a025502df4abcce7ffce7d1bd5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 6 [1] (in _EXTI_CR2)  <a href="#gafa3b9a025502df4abcce7ffce7d1bd5a">More...</a><br /></td></tr>
<tr class="separator:gafa3b9a025502df4abcce7ffce7d1bd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae63012abf1bc80cdfe163213af1c79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaae63012abf1bc80cdfe163213af1c79a">_EXTI_P7IS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaae63012abf1bc80cdfe163213af1c79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 7 [1:0] (in _EXTI_CR2)  <a href="#gaae63012abf1bc80cdfe163213af1c79a">More...</a><br /></td></tr>
<tr class="separator:gaae63012abf1bc80cdfe163213af1c79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1c27de490323aa52b60f68acfbca37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5c1c27de490323aa52b60f68acfbca37">_EXTI_P7IS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5c1c27de490323aa52b60f68acfbca37"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 7 [0] (in _EXTI_CR2)  <a href="#ga5c1c27de490323aa52b60f68acfbca37">More...</a><br /></td></tr>
<tr class="separator:ga5c1c27de490323aa52b60f68acfbca37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56fa6e78c55e83f917bcc2f479a87a77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga56fa6e78c55e83f917bcc2f479a87a77">_EXTI_P7IS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga56fa6e78c55e83f917bcc2f479a87a77"><td class="mdescLeft">&#160;</td><td class="mdescRight">External interrupt sensitivity for Portx bit 7 [1] (in _EXTI_CR2)  <a href="#ga56fa6e78c55e83f917bcc2f479a87a77">More...</a><br /></td></tr>
<tr class="separator:ga56fa6e78c55e83f917bcc2f479a87a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6fe958134427e891bb69a143a38cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d6fe958134427e891bb69a143a38cb9">_EXTI_PBIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2d6fe958134427e891bb69a143a38cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits [1:0] (in _EXTI_CR3)  <a href="#ga2d6fe958134427e891bb69a143a38cb9">More...</a><br /></td></tr>
<tr class="separator:ga2d6fe958134427e891bb69a143a38cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9f3fe62c68228d2bc26154d51b6c855b">_EXTI_PBIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits [0] (in _EXTI_CR3)  <a href="#ga9f3fe62c68228d2bc26154d51b6c855b">More...</a><br /></td></tr>
<tr class="separator:ga9f3fe62c68228d2bc26154d51b6c855b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934433b6a84084d6a5355f68b5d0390e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga934433b6a84084d6a5355f68b5d0390e">_EXTI_PBIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga934433b6a84084d6a5355f68b5d0390e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt sensitivity bits [1] (in _EXTI_CR3)  <a href="#ga934433b6a84084d6a5355f68b5d0390e">More...</a><br /></td></tr>
<tr class="separator:ga934433b6a84084d6a5355f68b5d0390e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dadaa91c701943b872a1a04f3be74a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6dadaa91c701943b872a1a04f3be74a6">_EXTI_PDIS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6dadaa91c701943b872a1a04f3be74a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits [1:0] (in _EXTI_CR3)  <a href="#ga6dadaa91c701943b872a1a04f3be74a6">More...</a><br /></td></tr>
<tr class="separator:ga6dadaa91c701943b872a1a04f3be74a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">_EXTI_PDIS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits [0] (in _EXTI_CR3)  <a href="#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">More...</a><br /></td></tr>
<tr class="separator:gab14a8d2a2bd32cfe0eec7dcfb3df4be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9b2785bb3e3e49ab8fa45aa10b16fa88">_EXTI_PDIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt sensitivity bits [1] (in _EXTI_CR3)  <a href="#ga9b2785bb3e3e49ab8fa45aa10b16fa88">More...</a><br /></td></tr>
<tr class="separator:ga9b2785bb3e3e49ab8fa45aa10b16fa88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255a7565533a75fa826c1214dd71d417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga255a7565533a75fa826c1214dd71d417">_EXTI_P0F</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga255a7565533a75fa826c1214dd71d417"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 0 external interrupt flag (in _EXTI_SR1)  <a href="#ga255a7565533a75fa826c1214dd71d417">More...</a><br /></td></tr>
<tr class="separator:ga255a7565533a75fa826c1214dd71d417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3a75974cbb45dcacb6bf95cc940608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb3a75974cbb45dcacb6bf95cc940608">_EXTI_P1F</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacb3a75974cbb45dcacb6bf95cc940608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 1 external interrupt flag (in _EXTI_SR1)  <a href="#gacb3a75974cbb45dcacb6bf95cc940608">More...</a><br /></td></tr>
<tr class="separator:gacb3a75974cbb45dcacb6bf95cc940608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae608318f14952117f512a7ac35fbea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae608318f14952117f512a7ac35fbea80">_EXTI_P2F</a>&#160;&#160;&#160;((uint8_t) (0x04 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae608318f14952117f512a7ac35fbea80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 2 external interrupt flag (in _EXTI_SR1)  <a href="#gae608318f14952117f512a7ac35fbea80">More...</a><br /></td></tr>
<tr class="separator:gae608318f14952117f512a7ac35fbea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c5fa89c3129bef3f538d52a982e03e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30c5fa89c3129bef3f538d52a982e03e">_EXTI_P3F</a>&#160;&#160;&#160;((uint8_t) (0x08 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga30c5fa89c3129bef3f538d52a982e03e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 3 external interrupt flag (in _EXTI_SR1)  <a href="#ga30c5fa89c3129bef3f538d52a982e03e">More...</a><br /></td></tr>
<tr class="separator:ga30c5fa89c3129bef3f538d52a982e03e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9702f662a13d3db1d50545003f78e5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9702f662a13d3db1d50545003f78e5db">_EXTI_P4F</a>&#160;&#160;&#160;((uint8_t) (0x10 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9702f662a13d3db1d50545003f78e5db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 4 external interrupt flag (in _EXTI_SR1)  <a href="#ga9702f662a13d3db1d50545003f78e5db">More...</a><br /></td></tr>
<tr class="separator:ga9702f662a13d3db1d50545003f78e5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f4a90e5df23779729bc7cb848534f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59f4a90e5df23779729bc7cb848534f3">_EXTI_P5F</a>&#160;&#160;&#160;((uint8_t) (0x20 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga59f4a90e5df23779729bc7cb848534f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 5 external interrupt flag (in _EXTI_SR1)  <a href="#ga59f4a90e5df23779729bc7cb848534f3">More...</a><br /></td></tr>
<tr class="separator:ga59f4a90e5df23779729bc7cb848534f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31eeafd939f41a132f86a66ff99eaf6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31eeafd939f41a132f86a66ff99eaf6b">_EXTI_P6F</a>&#160;&#160;&#160;((uint8_t) (0x40 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga31eeafd939f41a132f86a66ff99eaf6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 6 external interrupt flag (in _EXTI_SR1)  <a href="#ga31eeafd939f41a132f86a66ff99eaf6b">More...</a><br /></td></tr>
<tr class="separator:ga31eeafd939f41a132f86a66ff99eaf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6c9936280809a72bebdec12bb34836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e6c9936280809a72bebdec12bb34836">_EXTI_P7F</a>&#160;&#160;&#160;((uint8_t) (0x80 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2e6c9936280809a72bebdec12bb34836"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx bit 7 external interrupt flag (in _EXTI_SR1)  <a href="#ga2e6c9936280809a72bebdec12bb34836">More...</a><br /></td></tr>
<tr class="separator:ga2e6c9936280809a72bebdec12bb34836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85498bce3828604c43772e1bc0da8e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga85498bce3828604c43772e1bc0da8e04">_EXTI_PBF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga85498bce3828604c43772e1bc0da8e04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B external interrupt flag (in _EXTI_SR2)  <a href="#ga85498bce3828604c43772e1bc0da8e04">More...</a><br /></td></tr>
<tr class="separator:ga85498bce3828604c43772e1bc0da8e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f47919cc143d7f261bb4526788283c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50f47919cc143d7f261bb4526788283c">_EXTI_PDF</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga50f47919cc143d7f261bb4526788283c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D external interrupt flag (in _EXTI_SR2)  <a href="#ga50f47919cc143d7f261bb4526788283c">More...</a><br /></td></tr>
<tr class="separator:ga50f47919cc143d7f261bb4526788283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ba393ad55461177b1837ad3f35cb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga14ba393ad55461177b1837ad3f35cb29">_EXTI_PBLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga14ba393ad55461177b1837ad3f35cb29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 0..3 external interrupt select (in _EXTI_CONF)  <a href="#ga14ba393ad55461177b1837ad3f35cb29">More...</a><br /></td></tr>
<tr class="separator:ga14ba393ad55461177b1837ad3f35cb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5284d3a7e648d8b797e6c53b71f87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1b5284d3a7e648d8b797e6c53b71f87a">_EXTI_PBHIS</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1b5284d3a7e648d8b797e6c53b71f87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port B, pins 4..7 external interrupt select (in _EXTI_CONF)  <a href="#ga1b5284d3a7e648d8b797e6c53b71f87a">More...</a><br /></td></tr>
<tr class="separator:ga1b5284d3a7e648d8b797e6c53b71f87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b50fef35b44a8341290904ad69dafd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga04b50fef35b44a8341290904ad69dafd">_EXTI_PDLIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga04b50fef35b44a8341290904ad69dafd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 0..3 external interrupt select (in _EXTI_CONF)  <a href="#ga04b50fef35b44a8341290904ad69dafd">More...</a><br /></td></tr>
<tr class="separator:ga04b50fef35b44a8341290904ad69dafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f184c5385b1e5eb623ef51e52a535b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33f184c5385b1e5eb623ef51e52a535b">_EXTI_PDHIS</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga33f184c5385b1e5eb623ef51e52a535b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port D, pins 4..7 external interrupt select (in _EXTI_CONF)  <a href="#ga33f184c5385b1e5eb623ef51e52a535b">More...</a><br /></td></tr>
<tr class="separator:ga33f184c5385b1e5eb623ef51e52a535b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44f69a4146a141cb4830f44fe74a3b0b">_RST</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_r_s_t__t.html">RST_t</a>,         <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td></tr>
<tr class="memdesc:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module struct/bit access.  <a href="#ga44f69a4146a141cb4830f44fe74a3b0b">More...</a><br /></td></tr>
<tr class="separator:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f3fa42ef7e15cc935e1f0600203422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92f3fa42ef7e15cc935e1f0600203422">_RST_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga92f3fa42ef7e15cc935e1f0600203422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset pin configuration register (RST_CR)  <a href="#ga92f3fa42ef7e15cc935e1f0600203422">More...</a><br /></td></tr>
<tr class="separator:ga92f3fa42ef7e15cc935e1f0600203422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8df0f3b5dc48d3a0af57126039f37ac">_RST_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module status register (RST_SR)  <a href="#gae8df0f3b5dc48d3a0af57126039f37ac">More...</a><br /></td></tr>
<tr class="separator:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9248050d9175193287b365b4d292dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9248050d9175193287b365b4d292dc4">_RST_PIN_KEY</a>&#160;&#160;&#160;((uint8_t) 0xD0)</td></tr>
<tr class="memdesc:gaa9248050d9175193287b365b4d292dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure PA1 as GPIO, else NRST (in _RST_CR)  <a href="#gaa9248050d9175193287b365b4d292dc4">More...</a><br /></td></tr>
<tr class="separator:gaa9248050d9175193287b365b4d292dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ea8a5c58afcdec7d8c925ec2b41b58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga66ea8a5c58afcdec7d8c925ec2b41b58">_RST_PORF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga66ea8a5c58afcdec7d8c925ec2b41b58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-on reset (POR) flag [0] (in _RST_SR)  <a href="#ga66ea8a5c58afcdec7d8c925ec2b41b58">More...</a><br /></td></tr>
<tr class="separator:ga66ea8a5c58afcdec7d8c925ec2b41b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e4ccaead8685f3596fd1b6f25ae31a4">_RST_IWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Watchdog reset flag [0] (in _RST_SR)  <a href="#ga2e4ccaead8685f3596fd1b6f25ae31a4">More...</a><br /></td></tr>
<tr class="separator:ga2e4ccaead8685f3596fd1b6f25ae31a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03eb50922437bf4c4489c2de95481f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa03eb50922437bf4c4489c2de95481f5">_RST_ILLOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa03eb50922437bf4c4489c2de95481f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal opcode reset flag [0] (in _RST_SR)  <a href="#gaa03eb50922437bf4c4489c2de95481f5">More...</a><br /></td></tr>
<tr class="separator:gaa03eb50922437bf4c4489c2de95481f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1b088d2e32d15e9eabd60ae59d6613d">_RST_SWIMF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM reset flag [0] (in _RST_SR)  <a href="#gab1b088d2e32d15e9eabd60ae59d6613d">More...</a><br /></td></tr>
<tr class="separator:gab1b088d2e32d15e9eabd60ae59d6613d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c25a0b37711af86fe69dfd0008ff578"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c25a0b37711af86fe69dfd0008ff578">_RST_WWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7c25a0b37711af86fe69dfd0008ff578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog reset flag [0] (in _RST_SR)  <a href="#ga7c25a0b37711af86fe69dfd0008ff578">More...</a><br /></td></tr>
<tr class="separator:ga7c25a0b37711af86fe69dfd0008ff578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a9340046e00525071a3099825538c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga14a9340046e00525071a3099825538c6">_CLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_l_k__t.html">CLK_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td></tr>
<tr class="memdesc:ga14a9340046e00525071a3099825538c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock module struct/bit access.  <a href="#ga14a9340046e00525071a3099825538c6">More...</a><br /></td></tr>
<tr class="separator:ga14a9340046e00525071a3099825538c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac7a526ae03eae4cbb2c289cae8799d23">_CLK_CKDIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gac7a526ae03eae4cbb2c289cae8799d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Divider Register.  <a href="#gac7a526ae03eae4cbb2c289cae8799d23">More...</a><br /></td></tr>
<tr class="separator:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7215ff37307f028d95a08ac66f0c95ce">_CLK_PCKENR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7215ff37307f028d95a08ac66f0c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1.  <a href="#ga7215ff37307f028d95a08ac66f0c95ce">More...</a><br /></td></tr>
<tr class="separator:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">_CLK_PCKENR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2.  <a href="#gae5b40782bfcfbdafafa0fdc0ebc2f767">More...</a><br /></td></tr>
<tr class="separator:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4418b427c51ffc0c1a8828641f55519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4418b427c51ffc0c1a8828641f55519">_CLK_CCOR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gac4418b427c51ffc0c1a8828641f55519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register.  <a href="#gac4418b427c51ffc0c1a8828641f55519">More...</a><br /></td></tr>
<tr class="separator:gac4418b427c51ffc0c1a8828641f55519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89837a77d8dfb37b6e450ebca0d86ba5">_CLK_CKDIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register reset value.  <a href="#ga89837a77d8dfb37b6e450ebca0d86ba5">More...</a><br /></td></tr>
<tr class="separator:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9c85eb48efcda576e5c891f12400a3d9">_CLK_PCKENR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9c85eb48efcda576e5c891f12400a3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 reset value.  <a href="#ga9c85eb48efcda576e5c891f12400a3d9">More...</a><br /></td></tr>
<tr class="separator:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa29b8ab9a967c3780897778aa870947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa29b8ab9a967c3780897778aa870947">_CLK_PCKENR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:gafa29b8ab9a967c3780897778aa870947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 reset value.  <a href="#gafa29b8ab9a967c3780897778aa870947">More...</a><br /></td></tr>
<tr class="separator:gafa29b8ab9a967c3780897778aa870947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd1ab223328ce8f83928607bec6ab49">_CLK_CCOR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x10)</td></tr>
<tr class="memdesc:ga5cd1ab223328ce8f83928607bec6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register reset value.  <a href="#ga5cd1ab223328ce8f83928607bec6ab49">More...</a><br /></td></tr>
<tr class="separator:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1514a54368c2612b3ee2d96a7fe42af5">_CLK_HSIDIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1:0] (in _CLK_CKDIVR)  <a href="#ga1514a54368c2612b3ee2d96a7fe42af5">More...</a><br /></td></tr>
<tr class="separator:ga1514a54368c2612b3ee2d96a7fe42af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ad7148ac8e4c1b942b64847e1cf65d8">_CLK_HSIDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [0] (in _CLK_CKDIVR)  <a href="#ga7ad7148ac8e4c1b942b64847e1cf65d8">More...</a><br /></td></tr>
<tr class="separator:ga7ad7148ac8e4c1b942b64847e1cf65d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10c96b162cf6bb3e0a9b97019db16ea0">_CLK_HSIDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1] (in _CLK_CKDIVR)  <a href="#ga10c96b162cf6bb3e0a9b97019db16ea0">More...</a><br /></td></tr>
<tr class="separator:ga10c96b162cf6bb3e0a9b97019db16ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fefc7f3943e583a9f30c88c7d9422e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6fefc7f3943e583a9f30c88c7d9422e6">_CLK_HSIDIV_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x00 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6fefc7f3943e583a9f30c88c7d9422e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1 (in _CLK_CKDIVR)  <a href="#ga6fefc7f3943e583a9f30c88c7d9422e6">More...</a><br /></td></tr>
<tr class="separator:ga6fefc7f3943e583a9f30c88c7d9422e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3ecea331e8024ee20db374799be849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc3ecea331e8024ee20db374799be849">_CLK_HSIDIV_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabc3ecea331e8024ee20db374799be849"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/2 (in _CLK_CKDIVR)  <a href="#gabc3ecea331e8024ee20db374799be849">More...</a><br /></td></tr>
<tr class="separator:gabc3ecea331e8024ee20db374799be849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582740990f0abe4d4a5ab7b01e9f6682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga582740990f0abe4d4a5ab7b01e9f6682">_CLK_HSIDIV_DIV4</a>&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga582740990f0abe4d4a5ab7b01e9f6682"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/4 (in _CLK_CKDIVR)  <a href="#ga582740990f0abe4d4a5ab7b01e9f6682">More...</a><br /></td></tr>
<tr class="separator:ga582740990f0abe4d4a5ab7b01e9f6682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc23b8e12492d16dd45ac36bf267a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5cc23b8e12492d16dd45ac36bf267a86">_CLK_HSIDIV_DIV8</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5cc23b8e12492d16dd45ac36bf267a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">set HSI prescaler to 1/8 (in _CLK_CKDIVR)  <a href="#ga5cc23b8e12492d16dd45ac36bf267a86">More...</a><br /></td></tr>
<tr class="separator:ga5cc23b8e12492d16dd45ac36bf267a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fa9285c27aca48d1d9f90ce38bf289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa6fa9285c27aca48d1d9f90ce38bf289">_CLK_TIM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa6fa9285c27aca48d1d9f90ce38bf289"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM2 [0] (in _CLK_PCKENR1)  <a href="#gaa6fa9285c27aca48d1d9f90ce38bf289">More...</a><br /></td></tr>
<tr class="separator:gaa6fa9285c27aca48d1d9f90ce38bf289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ae15c207187473dd209a226f50c9d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28ae15c207187473dd209a226f50c9d4">_CLK_TIM3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga28ae15c207187473dd209a226f50c9d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM3 [0] (in _CLK_PCKENR1)  <a href="#ga28ae15c207187473dd209a226f50c9d4">More...</a><br /></td></tr>
<tr class="separator:ga28ae15c207187473dd209a226f50c9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca25d007f6c72b338b31bbba1a22d401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca25d007f6c72b338b31bbba1a22d401">_CLK_TIM4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaca25d007f6c72b338b31bbba1a22d401"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable TIM4 [0] (in _CLK_PCKENR1)  <a href="#gaca25d007f6c72b338b31bbba1a22d401">More...</a><br /></td></tr>
<tr class="separator:gaca25d007f6c72b338b31bbba1a22d401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga916fddfb1cd5750fb60d4d4b1a2fc87d">_CLK_I2C</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C [0] (in _CLK_PCKENR1)  <a href="#ga916fddfb1cd5750fb60d4d4b1a2fc87d">More...</a><br /></td></tr>
<tr class="separator:ga916fddfb1cd5750fb60d4d4b1a2fc87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa569d9ab9c3a2cd4d6f2ad8532938766">_CLK_SPI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SPI [0] (in _CLK_PCKENR1)  <a href="#gaa569d9ab9c3a2cd4d6f2ad8532938766">More...</a><br /></td></tr>
<tr class="separator:gaa569d9ab9c3a2cd4d6f2ad8532938766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6007d7f6f900432463a84dceb057014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae6007d7f6f900432463a84dceb057014">_CLK_USART</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae6007d7f6f900432463a84dceb057014"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable USART [0] (in _CLK_PCKENR1)  <a href="#gae6007d7f6f900432463a84dceb057014">More...</a><br /></td></tr>
<tr class="separator:gae6007d7f6f900432463a84dceb057014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2105df11a961b15c898f55ba1a2aef3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2105df11a961b15c898f55ba1a2aef3c">_CLK_AWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2105df11a961b15c898f55ba1a2aef3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU [0] (in _CLK_PCKENR1)  <a href="#ga2105df11a961b15c898f55ba1a2aef3c">More...</a><br /></td></tr>
<tr class="separator:ga2105df11a961b15c898f55ba1a2aef3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a73e680b6cb1a4105ee68d6a23c7120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a73e680b6cb1a4105ee68d6a23c7120">_CLK_PXS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3a73e680b6cb1a4105ee68d6a23c7120"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable PXS [0] (in _CLK_PCKENR1)  <a href="#ga3a73e680b6cb1a4105ee68d6a23c7120">More...</a><br /></td></tr>
<tr class="separator:ga3a73e680b6cb1a4105ee68d6a23c7120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3beba1e4ec518f87a77c5b75f8fa5d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3beba1e4ec518f87a77c5b75f8fa5d83">_CLK_WWDG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3beba1e4ec518f87a77c5b75f8fa5d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable WWDG [0] (in _CLK_PCKENR2)  <a href="#ga3beba1e4ec518f87a77c5b75f8fa5d83">More...</a><br /></td></tr>
<tr class="separator:ga3beba1e4ec518f87a77c5b75f8fa5d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97ae1bf52095a02372e71c1eef0fec6f">_CLK_CCOEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable [0] (in _CLK_CCOR)  <a href="#ga97ae1bf52095a02372e71c1eef0fec6f">More...</a><br /></td></tr>
<tr class="separator:ga97ae1bf52095a02372e71c1eef0fec6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf344645f0104960ecace2498382e31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf344645f0104960ecace2498382e31b">_CLK_CCOSEL</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacf344645f0104960ecace2498382e31b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2:0] (in _CLK_CCOR)  <a href="#gacf344645f0104960ecace2498382e31b">More...</a><br /></td></tr>
<tr class="separator:gacf344645f0104960ecace2498382e31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga934d4bbea666ddbf5670abc81f6ccf52">_CLK_CCOSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [0] (in _CLK_CCOR)  <a href="#ga934d4bbea666ddbf5670abc81f6ccf52">More...</a><br /></td></tr>
<tr class="separator:ga934d4bbea666ddbf5670abc81f6ccf52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3495f3087f36f974b88e03d07399e9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3495f3087f36f974b88e03d07399e9c6">_CLK_CCOSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3495f3087f36f974b88e03d07399e9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [1] (in _CLK_CCOR)  <a href="#ga3495f3087f36f974b88e03d07399e9c6">More...</a><br /></td></tr>
<tr class="separator:ga3495f3087f36f974b88e03d07399e9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30510e5f580a770b4f78627a6e297fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf30510e5f580a770b4f78627a6e297fa">_CLK_CCOSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf30510e5f580a770b4f78627a6e297fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2] (in _CLK_CCOR)  <a href="#gaf30510e5f580a770b4f78627a6e297fa">More...</a><br /></td></tr>
<tr class="separator:gaf30510e5f580a770b4f78627a6e297fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4">_CLK_CCOSLP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [1:0] (in _CLK_CCOR)  <a href="#ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4">More...</a><br /></td></tr>
<tr class="separator:ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d137e3bcb993e70ce098302ab4ac98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d137e3bcb993e70ce098302ab4ac98d">_CLK_CCOSLP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3d137e3bcb993e70ce098302ab4ac98d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [0] (in _CLK_CCOR)  <a href="#ga3d137e3bcb993e70ce098302ab4ac98d">More...</a><br /></td></tr>
<tr class="separator:ga3d137e3bcb993e70ce098302ab4ac98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bbddb2335e4ede92dbda099fe0f064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52bbddb2335e4ede92dbda099fe0f064">_CLK_CCOSLP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga52bbddb2335e4ede92dbda099fe0f064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output buffer slope [1] (in _CLK_CCOR)  <a href="#ga52bbddb2335e4ede92dbda099fe0f064">More...</a><br /></td></tr>
<tr class="separator:ga52bbddb2335e4ede92dbda099fe0f064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0805659aa3ffd3f906b888b0d36a3e13">_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_w_w_d_g__t.html">WWDG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog struct/bit access.  <a href="#ga0805659aa3ffd3f906b888b0d36a3e13">More...</a><br /></td></tr>
<tr class="separator:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab816af607b32f66b1546d9b24792f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga1ab816af607b32f66b1546d9b24792f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register (WWDG_CR)  <a href="#ga1ab816af607b32f66b1546d9b24792f0">More...</a><br /></td></tr>
<tr class="separator:ga1ab816af607b32f66b1546d9b24792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec6f0a093f5e8625f645f8d4e878228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafec6f0a093f5e8625f645f8d4e878228">_WWDG_WR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gafec6f0a093f5e8625f645f8d4e878228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register (WWDG_WR)  <a href="#gafec6f0a093f5e8625f645f8d4e878228">More...</a><br /></td></tr>
<tr class="separator:gafec6f0a093f5e8625f645f8d4e878228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd80791fab1a1faeea736ab0662c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeedd80791fab1a1faeea736ab0662c13">_WWDG_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:gaeedd80791fab1a1faeea736ab0662c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register reset value.  <a href="#gaeedd80791fab1a1faeea736ab0662c13">More...</a><br /></td></tr>
<tr class="separator:gaeedd80791fab1a1faeea736ab0662c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d0cc05896baaf6dab8214448728c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01d0cc05896baaf6dab8214448728c5e">_WWDG_WR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:ga01d0cc05896baaf6dab8214448728c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register reset value.  <a href="#ga01d0cc05896baaf6dab8214448728c5e">More...</a><br /></td></tr>
<tr class="separator:ga01d0cc05896baaf6dab8214448728c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e5fd24fce6c537bfd466d4a78b065a4">_WWDG_T</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6:0] (in _WWDG_CR)  <a href="#ga0e5fd24fce6c537bfd466d4a78b065a4">More...</a><br /></td></tr>
<tr class="separator:ga0e5fd24fce6c537bfd466d4a78b065a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac95a428e9233d6d6d09c8c5886eacdfc">_WWDG_T0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [0] (in _WWDG_CR)  <a href="#gac95a428e9233d6d6d09c8c5886eacdfc">More...</a><br /></td></tr>
<tr class="separator:gac95a428e9233d6d6d09c8c5886eacdfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga678cc37bedb816ddf6a184e62e2cebdc">_WWDG_T1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [1] (in _WWDG_CR)  <a href="#ga678cc37bedb816ddf6a184e62e2cebdc">More...</a><br /></td></tr>
<tr class="separator:ga678cc37bedb816ddf6a184e62e2cebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac28215401fef7f85cdba203b42ee83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaac28215401fef7f85cdba203b42ee83b">_WWDG_T2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaac28215401fef7f85cdba203b42ee83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [2] (in _WWDG_CR)  <a href="#gaac28215401fef7f85cdba203b42ee83b">More...</a><br /></td></tr>
<tr class="separator:gaac28215401fef7f85cdba203b42ee83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef8892312292cc532f3e603862836e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3ef8892312292cc532f3e603862836e1">_WWDG_T3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3ef8892312292cc532f3e603862836e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [3] (in _WWDG_CR)  <a href="#ga3ef8892312292cc532f3e603862836e1">More...</a><br /></td></tr>
<tr class="separator:ga3ef8892312292cc532f3e603862836e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34bec6328953fae0cd8d2bf47fb87b14">_WWDG_T4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [4] (in _WWDG_CR)  <a href="#ga34bec6328953fae0cd8d2bf47fb87b14">More...</a><br /></td></tr>
<tr class="separator:ga34bec6328953fae0cd8d2bf47fb87b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587f5a29eddb09818e137fafc85c8274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga587f5a29eddb09818e137fafc85c8274">_WWDG_T5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga587f5a29eddb09818e137fafc85c8274"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [5] (in _WWDG_CR)  <a href="#ga587f5a29eddb09818e137fafc85c8274">More...</a><br /></td></tr>
<tr class="separator:ga587f5a29eddb09818e137fafc85c8274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43958d4042816f293c256a7bae81e472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga43958d4042816f293c256a7bae81e472">_WWDG_T6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga43958d4042816f293c256a7bae81e472"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6] (in _WWDG_CR)  <a href="#ga43958d4042816f293c256a7bae81e472">More...</a><br /></td></tr>
<tr class="separator:ga43958d4042816f293c256a7bae81e472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac621aa60d1302d4afb92a8bce8d0766f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac621aa60d1302d4afb92a8bce8d0766f">_WWDG_WDGA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac621aa60d1302d4afb92a8bce8d0766f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog activation bit (n/a if WWDG enabled by option byte) [0] (in _WWDG_CR)  <a href="#gac621aa60d1302d4afb92a8bce8d0766f">More...</a><br /></td></tr>
<tr class="separator:gac621aa60d1302d4afb92a8bce8d0766f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga08d459e1b93d6d9cddbfa9723a1cf4db">_WWDG_W</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6:0] (in _WWDG_WR)  <a href="#ga08d459e1b93d6d9cddbfa9723a1cf4db">More...</a><br /></td></tr>
<tr class="separator:ga08d459e1b93d6d9cddbfa9723a1cf4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0357a5c7bf624f3a0a666f08c94d4b7d">_WWDG_W0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [0] (in _WWDG_WR)  <a href="#ga0357a5c7bf624f3a0a666f08c94d4b7d">More...</a><br /></td></tr>
<tr class="separator:ga0357a5c7bf624f3a0a666f08c94d4b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3f7bf2bcd5f40fdb1e57243b79b7d0b">_WWDG_W1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [1] (in _WWDG_WR)  <a href="#gab3f7bf2bcd5f40fdb1e57243b79b7d0b">More...</a><br /></td></tr>
<tr class="separator:gab3f7bf2bcd5f40fdb1e57243b79b7d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89b35348edff78c75dbd2773b0b5d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf89b35348edff78c75dbd2773b0b5d12">_WWDG_W2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf89b35348edff78c75dbd2773b0b5d12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [2] (in _WWDG_WR)  <a href="#gaf89b35348edff78c75dbd2773b0b5d12">More...</a><br /></td></tr>
<tr class="separator:gaf89b35348edff78c75dbd2773b0b5d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a480bee4362b18cac9681b24433c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89a480bee4362b18cac9681b24433c18">_WWDG_W3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga89a480bee4362b18cac9681b24433c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [3] (in _WWDG_WR)  <a href="#ga89a480bee4362b18cac9681b24433c18">More...</a><br /></td></tr>
<tr class="separator:ga89a480bee4362b18cac9681b24433c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ff9b0ed30555c7869ff53ce385e3b32">_WWDG_W4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [4] (in _WWDG_WR)  <a href="#ga7ff9b0ed30555c7869ff53ce385e3b32">More...</a><br /></td></tr>
<tr class="separator:ga7ff9b0ed30555c7869ff53ce385e3b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf07e1b7a4479b77cc9d3774e8d1858c3">_WWDG_W5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [5] (in _WWDG_WR)  <a href="#gaf07e1b7a4479b77cc9d3774e8d1858c3">More...</a><br /></td></tr>
<tr class="separator:gaf07e1b7a4479b77cc9d3774e8d1858c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ce288ba632a50c7dfd91f764f32c8de">_WWDG_W6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6] (in _WWDG_WR)  <a href="#ga9ce288ba632a50c7dfd91f764f32c8de">More...</a><br /></td></tr>
<tr class="separator:ga9ce288ba632a50c7dfd91f764f32c8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeab11bc629203f764f7b31ee4d07aa6d">_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i_w_d_g__t.html">IWDG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog struct/bit access.  <a href="#gaeab11bc629203f764f7b31ee4d07aa6d">More...</a><br /></td></tr>
<tr class="separator:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">_IWDG_KR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Key register (IWDG_KR)  <a href="#ga3f911b06b6c2ea8bf5e72f7561c2ef79">More...</a><br /></td></tr>
<tr class="separator:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9db1f6ea905cc7afda429d913b90b2b9">_IWDG_PR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register (IWDG_PR)  <a href="#ga9db1f6ea905cc7afda429d913b90b2b9">More...</a><br /></td></tr>
<tr class="separator:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b9a49f1bb7940087c77b12304fe9364">_IWDG_RLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3b9a49f1bb7940087c77b12304fe9364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register (IWDG_RLR)  <a href="#ga3b9a49f1bb7940087c77b12304fe9364">More...</a><br /></td></tr>
<tr class="separator:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e308017bceb71e0a744efe4d34de6a5">_IWDG_PR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e308017bceb71e0a744efe4d34de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register reset value.  <a href="#ga3e308017bceb71e0a744efe4d34de6a5">More...</a><br /></td></tr>
<tr class="separator:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656171bb413ef9421fdc289808a4ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga656171bb413ef9421fdc289808a4ebe9">_IWDG_RLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga656171bb413ef9421fdc289808a4ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register reset value.  <a href="#ga656171bb413ef9421fdc289808a4ebe9">More...</a><br /></td></tr>
<tr class="separator:ga656171bb413ef9421fdc289808a4ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae24b006d5a87c461a1e5b3ab9e4c2e48">_IWDG_KEY_ENABLE</a>&#160;&#160;&#160;((uint8_t) 0xCC)</td></tr>
<tr class="memdesc:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog enable (in _IWDG_KR)  <a href="#gae24b006d5a87c461a1e5b3ab9e4c2e48">More...</a><br /></td></tr>
<tr class="separator:gae24b006d5a87c461a1e5b3ab9e4c2e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7737c837d02afdd8969ed28f184d33f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7737c837d02afdd8969ed28f184d33f1">_IWDG_KEY_REFRESH</a>&#160;&#160;&#160;((uint8_t) 0xAA)</td></tr>
<tr class="memdesc:ga7737c837d02afdd8969ed28f184d33f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog refresh (in _IWDG_KR)  <a href="#ga7737c837d02afdd8969ed28f184d33f1">More...</a><br /></td></tr>
<tr class="separator:ga7737c837d02afdd8969ed28f184d33f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5fc0653294cfee938d2aab9981396d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf5fc0653294cfee938d2aab9981396d">_IWDG_KEY_ACCESS</a>&#160;&#160;&#160;((uint8_t) 0x55)</td></tr>
<tr class="memdesc:gadf5fc0653294cfee938d2aab9981396d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog unlock write to IWDG_PR and IWDG_RLR (in _IWDG_KR)  <a href="#gadf5fc0653294cfee938d2aab9981396d">More...</a><br /></td></tr>
<tr class="separator:gadf5fc0653294cfee938d2aab9981396d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79fa3811d084e0d167e7d550b5ec94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad79fa3811d084e0d167e7d550b5ec94c">_IWDG_PRE</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad79fa3811d084e0d167e7d550b5ec94c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2:0] (in _IWDG_PR)  <a href="#gad79fa3811d084e0d167e7d550b5ec94c">More...</a><br /></td></tr>
<tr class="separator:gad79fa3811d084e0d167e7d550b5ec94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec49e207974a6ecb999e2b5e73d1c372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaec49e207974a6ecb999e2b5e73d1c372">_IWDG_PRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaec49e207974a6ecb999e2b5e73d1c372"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [0] (in _IWDG_PR)  <a href="#gaec49e207974a6ecb999e2b5e73d1c372">More...</a><br /></td></tr>
<tr class="separator:gaec49e207974a6ecb999e2b5e73d1c372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e5c614224ad956a2d61aa835f5c430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2e5c614224ad956a2d61aa835f5c430">_IWDG_PRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad2e5c614224ad956a2d61aa835f5c430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [1] (in _IWDG_PR)  <a href="#gad2e5c614224ad956a2d61aa835f5c430">More...</a><br /></td></tr>
<tr class="separator:gad2e5c614224ad956a2d61aa835f5c430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42130218ba2ec781b14db4e1321ad02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf42130218ba2ec781b14db4e1321ad02">_IWDG_PRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf42130218ba2ec781b14db4e1321ad02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2] (in _IWDG_PR)  <a href="#gaf42130218ba2ec781b14db4e1321ad02">More...</a><br /></td></tr>
<tr class="separator:gaf42130218ba2ec781b14db4e1321ad02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33730d8b3d5d35cd03539b7daddd369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad33730d8b3d5d35cd03539b7daddd369">_AWU</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_a_w_u__t.html">AWU_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td></tr>
<tr class="memdesc:gad33730d8b3d5d35cd03539b7daddd369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up struct/bit access.  <a href="#gad33730d8b3d5d35cd03539b7daddd369">More...</a><br /></td></tr>
<tr class="separator:gad33730d8b3d5d35cd03539b7daddd369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9e5807774aa0dd0077e056c5622ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaded9e5807774aa0dd0077e056c5622ca">_AWU_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaded9e5807774aa0dd0077e056c5622ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register (AWU_CSR)  <a href="#gaded9e5807774aa0dd0077e056c5622ca">More...</a><br /></td></tr>
<tr class="separator:gaded9e5807774aa0dd0077e056c5622ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69e00aa258ea4a7ad643252b3e8ec779">_AWU_APR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register (AWU_APR)  <a href="#ga69e00aa258ea4a7ad643252b3e8ec779">More...</a><br /></td></tr>
<tr class="separator:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9966791d20b224abd1b21ef11e7504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9966791d20b224abd1b21ef11e7504c">_AWU_TBR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad9966791d20b224abd1b21ef11e7504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register (AWU_TBR)  <a href="#gad9966791d20b224abd1b21ef11e7504c">More...</a><br /></td></tr>
<tr class="separator:gad9966791d20b224abd1b21ef11e7504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b1517f28801a70a24c9322b182f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf9b1517f28801a70a24c9322b182f03">_AWU_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaf9b1517f28801a70a24c9322b182f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register reset value.  <a href="#gaaf9b1517f28801a70a24c9322b182f03">More...</a><br /></td></tr>
<tr class="separator:gaaf9b1517f28801a70a24c9322b182f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271f680cb4d73b020a13bac440a56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad271f680cb4d73b020a13bac440a56fa">_AWU_APR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x3F)</td></tr>
<tr class="memdesc:gad271f680cb4d73b020a13bac440a56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register reset value.  <a href="#gad271f680cb4d73b020a13bac440a56fa">More...</a><br /></td></tr>
<tr class="separator:gad271f680cb4d73b020a13bac440a56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57561fdf166636c49380e227e742554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga57561fdf166636c49380e227e742554b">_AWU_TBR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga57561fdf166636c49380e227e742554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register reset value.  <a href="#ga57561fdf166636c49380e227e742554b">More...</a><br /></td></tr>
<tr class="separator:ga57561fdf166636c49380e227e742554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae77b389e1670fbe74ec86ba81cb6cbeb">_AWU_MSR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up LSI measurement enable [0] (in _AWU_CSR)  <a href="#gae77b389e1670fbe74ec86ba81cb6cbeb">More...</a><br /></td></tr>
<tr class="separator:gae77b389e1670fbe74ec86ba81cb6cbeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496f1ce02fa339788ccdc3c991f23de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga496f1ce02fa339788ccdc3c991f23de6">_AWU_AWUEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga496f1ce02fa339788ccdc3c991f23de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup enable [0] (in _AWU_CSR)  <a href="#ga496f1ce02fa339788ccdc3c991f23de6">More...</a><br /></td></tr>
<tr class="separator:ga496f1ce02fa339788ccdc3c991f23de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">_AWU_AWUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup status flag [0] (in _AWU_CSR)  <a href="#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">More...</a><br /></td></tr>
<tr class="separator:ga4fce72ffa5a6be60b6a7b48fbb7a57ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4890142f9aa08581bcd35de6eec1865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf4890142f9aa08581bcd35de6eec1865">_AWU_APRE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf4890142f9aa08581bcd35de6eec1865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5:0] (in _AWU_APR)  <a href="#gaf4890142f9aa08581bcd35de6eec1865">More...</a><br /></td></tr>
<tr class="separator:gaf4890142f9aa08581bcd35de6eec1865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab570599ae343e26a26b8b66c6b142447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab570599ae343e26a26b8b66c6b142447">_AWU_APRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab570599ae343e26a26b8b66c6b142447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [0] (in _AWU_APR)  <a href="#gab570599ae343e26a26b8b66c6b142447">More...</a><br /></td></tr>
<tr class="separator:gab570599ae343e26a26b8b66c6b142447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a1d55df678f679280df6ecebf2882c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9a1d55df678f679280df6ecebf2882c">_AWU_APRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad9a1d55df678f679280df6ecebf2882c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [1] (in _AWU_APR)  <a href="#gad9a1d55df678f679280df6ecebf2882c">More...</a><br /></td></tr>
<tr class="separator:gad9a1d55df678f679280df6ecebf2882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978e26933f21eded9b37d35c85ae9fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga978e26933f21eded9b37d35c85ae9fb7">_AWU_APRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga978e26933f21eded9b37d35c85ae9fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [2] (in _AWU_APR)  <a href="#ga978e26933f21eded9b37d35c85ae9fb7">More...</a><br /></td></tr>
<tr class="separator:ga978e26933f21eded9b37d35c85ae9fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad82ccb5fa00935eddf1fb798c61f5a89">_AWU_APRE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [3] (in _AWU_APR)  <a href="#gad82ccb5fa00935eddf1fb798c61f5a89">More...</a><br /></td></tr>
<tr class="separator:gad82ccb5fa00935eddf1fb798c61f5a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99af5f230510ae93363cd82fd4e0e316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga99af5f230510ae93363cd82fd4e0e316">_AWU_APRE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga99af5f230510ae93363cd82fd4e0e316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [4] (in _AWU_APR)  <a href="#ga99af5f230510ae93363cd82fd4e0e316">More...</a><br /></td></tr>
<tr class="separator:ga99af5f230510ae93363cd82fd4e0e316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee7d2d18ac56a07d3c0136ab6943db07">_AWU_APRE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5] (in _AWU_APR)  <a href="#gaee7d2d18ac56a07d3c0136ab6943db07">More...</a><br /></td></tr>
<tr class="separator:gaee7d2d18ac56a07d3c0136ab6943db07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">_AWU_AWUTB</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3:0] (in _AWU_APR)  <a href="#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">More...</a><br /></td></tr>
<tr class="separator:ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722500310e87b5083164cddf259e05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0722500310e87b5083164cddf259e05d">_AWU_AWUTB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0722500310e87b5083164cddf259e05d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [0] (in _AWU_APR)  <a href="#ga0722500310e87b5083164cddf259e05d">More...</a><br /></td></tr>
<tr class="separator:ga0722500310e87b5083164cddf259e05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7add1244d37308f1714077acc5a8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa7add1244d37308f1714077acc5a8dd">_AWU_AWUTB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaaa7add1244d37308f1714077acc5a8dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [1] (in _AWU_APR)  <a href="#gaaa7add1244d37308f1714077acc5a8dd">More...</a><br /></td></tr>
<tr class="separator:gaaa7add1244d37308f1714077acc5a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29e1864ad2304a5998ab8f34e2a3cddd">_AWU_AWUTB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [2] (in _AWU_APR)  <a href="#ga29e1864ad2304a5998ab8f34e2a3cddd">More...</a><br /></td></tr>
<tr class="separator:ga29e1864ad2304a5998ab8f34e2a3cddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bb540368c275f65a8f8804adf890c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bb540368c275f65a8f8804adf890c6f">_AWU_AWUTB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6bb540368c275f65a8f8804adf890c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3] (in _AWU_APR)  <a href="#ga6bb540368c275f65a8f8804adf890c6f">More...</a><br /></td></tr>
<tr class="separator:ga6bb540368c275f65a8f8804adf890c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edfa48316e450aaa370938de228fd25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0edfa48316e450aaa370938de228fd25">_BEEP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_b_e_e_p__t.html">BEEP_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0edfa48316e450aaa370938de228fd25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper struct/bit access.  <a href="#ga0edfa48316e450aaa370938de228fd25">More...</a><br /></td></tr>
<tr class="separator:ga0edfa48316e450aaa370938de228fd25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga986ddf0035c4ab7eb8a85a00108ed618">_BEEP_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register (BEEP_CSR)  <a href="#ga986ddf0035c4ab7eb8a85a00108ed618">More...</a><br /></td></tr>
<tr class="separator:ga986ddf0035c4ab7eb8a85a00108ed618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865e42dd546ae89cc22f516211414b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga865e42dd546ae89cc22f516211414b00">_BEEP_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x1F)</td></tr>
<tr class="memdesc:ga865e42dd546ae89cc22f516211414b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper control/status register reset value.  <a href="#ga865e42dd546ae89cc22f516211414b00">More...</a><br /></td></tr>
<tr class="separator:ga865e42dd546ae89cc22f516211414b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f5d4f192a09dabe0df309b578f9fbac">_BEEP_BEEPDIV</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4:0] (in _BEEP_CSR)  <a href="#ga1f5d4f192a09dabe0df309b578f9fbac">More...</a><br /></td></tr>
<tr class="separator:ga1f5d4f192a09dabe0df309b578f9fbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd56ee7d42ee7675038dc18c59c7d20f">_BEEP_BEEPDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [0] (in _BEEP_CSR)  <a href="#gacd56ee7d42ee7675038dc18c59c7d20f">More...</a><br /></td></tr>
<tr class="separator:gacd56ee7d42ee7675038dc18c59c7d20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabbf8b12d8d980bcf73abfe16a11fc509">_BEEP_BEEPDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [1] (in _BEEP_CSR)  <a href="#gabbf8b12d8d980bcf73abfe16a11fc509">More...</a><br /></td></tr>
<tr class="separator:gabbf8b12d8d980bcf73abfe16a11fc509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c30d9550287a6168beeedaaf6f1da57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4c30d9550287a6168beeedaaf6f1da57">_BEEP_BEEPDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4c30d9550287a6168beeedaaf6f1da57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [2] (in _BEEP_CSR)  <a href="#ga4c30d9550287a6168beeedaaf6f1da57">More...</a><br /></td></tr>
<tr class="separator:ga4c30d9550287a6168beeedaaf6f1da57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d42936f89310cf765f1d7e6d22ce3f9">_BEEP_BEEPDIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [3] (in _BEEP_CSR)  <a href="#ga9d42936f89310cf765f1d7e6d22ce3f9">More...</a><br /></td></tr>
<tr class="separator:ga9d42936f89310cf765f1d7e6d22ce3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga275be3d9b8d8a9b1385b063c1caceb31">_BEEP_BEEPDIV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper clock prescaler divider [4] (in _BEEP_CSR)  <a href="#ga275be3d9b8d8a9b1385b063c1caceb31">More...</a><br /></td></tr>
<tr class="separator:ga275be3d9b8d8a9b1385b063c1caceb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa12dae4e4d7cbddfd25e510ca17c6af9">_BEEP_BEEPEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper enable [0] (in _BEEP_CSR)  <a href="#gaa12dae4e4d7cbddfd25e510ca17c6af9">More...</a><br /></td></tr>
<tr class="separator:gaa12dae4e4d7cbddfd25e510ca17c6af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga63a5fddb16d70f2e1c7d40cc9ee710ae">_BEEP_BEEPSEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1:0] (in _BEEP_CSR)  <a href="#ga63a5fddb16d70f2e1c7d40cc9ee710ae">More...</a><br /></td></tr>
<tr class="separator:ga63a5fddb16d70f2e1c7d40cc9ee710ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga108fa0bdd9d214295ef17cbca1f66c79">_BEEP_BEEPSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [0] (in _BEEP_CSR)  <a href="#ga108fa0bdd9d214295ef17cbca1f66c79">More...</a><br /></td></tr>
<tr class="separator:ga108fa0bdd9d214295ef17cbca1f66c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2fef4d5f57efee65556946d4cc0bd0a4">_BEEP_BEEPSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Beeper frequency selection [1] (in _BEEP_CSR)  <a href="#ga2fef4d5f57efee65556946d4cc0bd0a4">More...</a><br /></td></tr>
<tr class="separator:ga2fef4d5f57efee65556946d4cc0bd0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e44ba356b97be27806db7f96ff527d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa9e44ba356b97be27806db7f96ff527d">_SPI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_s_p_i__t.html">SPI_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa9e44ba356b97be27806db7f96ff527d"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="#gaa9e44ba356b97be27806db7f96ff527d">More...</a><br /></td></tr>
<tr class="separator:gaa9e44ba356b97be27806db7f96ff527d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9d9fcc2e6142abdc27688f2499b9a4e4">_SPI_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 1.  <a href="#ga9d9fcc2e6142abdc27688f2499b9a4e4">More...</a><br /></td></tr>
<tr class="separator:ga9d9fcc2e6142abdc27688f2499b9a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4f025b4cd374f51e9374903e35ecd5bc">_SPI_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI control register 2.  <a href="#ga4f025b4cd374f51e9374903e35ecd5bc">More...</a><br /></td></tr>
<tr class="separator:ga4f025b4cd374f51e9374903e35ecd5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c616f7196030be4f144e5c85a5102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa86c616f7196030be4f144e5c85a5102">_SPI_ICR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaa86c616f7196030be4f144e5c85a5102"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI interrupt control register.  <a href="#gaa86c616f7196030be4f144e5c85a5102">More...</a><br /></td></tr>
<tr class="separator:gaa86c616f7196030be4f144e5c85a5102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bb3484d96be895cde965beae5cc3268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7bb3484d96be895cde965beae5cc3268">_SPI_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga7bb3484d96be895cde965beae5cc3268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI status register.  <a href="#ga7bb3484d96be895cde965beae5cc3268">More...</a><br /></td></tr>
<tr class="separator:ga7bb3484d96be895cde965beae5cc3268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46126584466df95dc574255363696bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga46126584466df95dc574255363696bf2">_SPI_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga46126584466df95dc574255363696bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI data register.  <a href="#ga46126584466df95dc574255363696bf2">More...</a><br /></td></tr>
<tr class="separator:ga46126584466df95dc574255363696bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393c498f4f0c95becd749a0aa3b83696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga393c498f4f0c95becd749a0aa3b83696">_SPI_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga393c498f4f0c95becd749a0aa3b83696"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 1 reset value.  <a href="#ga393c498f4f0c95becd749a0aa3b83696">More...</a><br /></td></tr>
<tr class="separator:ga393c498f4f0c95becd749a0aa3b83696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02528613772f477e86b6c3ffb660077a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02528613772f477e86b6c3ffb660077a">_SPI_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga02528613772f477e86b6c3ffb660077a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Control Register 2 reset value.  <a href="#ga02528613772f477e86b6c3ffb660077a">More...</a><br /></td></tr>
<tr class="separator:ga02528613772f477e86b6c3ffb660077a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe4d0dd3006f3ce3796cfebb7ece5940">_SPI_ICR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Interrupt Control Register reset value.  <a href="#gafe4d0dd3006f3ce3796cfebb7ece5940">More...</a><br /></td></tr>
<tr class="separator:gafe4d0dd3006f3ce3796cfebb7ece5940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6da01a65f0efbb1f0e085e2f6ea2801c">_SPI_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Status Register reset value.  <a href="#ga6da01a65f0efbb1f0e085e2f6ea2801c">More...</a><br /></td></tr>
<tr class="separator:ga6da01a65f0efbb1f0e085e2f6ea2801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f53557c4a46029ab6fe567505971566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f53557c4a46029ab6fe567505971566">_SPI_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0f53557c4a46029ab6fe567505971566"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Data Register reset value.  <a href="#ga0f53557c4a46029ab6fe567505971566">More...</a><br /></td></tr>
<tr class="separator:ga0f53557c4a46029ab6fe567505971566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdae03f63038888e54414d18e6dc4a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafdae03f63038888e54414d18e6dc4a71">_SPI_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafdae03f63038888e54414d18e6dc4a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock phase [0] (in _SPI_CR1)  <a href="#gafdae03f63038888e54414d18e6dc4a71">More...</a><br /></td></tr>
<tr class="separator:gafdae03f63038888e54414d18e6dc4a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafac7212013220a7560517068269dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabafac7212013220a7560517068269dc7">_SPI_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabafac7212013220a7560517068269dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Clock polarity [0] (in _SPI_CR1)  <a href="#gabafac7212013220a7560517068269dc7">More...</a><br /></td></tr>
<tr class="separator:gabafac7212013220a7560517068269dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590cdc011d5af04357b200ee5d072853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga590cdc011d5af04357b200ee5d072853">_SPI_MSTR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga590cdc011d5af04357b200ee5d072853"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master/slave selection [0] (in _SPI_CR1)  <a href="#ga590cdc011d5af04357b200ee5d072853">More...</a><br /></td></tr>
<tr class="separator:ga590cdc011d5af04357b200ee5d072853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29d1387ef9ecb5df0efe9f638b2c7e53">_SPI_BR</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2:0] (in _SPI_CR1)  <a href="#ga29d1387ef9ecb5df0efe9f638b2c7e53">More...</a><br /></td></tr>
<tr class="separator:ga29d1387ef9ecb5df0efe9f638b2c7e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8e9217d55d1508f3f77828066abc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaced8e9217d55d1508f3f77828066abc8">_SPI_BR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaced8e9217d55d1508f3f77828066abc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [0] (in _SPI_CR1)  <a href="#gaced8e9217d55d1508f3f77828066abc8">More...</a><br /></td></tr>
<tr class="separator:gaced8e9217d55d1508f3f77828066abc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb90fb7e168dd2ba355813654514062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5eb90fb7e168dd2ba355813654514062">_SPI_BR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5eb90fb7e168dd2ba355813654514062"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [1] (in _SPI_CR1)  <a href="#ga5eb90fb7e168dd2ba355813654514062">More...</a><br /></td></tr>
<tr class="separator:ga5eb90fb7e168dd2ba355813654514062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf8555e95e4d72041d5e1d97d829a69ee">_SPI_BR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Baudrate control [2] (in _SPI_CR1)  <a href="#gaf8555e95e4d72041d5e1d97d829a69ee">More...</a><br /></td></tr>
<tr class="separator:gaf8555e95e4d72041d5e1d97d829a69ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11650dff427722ee5c08bcdcf16adca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga11650dff427722ee5c08bcdcf16adca8">_SPI_SPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga11650dff427722ee5c08bcdcf16adca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable [0] (in _SPI_CR1)  <a href="#ga11650dff427722ee5c08bcdcf16adca8">More...</a><br /></td></tr>
<tr class="separator:ga11650dff427722ee5c08bcdcf16adca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3eef494f9f03378a89e462c960a9e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3eef494f9f03378a89e462c960a9e66">_SPI_LSBFIRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa3eef494f9f03378a89e462c960a9e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Frame format [0] (in _SPI_CR1)  <a href="#gaa3eef494f9f03378a89e462c960a9e66">More...</a><br /></td></tr>
<tr class="separator:gaa3eef494f9f03378a89e462c960a9e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6720afafc956dd8595b6309ae42dba59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6720afafc956dd8595b6309ae42dba59">_SPI_SSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6720afafc956dd8595b6309ae42dba59"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Internal slave select [0] (in _SPI_CR2)  <a href="#ga6720afafc956dd8595b6309ae42dba59">More...</a><br /></td></tr>
<tr class="separator:ga6720afafc956dd8595b6309ae42dba59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9f7f721c038b8e20043da9d9f110e8ae">_SPI_SSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Software slave management [0] (in _SPI_CR2)  <a href="#ga9f7f721c038b8e20043da9d9f110e8ae">More...</a><br /></td></tr>
<tr class="separator:ga9f7f721c038b8e20043da9d9f110e8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga115054d5fa9902d1dba1885c35c61ae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga115054d5fa9902d1dba1885c35c61ae5">_SPI_RXONLY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga115054d5fa9902d1dba1885c35c61ae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive only [0] (in _SPI_CR2)  <a href="#ga115054d5fa9902d1dba1885c35c61ae5">More...</a><br /></td></tr>
<tr class="separator:ga115054d5fa9902d1dba1885c35c61ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab83cc9c5e72e85943a314a1f6a2a39f3">_SPI_BDOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Input/Output enable in bidirectional mode [0] (in _SPI_CR2)  <a href="#gab83cc9c5e72e85943a314a1f6a2a39f3">More...</a><br /></td></tr>
<tr class="separator:gab83cc9c5e72e85943a314a1f6a2a39f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9bf354ded8e43dcdb8f7f3c072d706d">_SPI_BDM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Bidirectional data mode enable [0] (in _SPI_CR2)  <a href="#gad9bf354ded8e43dcdb8f7f3c072d706d">More...</a><br /></td></tr>
<tr class="separator:gad9bf354ded8e43dcdb8f7f3c072d706d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7d56cfd28a16aecdb2e1c3d3fef3508b">_SPI_WKIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup interrupt enable [0] (in _SPI_ICR)  <a href="#ga7d56cfd28a16aecdb2e1c3d3fef3508b">More...</a><br /></td></tr>
<tr class="separator:ga7d56cfd28a16aecdb2e1c3d3fef3508b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee02648305bc1b324462606db8f5939b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee02648305bc1b324462606db8f5939b">_SPI_ERRIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaee02648305bc1b324462606db8f5939b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Error interrupt enable [0] (in _SPI_ICR)  <a href="#gaee02648305bc1b324462606db8f5939b">More...</a><br /></td></tr>
<tr class="separator:gaee02648305bc1b324462606db8f5939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46be9708567520aa187ddb8129dc244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad46be9708567520aa187ddb8129dc244">_SPI_RXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad46be9708567520aa187ddb8129dc244"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Rx buffer not empty interrupt enable [0] (in _SPI_ICR)  <a href="#gad46be9708567520aa187ddb8129dc244">More...</a><br /></td></tr>
<tr class="separator:gad46be9708567520aa187ddb8129dc244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7749a7ff47588ab56507e4a96d1e6af0">_SPI_TXIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Tx buffer empty interrupt enable [0] (in _SPI_ICR)  <a href="#ga7749a7ff47588ab56507e4a96d1e6af0">More...</a><br /></td></tr>
<tr class="separator:ga7749a7ff47588ab56507e4a96d1e6af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990f024eb5fe894ef70ab923cb3674a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga990f024eb5fe894ef70ab923cb3674a0">_SPI_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga990f024eb5fe894ef70ab923cb3674a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Receive buffer not empty [0] (in _SPI_SR)  <a href="#ga990f024eb5fe894ef70ab923cb3674a0">More...</a><br /></td></tr>
<tr class="separator:ga990f024eb5fe894ef70ab923cb3674a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fb8783a598211f7c3ce97cdfe26522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72fb8783a598211f7c3ce97cdfe26522">_SPI_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga72fb8783a598211f7c3ce97cdfe26522"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Transmit buffer empty [0] (in _SPI_SR)  <a href="#ga72fb8783a598211f7c3ce97cdfe26522">More...</a><br /></td></tr>
<tr class="separator:ga72fb8783a598211f7c3ce97cdfe26522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9beb5a02fed03b6e733adba54c4410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac9beb5a02fed03b6e733adba54c4410e">_SPI_WKUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac9beb5a02fed03b6e733adba54c4410e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Wakeup flag [0] (in _SPI_SR)  <a href="#gac9beb5a02fed03b6e733adba54c4410e">More...</a><br /></td></tr>
<tr class="separator:gac9beb5a02fed03b6e733adba54c4410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16718c7cefad6ea5aae7872183d1d11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16718c7cefad6ea5aae7872183d1d11c">_SPI_MODF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga16718c7cefad6ea5aae7872183d1d11c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Mode fault [0] (in _SPI_SR)  <a href="#ga16718c7cefad6ea5aae7872183d1d11c">More...</a><br /></td></tr>
<tr class="separator:ga16718c7cefad6ea5aae7872183d1d11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb1a438d449f1c27dfc5106a1b984a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb1a438d449f1c27dfc5106a1b984a30">_SPI_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gacb1a438d449f1c27dfc5106a1b984a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Overrun flag [0] (in _SPI_SR)  <a href="#gacb1a438d449f1c27dfc5106a1b984a30">More...</a><br /></td></tr>
<tr class="separator:gacb1a438d449f1c27dfc5106a1b984a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1a571af4d823f1372acde769c8e368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee1a571af4d823f1372acde769c8e368">_SPI_BSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaee1a571af4d823f1372acde769c8e368"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Busy flag [0] (in _SPI_SR)  <a href="#gaee1a571af4d823f1372acde769c8e368">More...</a><br /></td></tr>
<tr class="separator:gaee1a571af4d823f1372acde769c8e368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434952edf35361b67df1e7c003cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga652434952edf35361b67df1e7c003cf1">_I2C</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i2_c__t.html">I2C_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td></tr>
<tr class="memdesc:ga652434952edf35361b67df1e7c003cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="#ga652434952edf35361b67df1e7c003cf1">More...</a><br /></td></tr>
<tr class="separator:ga652434952edf35361b67df1e7c003cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f2931a5b93d432193b1c694ff8a30b9">_I2C_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1.  <a href="#ga6f2931a5b93d432193b1c694ff8a30b9">More...</a><br /></td></tr>
<tr class="separator:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">_I2C_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2.  <a href="#ga70111f44c2d04e68b193ccd1ea2c0fe6">More...</a><br /></td></tr>
<tr class="separator:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf8d48c46a717b1cee08069dbc9903ad6">_I2C_FREQR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register.  <a href="#gaf8d48c46a717b1cee08069dbc9903ad6">More...</a><br /></td></tr>
<tr class="separator:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad54b1e15a1e7d472512cd44a53b1ffeb">_I2C_OAR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte.  <a href="#gad54b1e15a1e7d472512cd44a53b1ffeb">More...</a><br /></td></tr>
<tr class="separator:gad54b1e15a1e7d472512cd44a53b1ffeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d64888be43da117a63d2b33ded17214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7d64888be43da117a63d2b33ded17214">_I2C_OAR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga7d64888be43da117a63d2b33ded17214"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte.  <a href="#ga7d64888be43da117a63d2b33ded17214">More...</a><br /></td></tr>
<tr class="separator:ga7d64888be43da117a63d2b33ded17214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45dcbcb2121e463c3988d921ba365200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga45dcbcb2121e463c3988d921ba365200">_I2C_OAR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga45dcbcb2121e463c3988d921ba365200"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2.  <a href="#ga45dcbcb2121e463c3988d921ba365200">More...</a><br /></td></tr>
<tr class="separator:ga45dcbcb2121e463c3988d921ba365200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8918e9208528a94e457c29fcb46db4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8918e9208528a94e457c29fcb46db4f">_I2C_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gae8918e9208528a94e457c29fcb46db4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register.  <a href="#gae8918e9208528a94e457c29fcb46db4f">More...</a><br /></td></tr>
<tr class="separator:gae8918e9208528a94e457c29fcb46db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a2eb9d4c886151585978f66fd80f4d2">_I2C_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1.  <a href="#ga9a2eb9d4c886151585978f66fd80f4d2">More...</a><br /></td></tr>
<tr class="separator:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c89059c4294e39a47011444ae4a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe3c89059c4294e39a47011444ae4a29">_I2C_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafe3c89059c4294e39a47011444ae4a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2.  <a href="#gafe3c89059c4294e39a47011444ae4a29">More...</a><br /></td></tr>
<tr class="separator:gafe3c89059c4294e39a47011444ae4a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab223d9454cd6f0158a216a4b9bbb9027">_I2C_SR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab223d9454cd6f0158a216a4b9bbb9027"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3.  <a href="#gab223d9454cd6f0158a216a4b9bbb9027">More...</a><br /></td></tr>
<tr class="separator:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3136622895b986271aba1e3a4d4c0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3136622895b986271aba1e3a4d4c0f0">_I2C_ITR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad3136622895b986271aba1e3a4d4c0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register.  <a href="#gad3136622895b986271aba1e3a4d4c0f0">More...</a><br /></td></tr>
<tr class="separator:gad3136622895b986271aba1e3a4d4c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff34045e4691af531348744328f8f19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff34045e4691af531348744328f8f19a">_I2C_CCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaff34045e4691af531348744328f8f19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte.  <a href="#gaff34045e4691af531348744328f8f19a">More...</a><br /></td></tr>
<tr class="separator:gaff34045e4691af531348744328f8f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1a166db6841a2da3b5326a1c85d2dae">_I2C_CCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad1a166db6841a2da3b5326a1c85d2dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte.  <a href="#gad1a166db6841a2da3b5326a1c85d2dae">More...</a><br /></td></tr>
<tr class="separator:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f31047ebb9762715495558836fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga618f31047ebb9762715495558836fc5f">_I2C_TRISER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga618f31047ebb9762715495558836fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register.  <a href="#ga618f31047ebb9762715495558836fc5f">More...</a><br /></td></tr>
<tr class="separator:ga618f31047ebb9762715495558836fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717418aca058678340babf80920fcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga717418aca058678340babf80920fcd48">_I2C_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga717418aca058678340babf80920fcd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 reset value.  <a href="#ga717418aca058678340babf80920fcd48">More...</a><br /></td></tr>
<tr class="separator:ga717418aca058678340babf80920fcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">_I2C_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 reset value.  <a href="#ga0d83eb7669d4e4248be3dfe4ec60bfbc">More...</a><br /></td></tr>
<tr class="separator:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e29ba197771d0483a654ffd555d6ef7">_I2C_FREQR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4e29ba197771d0483a654ffd555d6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register reset value.  <a href="#ga4e29ba197771d0483a654ffd555d6ef7">More...</a><br /></td></tr>
<tr class="separator:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga271efecc19ade61af8495b9b9567bcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga271efecc19ade61af8495b9b9567bcf2">_I2C_OAR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga271efecc19ade61af8495b9b9567bcf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 low byte reset value.  <a href="#ga271efecc19ade61af8495b9b9567bcf2">More...</a><br /></td></tr>
<tr class="separator:ga271efecc19ade61af8495b9b9567bcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf264a7ecc47b81208274d51326022b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf264a7ecc47b81208274d51326022b32">_I2C_OAR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf264a7ecc47b81208274d51326022b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 1 high byte reset value.  <a href="#gaf264a7ecc47b81208274d51326022b32">More...</a><br /></td></tr>
<tr class="separator:gaf264a7ecc47b81208274d51326022b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa29ed4a665d60b19d11202fa88552b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2aa29ed4a665d60b19d11202fa88552b">_I2C_OAR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2aa29ed4a665d60b19d11202fa88552b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register 2 reset value.  <a href="#ga2aa29ed4a665d60b19d11202fa88552b">More...</a><br /></td></tr>
<tr class="separator:ga2aa29ed4a665d60b19d11202fa88552b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">_I2C_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register reset value.  <a href="#gad54a55d3f2d409dad7434aa1aa9ba0c4">More...</a><br /></td></tr>
<tr class="separator:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2867dfbe04d633919aa334bc17315b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab2867dfbe04d633919aa334bc17315b6">_I2C_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2867dfbe04d633919aa334bc17315b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 reset value.  <a href="#gab2867dfbe04d633919aa334bc17315b6">More...</a><br /></td></tr>
<tr class="separator:gab2867dfbe04d633919aa334bc17315b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40504a91b659f709803ec2c644c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed40504a91b659f709803ec2c644c9ed">_I2C_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaed40504a91b659f709803ec2c644c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 reset value.  <a href="#gaed40504a91b659f709803ec2c644c9ed">More...</a><br /></td></tr>
<tr class="separator:gaed40504a91b659f709803ec2c644c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1104c7b3464a5cc2e608fc1efe01f977">_I2C_SR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 reset value.  <a href="#ga1104c7b3464a5cc2e608fc1efe01f977">More...</a><br /></td></tr>
<tr class="separator:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga145eedd92c93ccc2bdaba27220e447c3">_I2C_ITR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga145eedd92c93ccc2bdaba27220e447c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register reset value.  <a href="#ga145eedd92c93ccc2bdaba27220e447c3">More...</a><br /></td></tr>
<tr class="separator:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d600a878a58f3ce77af6502787d9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d600a878a58f3ce77af6502787d9db5">_I2C_CCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d600a878a58f3ce77af6502787d9db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte reset value.  <a href="#ga0d600a878a58f3ce77af6502787d9db5">More...</a><br /></td></tr>
<tr class="separator:ga0d600a878a58f3ce77af6502787d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195eafb353b4fa0fb318321b94074cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3195eafb353b4fa0fb318321b94074cb">_I2C_CCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3195eafb353b4fa0fb318321b94074cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte reset value.  <a href="#ga3195eafb353b4fa0fb318321b94074cb">More...</a><br /></td></tr>
<tr class="separator:ga3195eafb353b4fa0fb318321b94074cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bc8f4690acc04eb606cad04b7915fa5">_I2C_TRISER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register reset value.  <a href="#ga6bc8f4690acc04eb606cad04b7915fa5">More...</a><br /></td></tr>
<tr class="separator:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a7a84abec743aa32095c0df072f20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95a7a84abec743aa32095c0df072f20b">_I2C_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga95a7a84abec743aa32095c0df072f20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral enable [0] (in _I2C_CR1)  <a href="#ga95a7a84abec743aa32095c0df072f20b">More...</a><br /></td></tr>
<tr class="separator:ga95a7a84abec743aa32095c0df072f20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8cb9aad2dd24552d98c70f04f67029ff">_I2C_ENGC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call enable [0] (in _I2C_CR1)  <a href="#ga8cb9aad2dd24552d98c70f04f67029ff">More...</a><br /></td></tr>
<tr class="separator:ga8cb9aad2dd24552d98c70f04f67029ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48725c10fe5a409e73f4884c05c86c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae48725c10fe5a409e73f4884c05c86c4">_I2C_NOSTRETCH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae48725c10fe5a409e73f4884c05c86c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock stretching disable (Slave mode) [0] (in _I2C_CR1)  <a href="#gae48725c10fe5a409e73f4884c05c86c4">More...</a><br /></td></tr>
<tr class="separator:gae48725c10fe5a409e73f4884c05c86c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5974cda6843dd1976707f906685ae280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5974cda6843dd1976707f906685ae280">_I2C_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5974cda6843dd1976707f906685ae280"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start generation [0] (in _I2C_CR2)  <a href="#ga5974cda6843dd1976707f906685ae280">More...</a><br /></td></tr>
<tr class="separator:ga5974cda6843dd1976707f906685ae280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad00fcd831057083b2bdcaa421851b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad00fcd831057083b2bdcaa421851b3f">_I2C_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaad00fcd831057083b2bdcaa421851b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop generation [0] (in _I2C_CR2)  <a href="#gaad00fcd831057083b2bdcaa421851b3f">More...</a><br /></td></tr>
<tr class="separator:gaad00fcd831057083b2bdcaa421851b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f10fd666beebf60ad4238342168f7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5f10fd666beebf60ad4238342168f7d3">_I2C_ACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5f10fd666beebf60ad4238342168f7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge enable [0] (in _I2C_CR2)  <a href="#ga5f10fd666beebf60ad4238342168f7d3">More...</a><br /></td></tr>
<tr class="separator:ga5f10fd666beebf60ad4238342168f7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0cd16b0715782ebafbad9fb6004367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a0cd16b0715782ebafbad9fb6004367">_I2C_POS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3a0cd16b0715782ebafbad9fb6004367"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge position (for data reception) [0] (in _I2C_CR2)  <a href="#ga3a0cd16b0715782ebafbad9fb6004367">More...</a><br /></td></tr>
<tr class="separator:ga3a0cd16b0715782ebafbad9fb6004367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af662d9b8b4be95c17333d505609841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0af662d9b8b4be95c17333d505609841">_I2C_SWRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0af662d9b8b4be95c17333d505609841"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Software reset [0] (in _I2C_CR2)  <a href="#ga0af662d9b8b4be95c17333d505609841">More...</a><br /></td></tr>
<tr class="separator:ga0af662d9b8b4be95c17333d505609841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac5ad0e2ce4a3f81b95785c5191e4c2bc">_I2C_FREQ</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5:0] (in _I2C_FREQR)  <a href="#gac5ad0e2ce4a3f81b95785c5191e4c2bc">More...</a><br /></td></tr>
<tr class="separator:gac5ad0e2ce4a3f81b95785c5191e4c2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f6ae1e4190881a6cbb440f330eea14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga95f6ae1e4190881a6cbb440f330eea14">_I2C_FREQ0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga95f6ae1e4190881a6cbb440f330eea14"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [0] (in _I2C_FREQR)  <a href="#ga95f6ae1e4190881a6cbb440f330eea14">More...</a><br /></td></tr>
<tr class="separator:ga95f6ae1e4190881a6cbb440f330eea14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad671f118c7b9064f9acf0696a7f617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ad671f118c7b9064f9acf0696a7f617">_I2C_FREQ1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1ad671f118c7b9064f9acf0696a7f617"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [1] (in _I2C_FREQR)  <a href="#ga1ad671f118c7b9064f9acf0696a7f617">More...</a><br /></td></tr>
<tr class="separator:ga1ad671f118c7b9064f9acf0696a7f617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736a1a842a3cb7bd919b60d48563981a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga736a1a842a3cb7bd919b60d48563981a">_I2C_FREQ2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga736a1a842a3cb7bd919b60d48563981a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [2] (in _I2C_FREQR)  <a href="#ga736a1a842a3cb7bd919b60d48563981a">More...</a><br /></td></tr>
<tr class="separator:ga736a1a842a3cb7bd919b60d48563981a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167bf5aa087cb5acd504f4faff98058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac167bf5aa087cb5acd504f4faff98058">_I2C_FREQ3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac167bf5aa087cb5acd504f4faff98058"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [3] (in _I2C_FREQR)  <a href="#gac167bf5aa087cb5acd504f4faff98058">More...</a><br /></td></tr>
<tr class="separator:gac167bf5aa087cb5acd504f4faff98058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaebd48190bdd6f6565b61e3ebe9c635eb">_I2C_FREQ4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [4] (in _I2C_FREQR)  <a href="#gaebd48190bdd6f6565b61e3ebe9c635eb">More...</a><br /></td></tr>
<tr class="separator:gaebd48190bdd6f6565b61e3ebe9c635eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced88d1049953f40f92df6a0f48c596c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaced88d1049953f40f92df6a0f48c596c">_I2C_FREQ5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaced88d1049953f40f92df6a0f48c596c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5] (in _I2C_FREQR)  <a href="#gaced88d1049953f40f92df6a0f48c596c">More...</a><br /></td></tr>
<tr class="separator:gaced88d1049953f40f92df6a0f48c596c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74079923773482929982cf773558b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad74079923773482929982cf773558b54">_I2C_ADD1_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad74079923773482929982cf773558b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [0] (in 10-bit address mode) (in _I2C_OAR1L)  <a href="#gad74079923773482929982cf773558b54">More...</a><br /></td></tr>
<tr class="separator:gad74079923773482929982cf773558b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d7fdcc799e0145c70e9750b22e1855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab8d7fdcc799e0145c70e9750b22e1855">_I2C_ADD1_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab8d7fdcc799e0145c70e9750b22e1855"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [1] (in _I2C_OAR1L)  <a href="#gab8d7fdcc799e0145c70e9750b22e1855">More...</a><br /></td></tr>
<tr class="separator:gab8d7fdcc799e0145c70e9750b22e1855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8763c05c6ffa3a1eff1cf0e65685bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d8763c05c6ffa3a1eff1cf0e65685bd">_I2C_ADD1_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d8763c05c6ffa3a1eff1cf0e65685bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [2] (in _I2C_OAR1L)  <a href="#ga8d8763c05c6ffa3a1eff1cf0e65685bd">More...</a><br /></td></tr>
<tr class="separator:ga8d8763c05c6ffa3a1eff1cf0e65685bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85917da3a971b4e748122dcb62f5b8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga85917da3a971b4e748122dcb62f5b8d1">_I2C_ADD1_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga85917da3a971b4e748122dcb62f5b8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [3] (in _I2C_OAR1L)  <a href="#ga85917da3a971b4e748122dcb62f5b8d1">More...</a><br /></td></tr>
<tr class="separator:ga85917da3a971b4e748122dcb62f5b8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0cf8080e36e6988903339c8c86a203c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0cf8080e36e6988903339c8c86a203c">_I2C_ADD1_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab0cf8080e36e6988903339c8c86a203c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [4] (in _I2C_OAR1L)  <a href="#gab0cf8080e36e6988903339c8c86a203c">More...</a><br /></td></tr>
<tr class="separator:gab0cf8080e36e6988903339c8c86a203c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388102c27d3535c31920000a17af1237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga388102c27d3535c31920000a17af1237">_I2C_ADD1_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga388102c27d3535c31920000a17af1237"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [5] (in _I2C_OAR1L)  <a href="#ga388102c27d3535c31920000a17af1237">More...</a><br /></td></tr>
<tr class="separator:ga388102c27d3535c31920000a17af1237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056b1cd46407f531fd12e1b8a8f4f000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga056b1cd46407f531fd12e1b8a8f4f000">_I2C_ADD1_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga056b1cd46407f531fd12e1b8a8f4f000"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [6] (in _I2C_OAR1L)  <a href="#ga056b1cd46407f531fd12e1b8a8f4f000">More...</a><br /></td></tr>
<tr class="separator:ga056b1cd46407f531fd12e1b8a8f4f000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8123b483ce49791b2a52bef5eeb45ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8123b483ce49791b2a52bef5eeb45ce">_I2C_ADD1_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac8123b483ce49791b2a52bef5eeb45ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [7] (in _I2C_OAR1L)  <a href="#gac8123b483ce49791b2a52bef5eeb45ce">More...</a><br /></td></tr>
<tr class="separator:gac8123b483ce49791b2a52bef5eeb45ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f7d9eb11720bae7a78d298cb0ffb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b5f7d9eb11720bae7a78d298cb0ffb1">_I2C_ADD1_8_9</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3b5f7d9eb11720bae7a78d298cb0ffb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [9:8] (in 10-bit address mode) (in _I2C_OAR1H)  <a href="#ga3b5f7d9eb11720bae7a78d298cb0ffb1">More...</a><br /></td></tr>
<tr class="separator:ga3b5f7d9eb11720bae7a78d298cb0ffb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6bc4096625ebdf639474fd1044694d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6bc4096625ebdf639474fd1044694d2">_I2C_ADD1_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf6bc4096625ebdf639474fd1044694d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [8] (in _I2C_OAR1H)  <a href="#gaf6bc4096625ebdf639474fd1044694d2">More...</a><br /></td></tr>
<tr class="separator:gaf6bc4096625ebdf639474fd1044694d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0c68a992d4cbdbbe1add5ad4212b4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf0c68a992d4cbdbbe1add5ad4212b4a">_I2C_ADD1_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadf0c68a992d4cbdbbe1add5ad4212b4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 1 [9] (in _I2C_OAR1H)  <a href="#gadf0c68a992d4cbdbbe1add5ad4212b4a">More...</a><br /></td></tr>
<tr class="separator:gadf0c68a992d4cbdbbe1add5ad4212b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e54c0bbaa290c21c460a327e57bc17f">_I2C_ADDCONF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address mode configuration [0] (in _I2C_OAR1H)  <a href="#ga2e54c0bbaa290c21c460a327e57bc17f">More...</a><br /></td></tr>
<tr class="separator:ga2e54c0bbaa290c21c460a327e57bc17f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5382660fab56b52d48f63bf7e79a3bbd">_I2C_ADDMODE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 7-/10-bit addressing mode (Slave mode) [0] (in _I2C_OAR1H)  <a href="#ga5382660fab56b52d48f63bf7e79a3bbd">More...</a><br /></td></tr>
<tr class="separator:ga5382660fab56b52d48f63bf7e79a3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c4e3d82048998b1402ab62d838727f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c4e3d82048998b1402ab62d838727f9">_I2C_ENDUAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7c4e3d82048998b1402ab62d838727f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Dual addressing mode enable (in _I2C_OAR2)  <a href="#ga7c4e3d82048998b1402ab62d838727f9">More...</a><br /></td></tr>
<tr class="separator:ga7c4e3d82048998b1402ab62d838727f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd8174c06d2758e63ec6a39be081dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9bd8174c06d2758e63ec6a39be081dc6">_I2C_ADD2_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga9bd8174c06d2758e63ec6a39be081dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [1] (in _I2C_OAR2)  <a href="#ga9bd8174c06d2758e63ec6a39be081dc6">More...</a><br /></td></tr>
<tr class="separator:ga9bd8174c06d2758e63ec6a39be081dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4114eea6d4a039409c90f1987515d6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4114eea6d4a039409c90f1987515d6cc">_I2C_ADD2_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4114eea6d4a039409c90f1987515d6cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [2] (in _I2C_OAR2)  <a href="#ga4114eea6d4a039409c90f1987515d6cc">More...</a><br /></td></tr>
<tr class="separator:ga4114eea6d4a039409c90f1987515d6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7e499f7202627702d1538e5b3b28e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf7e499f7202627702d1538e5b3b28e9">_I2C_ADD2_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaaf7e499f7202627702d1538e5b3b28e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [3] (in _I2C_OAR2)  <a href="#gaaf7e499f7202627702d1538e5b3b28e9">More...</a><br /></td></tr>
<tr class="separator:gaaf7e499f7202627702d1538e5b3b28e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90a9fc3c780a3b6e0325d9107cfd5d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90a9fc3c780a3b6e0325d9107cfd5d4c">_I2C_ADD2_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga90a9fc3c780a3b6e0325d9107cfd5d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [4] (in _I2C_OAR2)  <a href="#ga90a9fc3c780a3b6e0325d9107cfd5d4c">More...</a><br /></td></tr>
<tr class="separator:ga90a9fc3c780a3b6e0325d9107cfd5d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a7bc06d8ab5352480bf835a2b16beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga29a7bc06d8ab5352480bf835a2b16beb">_I2C_ADD2_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga29a7bc06d8ab5352480bf835a2b16beb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [5] (in _I2C_OAR2)  <a href="#ga29a7bc06d8ab5352480bf835a2b16beb">More...</a><br /></td></tr>
<tr class="separator:ga29a7bc06d8ab5352480bf835a2b16beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffd94fbcf8c7983666d2fd9717ee48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ffd94fbcf8c7983666d2fd9717ee48e">_I2C_ADD2_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9ffd94fbcf8c7983666d2fd9717ee48e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [6] (in _I2C_OAR2)  <a href="#ga9ffd94fbcf8c7983666d2fd9717ee48e">More...</a><br /></td></tr>
<tr class="separator:ga9ffd94fbcf8c7983666d2fd9717ee48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc9e97f11e78cd7d8a053afc9b7ac77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6dc9e97f11e78cd7d8a053afc9b7ac77">_I2C_ADD2_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6dc9e97f11e78cd7d8a053afc9b7ac77"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address 2 [7] (in _I2C_OAR2)  <a href="#ga6dc9e97f11e78cd7d8a053afc9b7ac77">More...</a><br /></td></tr>
<tr class="separator:ga6dc9e97f11e78cd7d8a053afc9b7ac77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga933f1e6be59e9a0e3d8270b01403b15f">_I2C_SB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start bit (Master mode) [0] (in _I2C_SR1)  <a href="#ga933f1e6be59e9a0e3d8270b01403b15f">More...</a><br /></td></tr>
<tr class="separator:ga933f1e6be59e9a0e3d8270b01403b15f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafec2ed9ce57bef72fc74c146a46d9b3c">_I2C_ADDR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address sent (Master mode) / matched (Slave mode) [0] (in _I2C_SR1)  <a href="#gafec2ed9ce57bef72fc74c146a46d9b3c">More...</a><br /></td></tr>
<tr class="separator:gafec2ed9ce57bef72fc74c146a46d9b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53543c795e564534bcd9d78522481f35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53543c795e564534bcd9d78522481f35">_I2C_BTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga53543c795e564534bcd9d78522481f35"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Byte transfer finished [0] (in _I2C_SR1)  <a href="#ga53543c795e564534bcd9d78522481f35">More...</a><br /></td></tr>
<tr class="separator:ga53543c795e564534bcd9d78522481f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db55dc7a535ebcb9014135db25c374d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2db55dc7a535ebcb9014135db25c374d">_I2C_ADD10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2db55dc7a535ebcb9014135db25c374d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 10-bit header sent (Master mode) [0] (in _I2C_SR1)  <a href="#ga2db55dc7a535ebcb9014135db25c374d">More...</a><br /></td></tr>
<tr class="separator:ga2db55dc7a535ebcb9014135db25c374d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1cd8af28eb094b6db82ecdbdd7ceacb">_I2C_STOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop detection (Slave mode) [0] (in _I2C_SR1)  <a href="#gad1cd8af28eb094b6db82ecdbdd7ceacb">More...</a><br /></td></tr>
<tr class="separator:gad1cd8af28eb094b6db82ecdbdd7ceacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0ef584f3e1e3ecb8b3d53995e8f99e6c">_I2C_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register not empty (receivers) [0] (in _I2C_SR1)  <a href="#ga0ef584f3e1e3ecb8b3d53995e8f99e6c">More...</a><br /></td></tr>
<tr class="separator:ga0ef584f3e1e3ecb8b3d53995e8f99e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03291e5b89e0c7bbf2da92b27026ce03">_I2C_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register empty (transmitters) [0] (in _I2C_SR1)  <a href="#ga03291e5b89e0c7bbf2da92b27026ce03">More...</a><br /></td></tr>
<tr class="separator:ga03291e5b89e0c7bbf2da92b27026ce03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0cf440dc86ef78b04eda812ee77a4db8">_I2C_BERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus error [0] (in _I2C_SR2)  <a href="#ga0cf440dc86ef78b04eda812ee77a4db8">More...</a><br /></td></tr>
<tr class="separator:ga0cf440dc86ef78b04eda812ee77a4db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac7d08dcc18604b3da2397d4d2a69ed32">_I2C_ARLO</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Arbitration lost (Master mode) [0] (in _I2C_SR2)  <a href="#gac7d08dcc18604b3da2397d4d2a69ed32">More...</a><br /></td></tr>
<tr class="separator:gac7d08dcc18604b3da2397d4d2a69ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad92ddb67ea08324cc0e55eb41d5f332">_I2C_AF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge failure [0] (in _I2C_SR2)  <a href="#gaad92ddb67ea08324cc0e55eb41d5f332">More...</a><br /></td></tr>
<tr class="separator:gaad92ddb67ea08324cc0e55eb41d5f332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e36035f1f50835aed5f41268b75effa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3e36035f1f50835aed5f41268b75effa">_I2C_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3e36035f1f50835aed5f41268b75effa"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Overrun/underrun [0] (in _I2C_SR2)  <a href="#ga3e36035f1f50835aed5f41268b75effa">More...</a><br /></td></tr>
<tr class="separator:ga3e36035f1f50835aed5f41268b75effa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8b03bacfb7491227a40b3a03e805d5c">_I2C_WUFH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Wakeup from Halt [0] (in _I2C_SR2)  <a href="#gaa8b03bacfb7491227a40b3a03e805d5c">More...</a><br /></td></tr>
<tr class="separator:gaa8b03bacfb7491227a40b3a03e805d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga42d84bccdcacaae798b5e1ec3f41295c">_I2C_MSL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master/Slave [0] (in _I2C_SR3)  <a href="#ga42d84bccdcacaae798b5e1ec3f41295c">More...</a><br /></td></tr>
<tr class="separator:ga42d84bccdcacaae798b5e1ec3f41295c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga100568139d23d25edeebcd8276c268b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga100568139d23d25edeebcd8276c268b5">_I2C_BUSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga100568139d23d25edeebcd8276c268b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus busy [0] (in _I2C_SR3)  <a href="#ga100568139d23d25edeebcd8276c268b5">More...</a><br /></td></tr>
<tr class="separator:ga100568139d23d25edeebcd8276c268b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga69886fb2d17dc0999773012d6fc1d7ba">_I2C_TRA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Transmitter/Receiver [0] (in _I2C_SR3)  <a href="#ga69886fb2d17dc0999773012d6fc1d7ba">More...</a><br /></td></tr>
<tr class="separator:ga69886fb2d17dc0999773012d6fc1d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d13882fca723a94bb57fbd340a5052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga46d13882fca723a94bb57fbd340a5052">_I2C_GENCALL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga46d13882fca723a94bb57fbd340a5052"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call header (Slave mode) [0] (in _I2C_SR3)  <a href="#ga46d13882fca723a94bb57fbd340a5052">More...</a><br /></td></tr>
<tr class="separator:ga46d13882fca723a94bb57fbd340a5052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e9af49d78b99c63f1547ea6f915ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga22e9af49d78b99c63f1547ea6f915ee0">_I2C_DUALF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga22e9af49d78b99c63f1547ea6f915ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dual flag (Slave mode) [0] (in _I2C_SR3)  <a href="#ga22e9af49d78b99c63f1547ea6f915ee0">More...</a><br /></td></tr>
<tr class="separator:ga22e9af49d78b99c63f1547ea6f915ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa724111e3530219a0f83506cb6bf53f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa724111e3530219a0f83506cb6bf53f">_I2C_ITERREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa724111e3530219a0f83506cb6bf53f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Error interrupt enable [0] (in _I2C_ITR)  <a href="#gaaa724111e3530219a0f83506cb6bf53f">More...</a><br /></td></tr>
<tr class="separator:gaaa724111e3530219a0f83506cb6bf53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6232f19cef14f036bdfc469015753e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c6232f19cef14f036bdfc469015753e">_I2C_ITEVTEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7c6232f19cef14f036bdfc469015753e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Event interrupt enable [0] (in _I2C_ITR)  <a href="#ga7c6232f19cef14f036bdfc469015753e">More...</a><br /></td></tr>
<tr class="separator:ga7c6232f19cef14f036bdfc469015753e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aba63c6484519eae12c65ab88a1e34c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1aba63c6484519eae12c65ab88a1e34c">_I2C_ITBUFEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1aba63c6484519eae12c65ab88a1e34c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Buffer interrupt enable [0] (in _I2C_ITR)  <a href="#ga1aba63c6484519eae12c65ab88a1e34c">More...</a><br /></td></tr>
<tr class="separator:ga1aba63c6484519eae12c65ab88a1e34c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647863aae58e7ca9f44386c7c546ce36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga647863aae58e7ca9f44386c7c546ce36">_I2C_CCR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga647863aae58e7ca9f44386c7c546ce36"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3:0] (in _I2C_CCRH)  <a href="#ga647863aae58e7ca9f44386c7c546ce36">More...</a><br /></td></tr>
<tr class="separator:ga647863aae58e7ca9f44386c7c546ce36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabbe41cedfd3e4c0dba2a7f255e2589e1">_I2C_CCR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [0] (in _I2C_CCRH)  <a href="#gabbe41cedfd3e4c0dba2a7f255e2589e1">More...</a><br /></td></tr>
<tr class="separator:gabbe41cedfd3e4c0dba2a7f255e2589e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdbe561594eaf8b55e86f14690d079d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacdbe561594eaf8b55e86f14690d079d9">_I2C_CCR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacdbe561594eaf8b55e86f14690d079d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [1] (in _I2C_CCRH)  <a href="#gacdbe561594eaf8b55e86f14690d079d9">More...</a><br /></td></tr>
<tr class="separator:gacdbe561594eaf8b55e86f14690d079d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414c94f1f0220d3cd0a3868708a5002a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga414c94f1f0220d3cd0a3868708a5002a">_I2C_CCR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga414c94f1f0220d3cd0a3868708a5002a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [2] (in _I2C_CCRH)  <a href="#ga414c94f1f0220d3cd0a3868708a5002a">More...</a><br /></td></tr>
<tr class="separator:ga414c94f1f0220d3cd0a3868708a5002a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b449292ae8f0abd8495c31e6692458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25b449292ae8f0abd8495c31e6692458">_I2C_CCR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga25b449292ae8f0abd8495c31e6692458"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3] (in _I2C_CCRH)  <a href="#ga25b449292ae8f0abd8495c31e6692458">More...</a><br /></td></tr>
<tr class="separator:ga25b449292ae8f0abd8495c31e6692458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d3b33a09349eb7c6749e84e36c684d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4d3b33a09349eb7c6749e84e36c684d">_I2C_DUTY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac4d3b33a09349eb7c6749e84e36c684d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Fast mode duty cycle [0] (in _I2C_CCRH)  <a href="#gac4d3b33a09349eb7c6749e84e36c684d">More...</a><br /></td></tr>
<tr class="separator:gac4d3b33a09349eb7c6749e84e36c684d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90726473129b9bcc6b1f2f48dee0aa94">_I2C_FS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection [0] (in _I2C_CCRH)  <a href="#ga90726473129b9bcc6b1f2f48dee0aa94">More...</a><br /></td></tr>
<tr class="separator:ga90726473129b9bcc6b1f2f48dee0aa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3b1445c3e4baf23dfc61b272a2941d0a">_I2C_TRISE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5:0] (in _I2C_TRISER)  <a href="#ga3b1445c3e4baf23dfc61b272a2941d0a">More...</a><br /></td></tr>
<tr class="separator:ga3b1445c3e4baf23dfc61b272a2941d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c212b53720d8222ef3f7a86c1770aeb">_I2C_TRISE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [0] (in _I2C_TRISER)  <a href="#ga6c212b53720d8222ef3f7a86c1770aeb">More...</a><br /></td></tr>
<tr class="separator:ga6c212b53720d8222ef3f7a86c1770aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaafbfa1873f8bc86f4cfffc59da359a44">_I2C_TRISE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [1] (in _I2C_TRISER)  <a href="#gaafbfa1873f8bc86f4cfffc59da359a44">More...</a><br /></td></tr>
<tr class="separator:gaafbfa1873f8bc86f4cfffc59da359a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1fd56182768a892581622a1815532c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac1fd56182768a892581622a1815532c2">_I2C_TRISE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac1fd56182768a892581622a1815532c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [2] (in _I2C_TRISER)  <a href="#gac1fd56182768a892581622a1815532c2">More...</a><br /></td></tr>
<tr class="separator:gac1fd56182768a892581622a1815532c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacead072c459febecb1e58c9c2b7cc89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacead072c459febecb1e58c9c2b7cc89c">_I2C_TRISE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacead072c459febecb1e58c9c2b7cc89c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [3] (in _I2C_TRISER)  <a href="#gacead072c459febecb1e58c9c2b7cc89c">More...</a><br /></td></tr>
<tr class="separator:gacead072c459febecb1e58c9c2b7cc89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga04a0b430f2e98bb38aebcf3a65d8a98a">_I2C_TRISE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [4] (in _I2C_TRISER)  <a href="#ga04a0b430f2e98bb38aebcf3a65d8a98a">More...</a><br /></td></tr>
<tr class="separator:ga04a0b430f2e98bb38aebcf3a65d8a98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b75503d00953908984970f06476131"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab9b75503d00953908984970f06476131">_I2C_TRISE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab9b75503d00953908984970f06476131"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5] (in _I2C_TRISER)  <a href="#gab9b75503d00953908984970f06476131">More...</a><br /></td></tr>
<tr class="separator:gab9b75503d00953908984970f06476131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga721f8180518da65e41da9183b51e3e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga721f8180518da65e41da9183b51e3e8f">_USART</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_u_s_a_r_t__t.html">USART_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>)</td></tr>
<tr class="memdesc:ga721f8180518da65e41da9183b51e3e8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART struct/bit access.  <a href="#ga721f8180518da65e41da9183b51e3e8f">More...</a><br /></td></tr>
<tr class="separator:ga721f8180518da65e41da9183b51e3e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad878b2edc99ef758f3852cc055bd5da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad878b2edc99ef758f3852cc055bd5da1">_USART_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gad878b2edc99ef758f3852cc055bd5da1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register.  <a href="#gad878b2edc99ef758f3852cc055bd5da1">More...</a><br /></td></tr>
<tr class="separator:gad878b2edc99ef758f3852cc055bd5da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aed88d7d255006f2295f74b572615d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4aed88d7d255006f2295f74b572615d7">_USART_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga4aed88d7d255006f2295f74b572615d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART data register.  <a href="#ga4aed88d7d255006f2295f74b572615d7">More...</a><br /></td></tr>
<tr class="separator:ga4aed88d7d255006f2295f74b572615d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b6622905a98b61a1f366cdfd335097b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b6622905a98b61a1f366cdfd335097b">_USART_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5b6622905a98b61a1f366cdfd335097b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1.  <a href="#ga5b6622905a98b61a1f366cdfd335097b">More...</a><br /></td></tr>
<tr class="separator:ga5b6622905a98b61a1f366cdfd335097b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6ce4b0a7e5bd03aab6b8b226b547d41">_USART_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2.  <a href="#gac6ce4b0a7e5bd03aab6b8b226b547d41">More...</a><br /></td></tr>
<tr class="separator:gac6ce4b0a7e5bd03aab6b8b226b547d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab345d7bb557c418fb0754f8d79742b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeab345d7bb557c418fb0754f8d79742b">_USART_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaeab345d7bb557c418fb0754f8d79742b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1.  <a href="#gaeab345d7bb557c418fb0754f8d79742b">More...</a><br /></td></tr>
<tr class="separator:gaeab345d7bb557c418fb0754f8d79742b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9e8b32cb2f12a0aa89a31461c86e5a80">_USART_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2.  <a href="#ga9e8b32cb2f12a0aa89a31461c86e5a80">More...</a><br /></td></tr>
<tr class="separator:ga9e8b32cb2f12a0aa89a31461c86e5a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f42c7a552816b8ad44fb9192462739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76f42c7a552816b8ad44fb9192462739">_USART_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga76f42c7a552816b8ad44fb9192462739"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3.  <a href="#ga76f42c7a552816b8ad44fb9192462739">More...</a><br /></td></tr>
<tr class="separator:ga76f42c7a552816b8ad44fb9192462739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020c82378abaef6ef16b0acbf72ce519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga020c82378abaef6ef16b0acbf72ce519">_USART_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga020c82378abaef6ef16b0acbf72ce519"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4.  <a href="#ga020c82378abaef6ef16b0acbf72ce519">More...</a><br /></td></tr>
<tr class="separator:ga020c82378abaef6ef16b0acbf72ce519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2999a5c4c5271977acf3513051e226e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2999a5c4c5271977acf3513051e226e0">_USART_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:ga2999a5c4c5271977acf3513051e226e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Status register reset value.  <a href="#ga2999a5c4c5271977acf3513051e226e0">More...</a><br /></td></tr>
<tr class="separator:ga2999a5c4c5271977acf3513051e226e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a6a4ea3093800686ef0f399a2ae4aec">_USART_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 1 reset value.  <a href="#ga9a6a4ea3093800686ef0f399a2ae4aec">More...</a><br /></td></tr>
<tr class="separator:ga9a6a4ea3093800686ef0f399a2ae4aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3364b75a2048aa7df77610cb2341fab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3364b75a2048aa7df77610cb2341fab0">_USART_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3364b75a2048aa7df77610cb2341fab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Baud rate register 2 reset value.  <a href="#ga3364b75a2048aa7df77610cb2341fab0">More...</a><br /></td></tr>
<tr class="separator:ga3364b75a2048aa7df77610cb2341fab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37375101a852a352f643218d34c7f6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37375101a852a352f643218d34c7f6c9">_USART_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga37375101a852a352f643218d34c7f6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 1 reset value.  <a href="#ga37375101a852a352f643218d34c7f6c9">More...</a><br /></td></tr>
<tr class="separator:ga37375101a852a352f643218d34c7f6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c55306ea816a5dcb44b50adea6a5652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7c55306ea816a5dcb44b50adea6a5652">_USART_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7c55306ea816a5dcb44b50adea6a5652"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 2 reset value.  <a href="#ga7c55306ea816a5dcb44b50adea6a5652">More...</a><br /></td></tr>
<tr class="separator:ga7c55306ea816a5dcb44b50adea6a5652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89294a1f60a490c66c7744f21065d602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89294a1f60a490c66c7744f21065d602">_USART_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga89294a1f60a490c66c7744f21065d602"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 3 reset value.  <a href="#ga89294a1f60a490c66c7744f21065d602">More...</a><br /></td></tr>
<tr class="separator:ga89294a1f60a490c66c7744f21065d602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd0b3437334818d6ec76335bac8c790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacbd0b3437334818d6ec76335bac8c790">_USART_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacbd0b3437334818d6ec76335bac8c790"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control register 4 reset value.  <a href="#gacbd0b3437334818d6ec76335bac8c790">More...</a><br /></td></tr>
<tr class="separator:gacbd0b3437334818d6ec76335bac8c790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0ae6fd6a65072f3506682eb7f0aba4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff0ae6fd6a65072f3506682eb7f0aba4">_USART_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaff0ae6fd6a65072f3506682eb7f0aba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity error [0] (in _USART_SR)  <a href="#gaff0ae6fd6a65072f3506682eb7f0aba4">More...</a><br /></td></tr>
<tr class="separator:gaff0ae6fd6a65072f3506682eb7f0aba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad012ff2329ef944546ddffd194e186c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad012ff2329ef944546ddffd194e186c5">_USART_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad012ff2329ef944546ddffd194e186c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Framing error [0] (in _USART_SR)  <a href="#gad012ff2329ef944546ddffd194e186c5">More...</a><br /></td></tr>
<tr class="separator:gad012ff2329ef944546ddffd194e186c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754b0729f44d6e9b68b6d81de47ba7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga754b0729f44d6e9b68b6d81de47ba7e1">_USART_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga754b0729f44d6e9b68b6d81de47ba7e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Noise flag [0] (in _USART_SR)  <a href="#ga754b0729f44d6e9b68b6d81de47ba7e1">More...</a><br /></td></tr>
<tr class="separator:ga754b0729f44d6e9b68b6d81de47ba7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14223b07b31b2c2cc46bb54a19d5445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad14223b07b31b2c2cc46bb54a19d5445">_USART_OR_LHE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad14223b07b31b2c2cc46bb54a19d5445"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART LIN Header Error (LIN Slave mode) / Overrun error [0] (in _USART_SR)  <a href="#gad14223b07b31b2c2cc46bb54a19d5445">More...</a><br /></td></tr>
<tr class="separator:gad14223b07b31b2c2cc46bb54a19d5445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabec4bff2fe644415c02e14af0e0cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafabec4bff2fe644415c02e14af0e0cc9">_USART_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafabec4bff2fe644415c02e14af0e0cc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART IDLE line detected [0] (in _USART_SR)  <a href="#gafabec4bff2fe644415c02e14af0e0cc9">More...</a><br /></td></tr>
<tr class="separator:gafabec4bff2fe644415c02e14af0e0cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21178399854408c020874f91e8ce31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa21178399854408c020874f91e8ce31c">_USART_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa21178399854408c020874f91e8ce31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Read data register not empty [0] (in _USART_SR)  <a href="#gaa21178399854408c020874f91e8ce31c">More...</a><br /></td></tr>
<tr class="separator:gaa21178399854408c020874f91e8ce31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d45a0efd9877be2db4e2f7f581c9c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d45a0efd9877be2db4e2f7f581c9c50">_USART_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1d45a0efd9877be2db4e2f7f581c9c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmission complete [0] (in _USART_SR)  <a href="#ga1d45a0efd9877be2db4e2f7f581c9c50">More...</a><br /></td></tr>
<tr class="separator:ga1d45a0efd9877be2db4e2f7f581c9c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc4716628b1a17852ecfdd2d9f296aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bc4716628b1a17852ecfdd2d9f296aa">_USART_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6bc4716628b1a17852ecfdd2d9f296aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmit data register empty [0] (in _USART_SR)  <a href="#ga6bc4716628b1a17852ecfdd2d9f296aa">More...</a><br /></td></tr>
<tr class="separator:ga6bc4716628b1a17852ecfdd2d9f296aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe2ba19df782d2f5949ff6a9c42f63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfe2ba19df782d2f5949ff6a9c42f63b">_USART_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadfe2ba19df782d2f5949ff6a9c42f63b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity interrupt enable [0] (in _USART_CR1)  <a href="#gadfe2ba19df782d2f5949ff6a9c42f63b">More...</a><br /></td></tr>
<tr class="separator:gadfe2ba19df782d2f5949ff6a9c42f63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0cc91f75bf38c6ba637354005cf2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c0cc91f75bf38c6ba637354005cf2a6">_USART_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c0cc91f75bf38c6ba637354005cf2a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity selection [0] (in _USART_CR1)  <a href="#ga3c0cc91f75bf38c6ba637354005cf2a6">More...</a><br /></td></tr>
<tr class="separator:ga3c0cc91f75bf38c6ba637354005cf2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736bd8a5fba39d0f656a0e0fc77ab54e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga736bd8a5fba39d0f656a0e0fc77ab54e">_USART_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga736bd8a5fba39d0f656a0e0fc77ab54e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Parity control enable [0] (in _USART_CR1)  <a href="#ga736bd8a5fba39d0f656a0e0fc77ab54e">More...</a><br /></td></tr>
<tr class="separator:ga736bd8a5fba39d0f656a0e0fc77ab54e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d5e78d0a1c47cc70fd154e6375d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd1d5e78d0a1c47cc70fd154e6375d0a">_USART_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacd1d5e78d0a1c47cc70fd154e6375d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Wakeup method [0] (in _USART_CR1)  <a href="#gacd1d5e78d0a1c47cc70fd154e6375d0a">More...</a><br /></td></tr>
<tr class="separator:gacd1d5e78d0a1c47cc70fd154e6375d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cfc43ba32e3316f616f368060dcd2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0cfc43ba32e3316f616f368060dcd2d3">_USART_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0cfc43ba32e3316f616f368060dcd2d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART word length [0] (in _USART_CR1)  <a href="#ga0cfc43ba32e3316f616f368060dcd2d3">More...</a><br /></td></tr>
<tr class="separator:ga0cfc43ba32e3316f616f368060dcd2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3a2e717d6cf6b5b3f2f09e718ce9be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9f3a2e717d6cf6b5b3f2f09e718ce9be">_USART_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9f3a2e717d6cf6b5b3f2f09e718ce9be"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Disable (for low power consumption) [0] (in _USART_CR1)  <a href="#ga9f3a2e717d6cf6b5b3f2f09e718ce9be">More...</a><br /></td></tr>
<tr class="separator:ga9f3a2e717d6cf6b5b3f2f09e718ce9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12400b9302870d3a8adfa2ba5395a124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga12400b9302870d3a8adfa2ba5395a124">_USART_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga12400b9302870d3a8adfa2ba5395a124"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmit Data bit 8 (in 9-bit mode) [0] (in _USART_CR1)  <a href="#ga12400b9302870d3a8adfa2ba5395a124">More...</a><br /></td></tr>
<tr class="separator:ga12400b9302870d3a8adfa2ba5395a124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc302409d1618f73ddf568346a31dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4dc302409d1618f73ddf568346a31dd6">_USART_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4dc302409d1618f73ddf568346a31dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receive Data bit 8 (in 9-bit mode) [0] (in _USART_CR1)  <a href="#ga4dc302409d1618f73ddf568346a31dd6">More...</a><br /></td></tr>
<tr class="separator:ga4dc302409d1618f73ddf568346a31dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef3d05bc520d3c2107395c73eb1256f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacef3d05bc520d3c2107395c73eb1256f">_USART_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacef3d05bc520d3c2107395c73eb1256f"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Send break [0] (in _USART_CR2)  <a href="#gacef3d05bc520d3c2107395c73eb1256f">More...</a><br /></td></tr>
<tr class="separator:gacef3d05bc520d3c2107395c73eb1256f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad318abf8cd5fca5dc72a9fb993646ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad318abf8cd5fca5dc72a9fb993646ccc">_USART_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad318abf8cd5fca5dc72a9fb993646ccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver wakeup [0] (in _USART_CR2)  <a href="#gad318abf8cd5fca5dc72a9fb993646ccc">More...</a><br /></td></tr>
<tr class="separator:gad318abf8cd5fca5dc72a9fb993646ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7111108dfd5269bbb990c32a6080fc2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7111108dfd5269bbb990c32a6080fc2d">_USART_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7111108dfd5269bbb990c32a6080fc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver enable [0] (in _USART_CR2)  <a href="#ga7111108dfd5269bbb990c32a6080fc2d">More...</a><br /></td></tr>
<tr class="separator:ga7111108dfd5269bbb990c32a6080fc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79933d53cc94335c688e49e0bc03c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa79933d53cc94335c688e49e0bc03c65">_USART_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa79933d53cc94335c688e49e0bc03c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmitter enable [0] (in _USART_CR2)  <a href="#gaa79933d53cc94335c688e49e0bc03c65">More...</a><br /></td></tr>
<tr class="separator:gaa79933d53cc94335c688e49e0bc03c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6c18b18fff948910d19d3d391b79c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f6c18b18fff948910d19d3d391b79c3">_USART_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0f6c18b18fff948910d19d3d391b79c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART IDLE Line interrupt enable [0] (in _USART_CR2)  <a href="#ga0f6c18b18fff948910d19d3d391b79c3">More...</a><br /></td></tr>
<tr class="separator:ga0f6c18b18fff948910d19d3d391b79c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff0318379ad17338f61947e3f7689b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacff0318379ad17338f61947e3f7689b9">_USART_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacff0318379ad17338f61947e3f7689b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Receiver interrupt enable [0] (in _USART_CR2)  <a href="#gacff0318379ad17338f61947e3f7689b9">More...</a><br /></td></tr>
<tr class="separator:gacff0318379ad17338f61947e3f7689b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2c814143d42c18b626a3fc7b162956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed2c814143d42c18b626a3fc7b162956">_USART_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaed2c814143d42c18b626a3fc7b162956"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmission complete interrupt enable [0] (in _USART_CR2)  <a href="#gaed2c814143d42c18b626a3fc7b162956">More...</a><br /></td></tr>
<tr class="separator:gaed2c814143d42c18b626a3fc7b162956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035f01a9e0e63458b61fe89f4c6bc683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga035f01a9e0e63458b61fe89f4c6bc683">_USART_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga035f01a9e0e63458b61fe89f4c6bc683"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Transmitter interrupt enable [0] (in _USART_CR2)  <a href="#ga035f01a9e0e63458b61fe89f4c6bc683">More...</a><br /></td></tr>
<tr class="separator:ga035f01a9e0e63458b61fe89f4c6bc683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea061ba7011c55fba9e5093fd22429b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafea061ba7011c55fba9e5093fd22429b">_USART_LBCL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafea061ba7011c55fba9e5093fd22429b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Last bit clock pulse [0] (in _USART_CR3)  <a href="#gafea061ba7011c55fba9e5093fd22429b">More...</a><br /></td></tr>
<tr class="separator:gafea061ba7011c55fba9e5093fd22429b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4334bbf5d58f6fe5adaee70101793b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4334bbf5d58f6fe5adaee70101793b3">_USART_CPHA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4334bbf5d58f6fe5adaee70101793b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock phase [0] (in _USART_CR3)  <a href="#gae4334bbf5d58f6fe5adaee70101793b3">More...</a><br /></td></tr>
<tr class="separator:gae4334bbf5d58f6fe5adaee70101793b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d4aa33c78c02c60f9dbe7cfbde21292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d4aa33c78c02c60f9dbe7cfbde21292">_USART_CPOL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4d4aa33c78c02c60f9dbe7cfbde21292"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock polarity [0] (in _USART_CR3)  <a href="#ga4d4aa33c78c02c60f9dbe7cfbde21292">More...</a><br /></td></tr>
<tr class="separator:ga4d4aa33c78c02c60f9dbe7cfbde21292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d4a6ca92e12e035f98e9979024745b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga51d4a6ca92e12e035f98e9979024745b">_USART_CKEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga51d4a6ca92e12e035f98e9979024745b"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Clock enable [0] (in _USART_CR3)  <a href="#ga51d4a6ca92e12e035f98e9979024745b">More...</a><br /></td></tr>
<tr class="separator:ga51d4a6ca92e12e035f98e9979024745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e06a86b60c1c51cea9ed806eb947e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga08e06a86b60c1c51cea9ed806eb947e2">_USART_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga08e06a86b60c1c51cea9ed806eb947e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [1:0] (in _USART_CR3)  <a href="#ga08e06a86b60c1c51cea9ed806eb947e2">More...</a><br /></td></tr>
<tr class="separator:ga08e06a86b60c1c51cea9ed806eb947e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab9bffb692a40d648baa6a8cf133016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4ab9bffb692a40d648baa6a8cf133016">_USART_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4ab9bffb692a40d648baa6a8cf133016"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [0] (in _USART_CR3)  <a href="#ga4ab9bffb692a40d648baa6a8cf133016">More...</a><br /></td></tr>
<tr class="separator:ga4ab9bffb692a40d648baa6a8cf133016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89961e44beacc500d789157792f98bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga89961e44beacc500d789157792f98bb9">_USART_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga89961e44beacc500d789157792f98bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART STOP bits [1] (in _USART_CR3)  <a href="#ga89961e44beacc500d789157792f98bb9">More...</a><br /></td></tr>
<tr class="separator:ga89961e44beacc500d789157792f98bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdd28118c47424574a3e22650f5519c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5bdd28118c47424574a3e22650f5519c">_USART_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5bdd28118c47424574a3e22650f5519c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [3:0] (in _USART_CR4)  <a href="#ga5bdd28118c47424574a3e22650f5519c">More...</a><br /></td></tr>
<tr class="separator:ga5bdd28118c47424574a3e22650f5519c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fd3fc1e49d1c1e7c15a78bb6b9415c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2fd3fc1e49d1c1e7c15a78bb6b9415c">_USART_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad2fd3fc1e49d1c1e7c15a78bb6b9415c"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [0] (in _USART_CR4)  <a href="#gad2fd3fc1e49d1c1e7c15a78bb6b9415c">More...</a><br /></td></tr>
<tr class="separator:gad2fd3fc1e49d1c1e7c15a78bb6b9415c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc7a30ead748ce3f37d75f8edf903b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bc7a30ead748ce3f37d75f8edf903b3">_USART_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3bc7a30ead748ce3f37d75f8edf903b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [1] (in _USART_CR4)  <a href="#ga3bc7a30ead748ce3f37d75f8edf903b3">More...</a><br /></td></tr>
<tr class="separator:ga3bc7a30ead748ce3f37d75f8edf903b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed9aad2e463b6c0993b9300495d0c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga45ed9aad2e463b6c0993b9300495d0c8">_USART_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga45ed9aad2e463b6c0993b9300495d0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [2] (in _USART_CR4)  <a href="#ga45ed9aad2e463b6c0993b9300495d0c8">More...</a><br /></td></tr>
<tr class="separator:ga45ed9aad2e463b6c0993b9300495d0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa21773bf6f02bb9e2695ba3e80bc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffa21773bf6f02bb9e2695ba3e80bc6a">_USART_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaffa21773bf6f02bb9e2695ba3e80bc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Address of the UART node [3] (in _USART_CR4)  <a href="#gaffa21773bf6f02bb9e2695ba3e80bc6a">More...</a><br /></td></tr>
<tr class="separator:gaffa21773bf6f02bb9e2695ba3e80bc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc029d96eb787df8749eeadd0736e093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacc029d96eb787df8749eeadd0736e093">_WFE</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_w_f_e__t.html">WFE_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>)</td></tr>
<tr class="memdesc:gacc029d96eb787df8749eeadd0736e093"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE struct/bit access.  <a href="#gacc029d96eb787df8749eeadd0736e093">More...</a><br /></td></tr>
<tr class="separator:gacc029d96eb787df8749eeadd0736e093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8529494e7a96b32d511b5211f7116ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8529494e7a96b32d511b5211f7116ef2">_WFE_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga8529494e7a96b32d511b5211f7116ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 1.  <a href="#ga8529494e7a96b32d511b5211f7116ef2">More...</a><br /></td></tr>
<tr class="separator:ga8529494e7a96b32d511b5211f7116ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa362445098419126f12b0c3b3007b04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa362445098419126f12b0c3b3007b04e">_WFE_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaa362445098419126f12b0c3b3007b04e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 2.  <a href="#gaa362445098419126f12b0c3b3007b04e">More...</a><br /></td></tr>
<tr class="separator:gaa362445098419126f12b0c3b3007b04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44f0afab633ebf65ca2ac9360c61d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab44f0afab633ebf65ca2ac9360c61d93">_WFE_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x03)</td></tr>
<tr class="memdesc:gab44f0afab633ebf65ca2ac9360c61d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 1 reset value.  <a href="#gab44f0afab633ebf65ca2ac9360c61d93">More...</a><br /></td></tr>
<tr class="separator:gab44f0afab633ebf65ca2ac9360c61d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac600d5c3e7d52711a185e9b7ea36a94e">_WFE_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">WFE Control register 2 reset value.  <a href="#gac600d5c3e7d52711a185e9b7ea36a94e">More...</a><br /></td></tr>
<tr class="separator:gac600d5c3e7d52711a185e9b7ea36a94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325760643ac2ed582f77e3295681570c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga325760643ac2ed582f77e3295681570c">_WFE_TIM2_EV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga325760643ac2ed582f77e3295681570c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 update, trigger or break event [0] (in _WFE_CR1)  <a href="#ga325760643ac2ed582f77e3295681570c">More...</a><br /></td></tr>
<tr class="separator:ga325760643ac2ed582f77e3295681570c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336f5e6196f2342f8d83435a0533361f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga336f5e6196f2342f8d83435a0533361f">_WFE_TIM2_EV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga336f5e6196f2342f8d83435a0533361f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 capture or compare event [0] (in _WFE_CR1)  <a href="#ga336f5e6196f2342f8d83435a0533361f">More...</a><br /></td></tr>
<tr class="separator:ga336f5e6196f2342f8d83435a0533361f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1859da0c6d21d5ac460af6248821934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf1859da0c6d21d5ac460af6248821934">_WFE_PXS_EV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf1859da0c6d21d5ac460af6248821934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on proximity sense event [0] (in _WFE_CR1)  <a href="#gaf1859da0c6d21d5ac460af6248821934">More...</a><br /></td></tr>
<tr class="separator:gaf1859da0c6d21d5ac460af6248821934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab40d3e975f136c822af97fba0e17383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab40d3e975f136c822af97fba0e17383">_WFE_EXTI_EV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaab40d3e975f136c822af97fba0e17383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 0 of all ports event [0] (in _WFE_CR1)  <a href="#gaab40d3e975f136c822af97fba0e17383">More...</a><br /></td></tr>
<tr class="separator:gaab40d3e975f136c822af97fba0e17383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68292b99688b092221770af19e70e0d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68292b99688b092221770af19e70e0d7">_WFE_EXTI_EV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga68292b99688b092221770af19e70e0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 1 of all ports event [0] (in _WFE_CR1)  <a href="#ga68292b99688b092221770af19e70e0d7">More...</a><br /></td></tr>
<tr class="separator:ga68292b99688b092221770af19e70e0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64a04320ac7e46fa1aa37b4e7fbd985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad64a04320ac7e46fa1aa37b4e7fbd985">_WFE_EXTI_EV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad64a04320ac7e46fa1aa37b4e7fbd985"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 2 of all ports event [0] (in _WFE_CR1)  <a href="#gad64a04320ac7e46fa1aa37b4e7fbd985">More...</a><br /></td></tr>
<tr class="separator:gad64a04320ac7e46fa1aa37b4e7fbd985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6e4073a4a3a48a3b32865bf155b8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaff6e4073a4a3a48a3b32865bf155b8e0">_WFE_EXTI_EV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaff6e4073a4a3a48a3b32865bf155b8e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 3 of all ports event [0] (in _WFE_CR1)  <a href="#gaff6e4073a4a3a48a3b32865bf155b8e0">More...</a><br /></td></tr>
<tr class="separator:gaff6e4073a4a3a48a3b32865bf155b8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34bdcf9d1788070ea3bcf3c3f1a7aeb7">_WFE_EXTI_EV4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 4 of all ports event [0] (in _WFE_CR1)  <a href="#ga34bdcf9d1788070ea3bcf3c3f1a7aeb7">More...</a><br /></td></tr>
<tr class="separator:ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aeee55e4ae607319a903476ebeb2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0aeee55e4ae607319a903476ebeb2c8">_WFE_EXTI_EV5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab0aeee55e4ae607319a903476ebeb2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 5 of all ports event [0] (in _WFE_CR1)  <a href="#gab0aeee55e4ae607319a903476ebeb2c8">More...</a><br /></td></tr>
<tr class="separator:gab0aeee55e4ae607319a903476ebeb2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cbd6f4ef2086a9a5593382f86ea3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga17cbd6f4ef2086a9a5593382f86ea3e5">_WFE_EXTI_EV6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga17cbd6f4ef2086a9a5593382f86ea3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 6 of all ports event [0] (in _WFE_CR1)  <a href="#ga17cbd6f4ef2086a9a5593382f86ea3e5">More...</a><br /></td></tr>
<tr class="separator:ga17cbd6f4ef2086a9a5593382f86ea3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0bcd704acdb827aae365ec27a582c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0bcd704acdb827aae365ec27a582c22">_WFE_EXTI_EV7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae0bcd704acdb827aae365ec27a582c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on pin 7 of all ports event [0] (in _WFE_CR1)  <a href="#gae0bcd704acdb827aae365ec27a582c22">More...</a><br /></td></tr>
<tr class="separator:gae0bcd704acdb827aae365ec27a582c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8c5e42802c4d39c722d27f7eb03c0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae8c5e42802c4d39c722d27f7eb03c0fd">_WFE_EXTI_EVB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae8c5e42802c4d39c722d27f7eb03c0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on port B event [0] (in _WFE_CR1)  <a href="#gae8c5e42802c4d39c722d27f7eb03c0fd">More...</a><br /></td></tr>
<tr class="separator:gae8c5e42802c4d39c722d27f7eb03c0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga330c2647fda1281d65ccd295a4730590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga330c2647fda1281d65ccd295a4730590">_WFE_EXTI_EVD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga330c2647fda1281d65ccd295a4730590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt on port D event [0] (in _WFE_CR1)  <a href="#ga330c2647fda1281d65ccd295a4730590">More...</a><br /></td></tr>
<tr class="separator:ga330c2647fda1281d65ccd295a4730590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a0a6ebdd503a9d2a226b262ea8e063b">_TIM2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m2__3__t.html">TIM2_3_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>)</td></tr>
<tr class="memdesc:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 struct/bit access.  <a href="#ga6a0a6ebdd503a9d2a226b262ea8e063b">More...</a><br /></td></tr>
<tr class="separator:ga6a0a6ebdd503a9d2a226b262ea8e063b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga259ff2028d576b62fb2f65de582dd10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga259ff2028d576b62fb2f65de582dd10f">_TIM2_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga259ff2028d576b62fb2f65de582dd10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 1.  <a href="#ga259ff2028d576b62fb2f65de582dd10f">More...</a><br /></td></tr>
<tr class="separator:ga259ff2028d576b62fb2f65de582dd10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92755f0f3aff3ddde2623d89f5565989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92755f0f3aff3ddde2623d89f5565989">_TIM2_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga92755f0f3aff3ddde2623d89f5565989"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 2.  <a href="#ga92755f0f3aff3ddde2623d89f5565989">More...</a><br /></td></tr>
<tr class="separator:ga92755f0f3aff3ddde2623d89f5565989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c702b8975dd4bb057218cb4e207ac48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5c702b8975dd4bb057218cb4e207ac48">_TIM2_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5c702b8975dd4bb057218cb4e207ac48"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Slave mode control register.  <a href="#ga5c702b8975dd4bb057218cb4e207ac48">More...</a><br /></td></tr>
<tr class="separator:ga5c702b8975dd4bb057218cb4e207ac48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295aa37fcaf14be3b0bcbf86cef394ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga295aa37fcaf14be3b0bcbf86cef394ec">_TIM2_ETR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga295aa37fcaf14be3b0bcbf86cef394ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger register.  <a href="#ga295aa37fcaf14be3b0bcbf86cef394ec">More...</a><br /></td></tr>
<tr class="separator:ga295aa37fcaf14be3b0bcbf86cef394ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db0bff36d08f4d61ac8908896310fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5db0bff36d08f4d61ac8908896310fc2">_TIM2_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga5db0bff36d08f4d61ac8908896310fc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 interrupt enable register.  <a href="#ga5db0bff36d08f4d61ac8908896310fc2">More...</a><br /></td></tr>
<tr class="separator:ga5db0bff36d08f4d61ac8908896310fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086ab0027ced0aecf235f8b3ff687240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga086ab0027ced0aecf235f8b3ff687240">_TIM2_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga086ab0027ced0aecf235f8b3ff687240"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 1.  <a href="#ga086ab0027ced0aecf235f8b3ff687240">More...</a><br /></td></tr>
<tr class="separator:ga086ab0027ced0aecf235f8b3ff687240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98846caaf5051f3c41f004e3d3a2765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab98846caaf5051f3c41f004e3d3a2765">_TIM2_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gab98846caaf5051f3c41f004e3d3a2765"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 2.  <a href="#gab98846caaf5051f3c41f004e3d3a2765">More...</a><br /></td></tr>
<tr class="separator:gab98846caaf5051f3c41f004e3d3a2765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae84afe2e3ed990fbbd3e46aff3102085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae84afe2e3ed990fbbd3e46aff3102085">_TIM2_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gae84afe2e3ed990fbbd3e46aff3102085"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register.  <a href="#gae84afe2e3ed990fbbd3e46aff3102085">More...</a><br /></td></tr>
<tr class="separator:gae84afe2e3ed990fbbd3e46aff3102085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga286474ac74d8c46a6a1e24f457e7ea69">_TIM2_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1.  <a href="#ga286474ac74d8c46a6a1e24f457e7ea69">More...</a><br /></td></tr>
<tr class="separator:ga286474ac74d8c46a6a1e24f457e7ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga163e32eacbda611a1cd4bbd25d6b3ed4">_TIM2_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2.  <a href="#ga163e32eacbda611a1cd4bbd25d6b3ed4">More...</a><br /></td></tr>
<tr class="separator:ga163e32eacbda611a1cd4bbd25d6b3ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf4f076ff80f1cefa4ebe006805475a1b">_TIM2_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1.  <a href="#gaf4f076ff80f1cefa4ebe006805475a1b">More...</a><br /></td></tr>
<tr class="separator:gaf4f076ff80f1cefa4ebe006805475a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad088902b227c5e0ea66b534917900c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad088902b227c5e0ea66b534917900c58">_TIM2_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gad088902b227c5e0ea66b534917900c58"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register high byte.  <a href="#gad088902b227c5e0ea66b534917900c58">More...</a><br /></td></tr>
<tr class="separator:gad088902b227c5e0ea66b534917900c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de76a27d9f851cdef1874e594dc0729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8de76a27d9f851cdef1874e594dc0729">_TIM2_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga8de76a27d9f851cdef1874e594dc0729"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register low byte.  <a href="#ga8de76a27d9f851cdef1874e594dc0729">More...</a><br /></td></tr>
<tr class="separator:ga8de76a27d9f851cdef1874e594dc0729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ac311914213e0346adb82d72e66cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga43ac311914213e0346adb82d72e66cd9">_TIM2_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga43ac311914213e0346adb82d72e66cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 clock prescaler register.  <a href="#ga43ac311914213e0346adb82d72e66cd9">More...</a><br /></td></tr>
<tr class="separator:ga43ac311914213e0346adb82d72e66cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad6557578ddcf9a7d6b3336fd11ce68b7">_TIM2_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register high byte.  <a href="#gad6557578ddcf9a7d6b3336fd11ce68b7">More...</a><br /></td></tr>
<tr class="separator:gad6557578ddcf9a7d6b3336fd11ce68b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b366186cfa83bf1b39eecca607e1092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6b366186cfa83bf1b39eecca607e1092">_TIM2_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga6b366186cfa83bf1b39eecca607e1092"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register low byte.  <a href="#ga6b366186cfa83bf1b39eecca607e1092">More...</a><br /></td></tr>
<tr class="separator:ga6b366186cfa83bf1b39eecca607e1092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca425c741ad29ec4228bc7f15fb203cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca425c741ad29ec4228bc7f15fb203cc">_TIM2_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:gaca425c741ad29ec4228bc7f15fb203cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte.  <a href="#gaca425c741ad29ec4228bc7f15fb203cc">More...</a><br /></td></tr>
<tr class="separator:gaca425c741ad29ec4228bc7f15fb203cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59c0e55382db47c8c958688036a50a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad59c0e55382db47c8c958688036a50a7">_TIM2_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gad59c0e55382db47c8c958688036a50a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte.  <a href="#gad59c0e55382db47c8c958688036a50a7">More...</a><br /></td></tr>
<tr class="separator:gad59c0e55382db47c8c958688036a50a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d67a0d3d61549e2bf55f6bff441eab5">_TIM2_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte.  <a href="#ga2d67a0d3d61549e2bf55f6bff441eab5">More...</a><br /></td></tr>
<tr class="separator:ga2d67a0d3d61549e2bf55f6bff441eab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8fb42f2cc04ceb0e43c57a0eb678222">_TIM2_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte.  <a href="#gac8fb42f2cc04ceb0e43c57a0eb678222">More...</a><br /></td></tr>
<tr class="separator:gac8fb42f2cc04ceb0e43c57a0eb678222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119594770aaaeb938f2933edd26d1a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga119594770aaaeb938f2933edd26d1a2d">_TIM2_BKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga119594770aaaeb938f2933edd26d1a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break register.  <a href="#ga119594770aaaeb938f2933edd26d1a2d">More...</a><br /></td></tr>
<tr class="separator:ga119594770aaaeb938f2933edd26d1a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b1f3bf2ed80fcb1699133d506a95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea5b1f3bf2ed80fcb1699133d506a95e">_TIM2_OISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:gaea5b1f3bf2ed80fcb1699133d506a95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output idle state register.  <a href="#gaea5b1f3bf2ed80fcb1699133d506a95e">More...</a><br /></td></tr>
<tr class="separator:gaea5b1f3bf2ed80fcb1699133d506a95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd257efd4630bea294ceb69be8a9c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fd257efd4630bea294ceb69be8a9c95">_TIM2_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3fd257efd4630bea294ceb69be8a9c95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 1 reset value.  <a href="#ga3fd257efd4630bea294ceb69be8a9c95">More...</a><br /></td></tr>
<tr class="separator:ga3fd257efd4630bea294ceb69be8a9c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bdf4062e8e955c88b15773c48ff198b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2bdf4062e8e955c88b15773c48ff198b">_TIM2_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2bdf4062e8e955c88b15773c48ff198b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 control register 2 reset value.  <a href="#ga2bdf4062e8e955c88b15773c48ff198b">More...</a><br /></td></tr>
<tr class="separator:ga2bdf4062e8e955c88b15773c48ff198b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3dd020a9019cde352e01e16de2e5637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3dd020a9019cde352e01e16de2e5637">_TIM2_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad3dd020a9019cde352e01e16de2e5637"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Slave mode control register reset value.  <a href="#gad3dd020a9019cde352e01e16de2e5637">More...</a><br /></td></tr>
<tr class="separator:gad3dd020a9019cde352e01e16de2e5637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe26749012691cc3333286acc420ae3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafe26749012691cc3333286acc420ae3d">_TIM2_ETR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafe26749012691cc3333286acc420ae3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger register reset value.  <a href="#gafe26749012691cc3333286acc420ae3d">More...</a><br /></td></tr>
<tr class="separator:gafe26749012691cc3333286acc420ae3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a610d5292dd04abed7de2f6fc5c804a">_TIM2_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 interrupt enable register reset value.  <a href="#ga0a610d5292dd04abed7de2f6fc5c804a">More...</a><br /></td></tr>
<tr class="separator:ga0a610d5292dd04abed7de2f6fc5c804a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d9a5ad8c582f401afd6712277714dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48d9a5ad8c582f401afd6712277714dd">_TIM2_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga48d9a5ad8c582f401afd6712277714dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 1 reset value.  <a href="#ga48d9a5ad8c582f401afd6712277714dd">More...</a><br /></td></tr>
<tr class="separator:ga48d9a5ad8c582f401afd6712277714dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd56e7836e5986613b08c311209aa048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd56e7836e5986613b08c311209aa048">_TIM2_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacd56e7836e5986613b08c311209aa048"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 status register 2 reset value.  <a href="#gacd56e7836e5986613b08c311209aa048">More...</a><br /></td></tr>
<tr class="separator:gacd56e7836e5986613b08c311209aa048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f55252472e1149bc1556b879a530db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f55252472e1149bc1556b879a530db0">_TIM2_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1f55252472e1149bc1556b879a530db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Event generation register reset value.  <a href="#ga1f55252472e1149bc1556b879a530db0">More...</a><br /></td></tr>
<tr class="separator:ga1f55252472e1149bc1556b879a530db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae562fb9eb8d258557dbc398ac196728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaae562fb9eb8d258557dbc398ac196728">_TIM2_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae562fb9eb8d258557dbc398ac196728"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 1 reset value.  <a href="#gaae562fb9eb8d258557dbc398ac196728">More...</a><br /></td></tr>
<tr class="separator:gaae562fb9eb8d258557dbc398ac196728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09798015a68ecbc5b5f057cfa9268d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga09798015a68ecbc5b5f057cfa9268d62">_TIM2_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga09798015a68ecbc5b5f057cfa9268d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare mode register 2 reset value.  <a href="#ga09798015a68ecbc5b5f057cfa9268d62">More...</a><br /></td></tr>
<tr class="separator:ga09798015a68ecbc5b5f057cfa9268d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4da3ff9d87075fd1b11d4c43e182a110">_TIM2_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare enable register 1 reset value.  <a href="#ga4da3ff9d87075fd1b11d4c43e182a110">More...</a><br /></td></tr>
<tr class="separator:ga4da3ff9d87075fd1b11d4c43e182a110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf80aaf76548b5b529c76de7ce93b0a03">_TIM2_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register high byte reset value.  <a href="#gaf80aaf76548b5b529c76de7ce93b0a03">More...</a><br /></td></tr>
<tr class="separator:gaf80aaf76548b5b529c76de7ce93b0a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c2bfe06586787c41fe1596fbf4aeaf0">_TIM2_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 counter register low byte reset value.  <a href="#ga1c2bfe06586787c41fe1596fbf4aeaf0">More...</a><br /></td></tr>
<tr class="separator:ga1c2bfe06586787c41fe1596fbf4aeaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d4fe296823929c8e0d8e42f79f8337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8d4fe296823929c8e0d8e42f79f8337">_TIM2_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac8d4fe296823929c8e0d8e42f79f8337"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 clock prescaler register reset value.  <a href="#gac8d4fe296823929c8e0d8e42f79f8337">More...</a><br /></td></tr>
<tr class="separator:gac8d4fe296823929c8e0d8e42f79f8337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a77d688b906af5fca8e2db58df5ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga23a77d688b906af5fca8e2db58df5ea1">_TIM2_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga23a77d688b906af5fca8e2db58df5ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register high byte reset value.  <a href="#ga23a77d688b906af5fca8e2db58df5ea1">More...</a><br /></td></tr>
<tr class="separator:ga23a77d688b906af5fca8e2db58df5ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48df2e2a993a1d74dfdbb302c4b816ee">_TIM2_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 auto-reload register low byte reset value.  <a href="#ga48df2e2a993a1d74dfdbb302c4b816ee">More...</a><br /></td></tr>
<tr class="separator:ga48df2e2a993a1d74dfdbb302c4b816ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf96818889d661a0a3df9359f3873f2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf96818889d661a0a3df9359f3873f2e9">_TIM2_RCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf96818889d661a0a3df9359f3873f2e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Repetition counter reset value.  <a href="#gaf96818889d661a0a3df9359f3873f2e9">More...</a><br /></td></tr>
<tr class="separator:gaf96818889d661a0a3df9359f3873f2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3ee81caa1bf6619048160b0a72e9ab7">_TIM2_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 high byte reset value.  <a href="#gad3ee81caa1bf6619048160b0a72e9ab7">More...</a><br /></td></tr>
<tr class="separator:gad3ee81caa1bf6619048160b0a72e9ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d7d0ca72818b15dead92db1969b2338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d7d0ca72818b15dead92db1969b2338">_TIM2_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8d7d0ca72818b15dead92db1969b2338"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 1 low byte reset value.  <a href="#ga8d7d0ca72818b15dead92db1969b2338">More...</a><br /></td></tr>
<tr class="separator:ga8d7d0ca72818b15dead92db1969b2338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d007d28375d64296ecd236e7eb429f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa1d007d28375d64296ecd236e7eb429f">_TIM2_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa1d007d28375d64296ecd236e7eb429f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 high byte reset value.  <a href="#gaa1d007d28375d64296ecd236e7eb429f">More...</a><br /></td></tr>
<tr class="separator:gaa1d007d28375d64296ecd236e7eb429f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad1b934ed7abb6ca2e71a409b6edb94d">_TIM2_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 16-bit capture/compare value 2 low byte reset value.  <a href="#gaad1b934ed7abb6ca2e71a409b6edb94d">More...</a><br /></td></tr>
<tr class="separator:gaad1b934ed7abb6ca2e71a409b6edb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c9437ec23a4507d8f3605ddcadf4d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96c9437ec23a4507d8f3605ddcadf4d6">_TIM2_BKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga96c9437ec23a4507d8f3605ddcadf4d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break register reset value.  <a href="#ga96c9437ec23a4507d8f3605ddcadf4d6">More...</a><br /></td></tr>
<tr class="separator:ga96c9437ec23a4507d8f3605ddcadf4d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c54a2c75a4b05b0427e3b31e7e6cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59c54a2c75a4b05b0427e3b31e7e6cb3">_TIM2_OISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga59c54a2c75a4b05b0427e3b31e7e6cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output idle state register reset value.  <a href="#ga59c54a2c75a4b05b0427e3b31e7e6cb3">More...</a><br /></td></tr>
<tr class="separator:ga59c54a2c75a4b05b0427e3b31e7e6cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0d54d3db419428ce9487555ec39a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d0d54d3db419428ce9487555ec39a86">_TIM2_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4d0d54d3db419428ce9487555ec39a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Counter enable [0] (in _TIM2_CR1)  <a href="#ga4d0d54d3db419428ce9487555ec39a86">More...</a><br /></td></tr>
<tr class="separator:ga4d0d54d3db419428ce9487555ec39a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga488ad93313916680e3367217c8a76146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga488ad93313916680e3367217c8a76146">_TIM2_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga488ad93313916680e3367217c8a76146"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update disable [0] (in _TIM2_CR1)  <a href="#ga488ad93313916680e3367217c8a76146">More...</a><br /></td></tr>
<tr class="separator:ga488ad93313916680e3367217c8a76146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2c6acc91ac1d081ce0729457f87c48ea">_TIM2_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update request source [0] (in _TIM2_CR1)  <a href="#ga2c6acc91ac1d081ce0729457f87c48ea">More...</a><br /></td></tr>
<tr class="separator:ga2c6acc91ac1d081ce0729457f87c48ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabdb0fbb1fc52a314d983cf9f3ae2def9">_TIM2_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 One-pulse mode [0] (in _TIM2_CR1)  <a href="#gabdb0fbb1fc52a314d983cf9f3ae2def9">More...</a><br /></td></tr>
<tr class="separator:gabdb0fbb1fc52a314d983cf9f3ae2def9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe35859bed4a0c883367628fdf61c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0fe35859bed4a0c883367628fdf61c9e">_TIM2_DIR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0fe35859bed4a0c883367628fdf61c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Direction [0] (in _TIM2_CR1)  <a href="#ga0fe35859bed4a0c883367628fdf61c9e">More...</a><br /></td></tr>
<tr class="separator:ga0fe35859bed4a0c883367628fdf61c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65974f8c815ad46930cc9715d206995e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga65974f8c815ad46930cc9715d206995e">_TIM2_CMS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga65974f8c815ad46930cc9715d206995e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Center-aligned Mode Selection [0:1] (in _TIM2_CR1)  <a href="#ga65974f8c815ad46930cc9715d206995e">More...</a><br /></td></tr>
<tr class="separator:ga65974f8c815ad46930cc9715d206995e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3c394cfeb60e05f9f1cd7f1aa8c9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed3c394cfeb60e05f9f1cd7f1aa8c9f6">_TIM2_CMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaed3c394cfeb60e05f9f1cd7f1aa8c9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Center-aligned Mode Selection [0] (in _TIM2_CR1)  <a href="#gaed3c394cfeb60e05f9f1cd7f1aa8c9f6">More...</a><br /></td></tr>
<tr class="separator:gaed3c394cfeb60e05f9f1cd7f1aa8c9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac7ed1fe5ba65af01cf7331eea95e952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaac7ed1fe5ba65af01cf7331eea95e952">_TIM2_CMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaac7ed1fe5ba65af01cf7331eea95e952"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Center-aligned Mode Selection [1] (in _TIM2_CR1)  <a href="#gaac7ed1fe5ba65af01cf7331eea95e952">More...</a><br /></td></tr>
<tr class="separator:gaac7ed1fe5ba65af01cf7331eea95e952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2044541cbe466002090107ec9ab24ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2044541cbe466002090107ec9ab24ccb">_TIM2_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2044541cbe466002090107ec9ab24ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Auto-reload preload enable [0] (in _TIM2_CR1)  <a href="#ga2044541cbe466002090107ec9ab24ccb">More...</a><br /></td></tr>
<tr class="separator:ga2044541cbe466002090107ec9ab24ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2744f261f016a13bd9acb3589bd24427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2744f261f016a13bd9acb3589bd24427">_TIM2_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2744f261f016a13bd9acb3589bd24427"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master mode selection [2:0] (in _TIM2_CR2)  <a href="#ga2744f261f016a13bd9acb3589bd24427">More...</a><br /></td></tr>
<tr class="separator:ga2744f261f016a13bd9acb3589bd24427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476db6a7b3805e6f46926c8d77c3ab5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga476db6a7b3805e6f46926c8d77c3ab5e">_TIM2_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga476db6a7b3805e6f46926c8d77c3ab5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master mode selection [0] (in _TIM2_CR2)  <a href="#ga476db6a7b3805e6f46926c8d77c3ab5e">More...</a><br /></td></tr>
<tr class="separator:ga476db6a7b3805e6f46926c8d77c3ab5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ff2744f7fb2288e4bd42b8c65d4596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50ff2744f7fb2288e4bd42b8c65d4596">_TIM2_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga50ff2744f7fb2288e4bd42b8c65d4596"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master mode selection [1] (in _TIM2_CR2)  <a href="#ga50ff2744f7fb2288e4bd42b8c65d4596">More...</a><br /></td></tr>
<tr class="separator:ga50ff2744f7fb2288e4bd42b8c65d4596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae719a3858fff0109589ae112ffeb7636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae719a3858fff0109589ae112ffeb7636">_TIM2_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae719a3858fff0109589ae112ffeb7636"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master mode selection [2] (in _TIM2_CR2)  <a href="#gae719a3858fff0109589ae112ffeb7636">More...</a><br /></td></tr>
<tr class="separator:gae719a3858fff0109589ae112ffeb7636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94284f8b4658986c2f43848934f82283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94284f8b4658986c2f43848934f82283">_TIM2_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga94284f8b4658986c2f43848934f82283"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Clock/trigger/slave mode selection [2:0] (in _TIM2_SMCR)  <a href="#ga94284f8b4658986c2f43848934f82283">More...</a><br /></td></tr>
<tr class="separator:ga94284f8b4658986c2f43848934f82283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd3814b890ad42f2fd86d1672fb580a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd3814b890ad42f2fd86d1672fb580a6">_TIM2_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafd3814b890ad42f2fd86d1672fb580a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Clock/trigger/slave mode selection [0] (in _TIM2_SMCR)  <a href="#gafd3814b890ad42f2fd86d1672fb580a6">More...</a><br /></td></tr>
<tr class="separator:gafd3814b890ad42f2fd86d1672fb580a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab02d3cb283c51255e8820c237438084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab02d3cb283c51255e8820c237438084">_TIM2_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaab02d3cb283c51255e8820c237438084"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Clock/trigger/slave mode selection [1] (in _TIM2_SMCR)  <a href="#gaab02d3cb283c51255e8820c237438084">More...</a><br /></td></tr>
<tr class="separator:gaab02d3cb283c51255e8820c237438084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d8fc1163da4912b07243457ad67fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga40d8fc1163da4912b07243457ad67fc6">_TIM2_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga40d8fc1163da4912b07243457ad67fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Clock/trigger/slave mode selection [2] (in _TIM2_SMCR)  <a href="#ga40d8fc1163da4912b07243457ad67fc6">More...</a><br /></td></tr>
<tr class="separator:ga40d8fc1163da4912b07243457ad67fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef29604f9904b05ca9421dd3f88696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6ef29604f9904b05ca9421dd3f88696a">_TIM2_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6ef29604f9904b05ca9421dd3f88696a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger selection [2:0] (in _TIM2_SMCR)  <a href="#ga6ef29604f9904b05ca9421dd3f88696a">More...</a><br /></td></tr>
<tr class="separator:ga6ef29604f9904b05ca9421dd3f88696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18f4d5ab6db763ddd5f2d08f7477fd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf18f4d5ab6db763ddd5f2d08f7477fd4">_TIM2_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf18f4d5ab6db763ddd5f2d08f7477fd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger selection [0] (in _TIM2_SMCR)  <a href="#gaf18f4d5ab6db763ddd5f2d08f7477fd4">More...</a><br /></td></tr>
<tr class="separator:gaf18f4d5ab6db763ddd5f2d08f7477fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2a71b392e22b6a62c739a0be270cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabb2a71b392e22b6a62c739a0be270cbd">_TIM2_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabb2a71b392e22b6a62c739a0be270cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger selection [1] (in _TIM2_SMCR)  <a href="#gabb2a71b392e22b6a62c739a0be270cbd">More...</a><br /></td></tr>
<tr class="separator:gabb2a71b392e22b6a62c739a0be270cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4993874591bb56ddf2910d713cc6adc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4993874591bb56ddf2910d713cc6adc9">_TIM2_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4993874591bb56ddf2910d713cc6adc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger selection [2] (in _TIM2_SMCR)  <a href="#ga4993874591bb56ddf2910d713cc6adc9">More...</a><br /></td></tr>
<tr class="separator:ga4993874591bb56ddf2910d713cc6adc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b82ebd67e672d8dbc939d7150786cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0b82ebd67e672d8dbc939d7150786cf9">_TIM2_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0b82ebd67e672d8dbc939d7150786cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Master/slave mode [0] (in _TIM2_SMCR)  <a href="#ga0b82ebd67e672d8dbc939d7150786cf9">More...</a><br /></td></tr>
<tr class="separator:ga0b82ebd67e672d8dbc939d7150786cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37046fa16df23621cc0f582ce2609715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37046fa16df23621cc0f582ce2609715">_TIM2_ETF</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga37046fa16df23621cc0f582ce2609715"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [3:0] (in _TIM2_ETR)  <a href="#ga37046fa16df23621cc0f582ce2609715">More...</a><br /></td></tr>
<tr class="separator:ga37046fa16df23621cc0f582ce2609715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f654695220985a81e48a5291b5274c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7f654695220985a81e48a5291b5274c2">_TIM2_ETF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7f654695220985a81e48a5291b5274c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [0] (in _TIM2_ETR)  <a href="#ga7f654695220985a81e48a5291b5274c2">More...</a><br /></td></tr>
<tr class="separator:ga7f654695220985a81e48a5291b5274c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1a9f1cc93a4de0c6505851a8692705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e1a9f1cc93a4de0c6505851a8692705">_TIM2_ETF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7e1a9f1cc93a4de0c6505851a8692705"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [1] (in _TIM2_ETR)  <a href="#ga7e1a9f1cc93a4de0c6505851a8692705">More...</a><br /></td></tr>
<tr class="separator:ga7e1a9f1cc93a4de0c6505851a8692705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1489acc6efb3b21452a74a56648ca9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1489acc6efb3b21452a74a56648ca9d2">_TIM2_ETF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1489acc6efb3b21452a74a56648ca9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [2] (in _TIM2_ETR)  <a href="#ga1489acc6efb3b21452a74a56648ca9d2">More...</a><br /></td></tr>
<tr class="separator:ga1489acc6efb3b21452a74a56648ca9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270ed56019b12d376aab2012ee113c3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga270ed56019b12d376aab2012ee113c3c">_TIM2_ETF3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga270ed56019b12d376aab2012ee113c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger filter [3] (in _TIM2_ETR)  <a href="#ga270ed56019b12d376aab2012ee113c3c">More...</a><br /></td></tr>
<tr class="separator:ga270ed56019b12d376aab2012ee113c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0818e00ed4aeac4c205bbd9c66148e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gade0818e00ed4aeac4c205bbd9c66148e">_TIM2_ETPS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gade0818e00ed4aeac4c205bbd9c66148e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger prescaler [1:0] (in _TIM2_ETR)  <a href="#gade0818e00ed4aeac4c205bbd9c66148e">More...</a><br /></td></tr>
<tr class="separator:gade0818e00ed4aeac4c205bbd9c66148e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac363f35d1349a127e30eeada9f9e3770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac363f35d1349a127e30eeada9f9e3770">_TIM2_ETPS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac363f35d1349a127e30eeada9f9e3770"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger prescaler [0] (in _TIM2_ETR)  <a href="#gac363f35d1349a127e30eeada9f9e3770">More...</a><br /></td></tr>
<tr class="separator:gac363f35d1349a127e30eeada9f9e3770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1958d6a3ffcfe9967d0a8059a4f00b2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1958d6a3ffcfe9967d0a8059a4f00b2f">_TIM2_ETPS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1958d6a3ffcfe9967d0a8059a4f00b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger prescaler [1] (in _TIM2_ETR)  <a href="#ga1958d6a3ffcfe9967d0a8059a4f00b2f">More...</a><br /></td></tr>
<tr class="separator:ga1958d6a3ffcfe9967d0a8059a4f00b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335122e8d88ea1f875603da9f764a64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga335122e8d88ea1f875603da9f764a64e">_TIM2_ECE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga335122e8d88ea1f875603da9f764a64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External clock enable [0] (in _TIM2_ETR)  <a href="#ga335122e8d88ea1f875603da9f764a64e">More...</a><br /></td></tr>
<tr class="separator:ga335122e8d88ea1f875603da9f764a64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa42cb92a5868024b52371ab113b4b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafa42cb92a5868024b52371ab113b4b68">_TIM2_ETP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafa42cb92a5868024b52371ab113b4b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 External trigger polarity [0] (in _TIM2_ETR)  <a href="#gafa42cb92a5868024b52371ab113b4b68">More...</a><br /></td></tr>
<tr class="separator:gafa42cb92a5868024b52371ab113b4b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5382e3368a17c164079e4a991aa2a679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5382e3368a17c164079e4a991aa2a679">_TIM2_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5382e3368a17c164079e4a991aa2a679"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update interrupt enable [0] (in _TIM2_IER)  <a href="#ga5382e3368a17c164079e4a991aa2a679">More...</a><br /></td></tr>
<tr class="separator:ga5382e3368a17c164079e4a991aa2a679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92a0d687d3894ea6b2cd0c032e76806e">_TIM2_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 interrupt enable [0] (in _TIM2_IER)  <a href="#ga92a0d687d3894ea6b2cd0c032e76806e">More...</a><br /></td></tr>
<tr class="separator:ga92a0d687d3894ea6b2cd0c032e76806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeb0c07b080b18f9c3d80a9e7a79ad716">_TIM2_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 interrupt enable [0] (in _TIM2_IER)  <a href="#gaeb0c07b080b18f9c3d80a9e7a79ad716">More...</a><br /></td></tr>
<tr class="separator:gaeb0c07b080b18f9c3d80a9e7a79ad716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c7f0afb8794f05255ee7d9c46ce913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga35c7f0afb8794f05255ee7d9c46ce913">_TIM2_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga35c7f0afb8794f05255ee7d9c46ce913"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger interrupt enable [0] (in _TIM2_IER)  <a href="#ga35c7f0afb8794f05255ee7d9c46ce913">More...</a><br /></td></tr>
<tr class="separator:ga35c7f0afb8794f05255ee7d9c46ce913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423a5ba524193cd8af985fa2d778931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac423a5ba524193cd8af985fa2d778931">_TIM2_BIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac423a5ba524193cd8af985fa2d778931"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break interrupt enable [0] (in _TIM2_IER)  <a href="#gac423a5ba524193cd8af985fa2d778931">More...</a><br /></td></tr>
<tr class="separator:gac423a5ba524193cd8af985fa2d778931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5ab335b7c6e170360ccb59f24c06c0be">_TIM2_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update interrupt flag [0] (in _TIM2_SR1)  <a href="#ga5ab335b7c6e170360ccb59f24c06c0be">More...</a><br /></td></tr>
<tr class="separator:ga5ab335b7c6e170360ccb59f24c06c0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96fd20f65491c46ec6a314a1fbaf2e12">_TIM2_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 interrupt flag [0] (in _TIM2_SR1)  <a href="#ga96fd20f65491c46ec6a314a1fbaf2e12">More...</a><br /></td></tr>
<tr class="separator:ga96fd20f65491c46ec6a314a1fbaf2e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fba008438299b220706d51b4fa4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50fba008438299b220706d51b4fa4cad">_TIM2_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga50fba008438299b220706d51b4fa4cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 interrupt flag [0] (in _TIM2_SR1)  <a href="#ga50fba008438299b220706d51b4fa4cad">More...</a><br /></td></tr>
<tr class="separator:ga50fba008438299b220706d51b4fa4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20652081ecbc76c40df7cdc98e7bb4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20652081ecbc76c40df7cdc98e7bb4bd">_TIM2_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga20652081ecbc76c40df7cdc98e7bb4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger interrupt flag [0] (in _TIM2_SR1)  <a href="#ga20652081ecbc76c40df7cdc98e7bb4bd">More...</a><br /></td></tr>
<tr class="separator:ga20652081ecbc76c40df7cdc98e7bb4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42242a61352813ccd9fc45671c62ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1c42242a61352813ccd9fc45671c62ca">_TIM2_BIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1c42242a61352813ccd9fc45671c62ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break interrupt flag [0] (in _TIM2_SR1)  <a href="#ga1c42242a61352813ccd9fc45671c62ca">More...</a><br /></td></tr>
<tr class="separator:ga1c42242a61352813ccd9fc45671c62ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f9481bbd7ca5da5eeb5e21f342957c6">_TIM2_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 overcapture flag [0] (in _TIM2_SR2)  <a href="#ga0f9481bbd7ca5da5eeb5e21f342957c6">More...</a><br /></td></tr>
<tr class="separator:ga0f9481bbd7ca5da5eeb5e21f342957c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02879cf72726a4b9e6f6c0b262dbbec5">_TIM2_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 overcapture flag [0] (in _TIM2_SR2)  <a href="#ga02879cf72726a4b9e6f6c0b262dbbec5">More...</a><br /></td></tr>
<tr class="separator:ga02879cf72726a4b9e6f6c0b262dbbec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5266adba8da88800d10a98c05a1bbf84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5266adba8da88800d10a98c05a1bbf84">_TIM2_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5266adba8da88800d10a98c05a1bbf84"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Update generation [0] (in _TIM2_EGR)  <a href="#ga5266adba8da88800d10a98c05a1bbf84">More...</a><br /></td></tr>
<tr class="separator:ga5266adba8da88800d10a98c05a1bbf84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e34e1bf126f5661c201715cf6097136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5e34e1bf126f5661c201715cf6097136">_TIM2_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5e34e1bf126f5661c201715cf6097136"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 generation [0] (in _TIM2_EGR)  <a href="#ga5e34e1bf126f5661c201715cf6097136">More...</a><br /></td></tr>
<tr class="separator:ga5e34e1bf126f5661c201715cf6097136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2682ba3b1b677695f51397e17b3946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3d2682ba3b1b677695f51397e17b3946">_TIM2_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3d2682ba3b1b677695f51397e17b3946"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 generation [0] (in _TIM2_EGR)  <a href="#ga3d2682ba3b1b677695f51397e17b3946">More...</a><br /></td></tr>
<tr class="separator:ga3d2682ba3b1b677695f51397e17b3946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6373eb083403ae5d64b0cff9c354654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf6373eb083403ae5d64b0cff9c354654">_TIM2_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf6373eb083403ae5d64b0cff9c354654"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Trigger generation [0] (in _TIM2_EGR)  <a href="#gaf6373eb083403ae5d64b0cff9c354654">More...</a><br /></td></tr>
<tr class="separator:gaf6373eb083403ae5d64b0cff9c354654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3944920fa65e7962e60f422fa561475b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3944920fa65e7962e60f422fa561475b">_TIM2_BG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3944920fa65e7962e60f422fa561475b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break generation [0] (in _TIM2_EGR)  <a href="#ga3944920fa65e7962e60f422fa561475b">More...</a><br /></td></tr>
<tr class="separator:ga3944920fa65e7962e60f422fa561475b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e517956ceb92633eaf3be3ddb27039a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e517956ceb92633eaf3be3ddb27039a">_TIM2_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e517956ceb92633eaf3be3ddb27039a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [1:0] (in _TIM2_CCMR1)  <a href="#ga6e517956ceb92633eaf3be3ddb27039a">More...</a><br /></td></tr>
<tr class="separator:ga6e517956ceb92633eaf3be3ddb27039a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4919d1d2610955b18cffc74e8717c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1b4919d1d2610955b18cffc74e8717c8">_TIM2_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1b4919d1d2610955b18cffc74e8717c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [0] (in _TIM2_CCMR1)  <a href="#ga1b4919d1d2610955b18cffc74e8717c8">More...</a><br /></td></tr>
<tr class="separator:ga1b4919d1d2610955b18cffc74e8717c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0084685f417ff1c3658edbc2be572dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0084685f417ff1c3658edbc2be572dff">_TIM2_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0084685f417ff1c3658edbc2be572dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 1 selection [1] (in _TIM2_CCMR1)  <a href="#ga0084685f417ff1c3658edbc2be572dff">More...</a><br /></td></tr>
<tr class="separator:ga0084685f417ff1c3658edbc2be572dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022c48a5c03a7b5c8c4cb967ad8f2971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga022c48a5c03a7b5c8c4cb967ad8f2971">_TIM2_OC1FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga022c48a5c03a7b5c8c4cb967ad8f2971"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 fast enable [0] (in _TIM2_CCMR1)  <a href="#ga022c48a5c03a7b5c8c4cb967ad8f2971">More...</a><br /></td></tr>
<tr class="separator:ga022c48a5c03a7b5c8c4cb967ad8f2971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456e651c5a48a00e8832616a4e89094f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga456e651c5a48a00e8832616a4e89094f">_TIM2_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga456e651c5a48a00e8832616a4e89094f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 preload enable [0] (in _TIM2_CCMR1)  <a href="#ga456e651c5a48a00e8832616a4e89094f">More...</a><br /></td></tr>
<tr class="separator:ga456e651c5a48a00e8832616a4e89094f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5341aec01be144d3ef04ecaa05fe010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad5341aec01be144d3ef04ecaa05fe010">_TIM2_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad5341aec01be144d3ef04ecaa05fe010"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2:0] (in _TIM2_CCMR1)  <a href="#gad5341aec01be144d3ef04ecaa05fe010">More...</a><br /></td></tr>
<tr class="separator:gad5341aec01be144d3ef04ecaa05fe010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa5d7aa290b72341120f4ff6c1aa1dd5">_TIM2_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1)  <a href="#gaaa5d7aa290b72341120f4ff6c1aa1dd5">More...</a><br /></td></tr>
<tr class="separator:gaaa5d7aa290b72341120f4ff6c1aa1dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e4a5f6e4ee6e938c8703debf90387b4">_TIM2_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1)  <a href="#ga0e4a5f6e4ee6e938c8703debf90387b4">More...</a><br /></td></tr>
<tr class="separator:ga0e4a5f6e4ee6e938c8703debf90387b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fca2ac40cfffc059112877322e26bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab2fca2ac40cfffc059112877322e26bb">_TIM2_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab2fca2ac40cfffc059112877322e26bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1)  <a href="#gab2fca2ac40cfffc059112877322e26bb">More...</a><br /></td></tr>
<tr class="separator:gab2fca2ac40cfffc059112877322e26bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b59da9c390a86970f742766d8f33f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7b59da9c390a86970f742766d8f33f8c">_TIM2_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7b59da9c390a86970f742766d8f33f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [1:0] (in _TIM2_CCMR1)  <a href="#ga7b59da9c390a86970f742766d8f33f8c">More...</a><br /></td></tr>
<tr class="separator:ga7b59da9c390a86970f742766d8f33f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c4c0cabc38009f19af2147a9f848e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga97c4c0cabc38009f19af2147a9f848e3">_TIM2_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97c4c0cabc38009f19af2147a9f848e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [0] (in _TIM2_CCMR1)  <a href="#ga97c4c0cabc38009f19af2147a9f848e3">More...</a><br /></td></tr>
<tr class="separator:ga97c4c0cabc38009f19af2147a9f848e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga500ae9648ad0d75fb2f4b84019cb178d">_TIM2_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 prescaler [1] (in _TIM2_CCMR1)  <a href="#ga500ae9648ad0d75fb2f4b84019cb178d">More...</a><br /></td></tr>
<tr class="separator:ga500ae9648ad0d75fb2f4b84019cb178d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0debc2aa30160bf7dce9c290eb8e3db0">_TIM2_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 1 mode [3:0] (in _TIM2_CCMR1)  <a href="#ga0debc2aa30160bf7dce9c290eb8e3db0">More...</a><br /></td></tr>
<tr class="separator:ga0debc2aa30160bf7dce9c290eb8e3db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58593b26c52ab830701c34fc9d50caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab58593b26c52ab830701c34fc9d50caa">_TIM2_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab58593b26c52ab830701c34fc9d50caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 filter [0] (in _TIM2_CCMR1)  <a href="#gab58593b26c52ab830701c34fc9d50caa">More...</a><br /></td></tr>
<tr class="separator:gab58593b26c52ab830701c34fc9d50caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ef1f1146bfb15e1221363a345e9855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1ef1f1146bfb15e1221363a345e9855">_TIM2_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae1ef1f1146bfb15e1221363a345e9855"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 filter [1] (in _TIM2_CCMR1)  <a href="#gae1ef1f1146bfb15e1221363a345e9855">More...</a><br /></td></tr>
<tr class="separator:gae1ef1f1146bfb15e1221363a345e9855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21d7d9149960e25f574d43517e8b17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf21d7d9149960e25f574d43517e8b17e">_TIM2_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf21d7d9149960e25f574d43517e8b17e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 filter [2] (in _TIM2_CCMR1)  <a href="#gaf21d7d9149960e25f574d43517e8b17e">More...</a><br /></td></tr>
<tr class="separator:gaf21d7d9149960e25f574d43517e8b17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fafe163fa624296c6c86e4365f0dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa5fafe163fa624296c6c86e4365f0dca">_TIM2_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa5fafe163fa624296c6c86e4365f0dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 1 filter [3] (in _TIM2_CCMR1)  <a href="#gaa5fafe163fa624296c6c86e4365f0dca">More...</a><br /></td></tr>
<tr class="separator:gaa5fafe163fa624296c6c86e4365f0dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913b74bc4a812b082c40e0581053c805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga913b74bc4a812b082c40e0581053c805">_TIM2_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga913b74bc4a812b082c40e0581053c805"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [1:0] (in _TIM2_CCMR2)  <a href="#ga913b74bc4a812b082c40e0581053c805">More...</a><br /></td></tr>
<tr class="separator:ga913b74bc4a812b082c40e0581053c805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga570e9c1366cdeeedae3a3319175edad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga570e9c1366cdeeedae3a3319175edad3">_TIM2_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga570e9c1366cdeeedae3a3319175edad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [0] (in _TIM2_CCMR2)  <a href="#ga570e9c1366cdeeedae3a3319175edad3">More...</a><br /></td></tr>
<tr class="separator:ga570e9c1366cdeeedae3a3319175edad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e558aaed3a44682dfee40271bcc1945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0e558aaed3a44682dfee40271bcc1945">_TIM2_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0e558aaed3a44682dfee40271bcc1945"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Compare 2 selection [1] (in _TIM2_CCMR2)  <a href="#ga0e558aaed3a44682dfee40271bcc1945">More...</a><br /></td></tr>
<tr class="separator:ga0e558aaed3a44682dfee40271bcc1945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5e444b5cd00da5f3175b472ea1164d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7f5e444b5cd00da5f3175b472ea1164d">_TIM2_OC2FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7f5e444b5cd00da5f3175b472ea1164d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 fast enable [0] (in _TIM2_CCMR2)  <a href="#ga7f5e444b5cd00da5f3175b472ea1164d">More...</a><br /></td></tr>
<tr class="separator:ga7f5e444b5cd00da5f3175b472ea1164d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa0285ff1ff8e499c9733fb1b4e6ee6cd">_TIM2_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 preload enable [0] (in _TIM2_CCMR2)  <a href="#gaa0285ff1ff8e499c9733fb1b4e6ee6cd">More...</a><br /></td></tr>
<tr class="separator:gaa0285ff1ff8e499c9733fb1b4e6ee6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847971ea717ff933285397c7bb000afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga847971ea717ff933285397c7bb000afa">_TIM2_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga847971ea717ff933285397c7bb000afa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2:0] (in _TIM2_CCMR2)  <a href="#ga847971ea717ff933285397c7bb000afa">More...</a><br /></td></tr>
<tr class="separator:ga847971ea717ff933285397c7bb000afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa224e2148ffefd81fbaf64a57692293c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa224e2148ffefd81fbaf64a57692293c">_TIM2_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa224e2148ffefd81fbaf64a57692293c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2)  <a href="#gaa224e2148ffefd81fbaf64a57692293c">More...</a><br /></td></tr>
<tr class="separator:gaa224e2148ffefd81fbaf64a57692293c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c83bdae5c141c781e4e5a53a5a991e4">_TIM2_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2)  <a href="#ga8c83bdae5c141c781e4e5a53a5a991e4">More...</a><br /></td></tr>
<tr class="separator:ga8c83bdae5c141c781e4e5a53a5a991e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga612781df9c577e0cdbb1b7651e144937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga612781df9c577e0cdbb1b7651e144937">_TIM2_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga612781df9c577e0cdbb1b7651e144937"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2)  <a href="#ga612781df9c577e0cdbb1b7651e144937">More...</a><br /></td></tr>
<tr class="separator:ga612781df9c577e0cdbb1b7651e144937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa27f32a861b6f013414fa4c52cebca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffa27f32a861b6f013414fa4c52cebca">_TIM2_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaffa27f32a861b6f013414fa4c52cebca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [1:0] (in _TIM2_CCMR2)  <a href="#gaffa27f32a861b6f013414fa4c52cebca">More...</a><br /></td></tr>
<tr class="separator:gaffa27f32a861b6f013414fa4c52cebca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga38e4b4fc13b8ef669afcbf208e34435f">_TIM2_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [0] (in _TIM2_CCMR2)  <a href="#ga38e4b4fc13b8ef669afcbf208e34435f">More...</a><br /></td></tr>
<tr class="separator:ga38e4b4fc13b8ef669afcbf208e34435f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456380e16c62e3c7e4e843320d7545b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga456380e16c62e3c7e4e843320d7545b1">_TIM2_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga456380e16c62e3c7e4e843320d7545b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 prescaler [1] (in _TIM2_CCMR2)  <a href="#ga456380e16c62e3c7e4e843320d7545b1">More...</a><br /></td></tr>
<tr class="separator:ga456380e16c62e3c7e4e843320d7545b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga613d6d1532814927c546c8facf4174c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga613d6d1532814927c546c8facf4174c6">_TIM2_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga613d6d1532814927c546c8facf4174c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output compare 2 mode [3:0] (in _TIM2_CCMR2)  <a href="#ga613d6d1532814927c546c8facf4174c6">More...</a><br /></td></tr>
<tr class="separator:ga613d6d1532814927c546c8facf4174c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc27cec3aeb0c7576642a2e89bebd699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc27cec3aeb0c7576642a2e89bebd699">_TIM2_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabc27cec3aeb0c7576642a2e89bebd699"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 filter [0] (in _TIM2_CCMR2)  <a href="#gabc27cec3aeb0c7576642a2e89bebd699">More...</a><br /></td></tr>
<tr class="separator:gabc27cec3aeb0c7576642a2e89bebd699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38915038f33a0040b3182604c023143d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga38915038f33a0040b3182604c023143d">_TIM2_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga38915038f33a0040b3182604c023143d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 filter [1] (in _TIM2_CCMR2)  <a href="#ga38915038f33a0040b3182604c023143d">More...</a><br /></td></tr>
<tr class="separator:ga38915038f33a0040b3182604c023143d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1cb6267a07239bfa0582a016e0a6edc7">_TIM2_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 filter [2] (in _TIM2_CCMR2)  <a href="#ga1cb6267a07239bfa0582a016e0a6edc7">More...</a><br /></td></tr>
<tr class="separator:ga1cb6267a07239bfa0582a016e0a6edc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1114956c2e25e5e14adc053e3c5bbaf2">_TIM2_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Input capture 2 filter [3] (in _TIM2_CCMR2)  <a href="#ga1114956c2e25e5e14adc053e3c5bbaf2">More...</a><br /></td></tr>
<tr class="separator:ga1114956c2e25e5e14adc053e3c5bbaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4dc3bf0bd0bdf589310aa79f1adf1912">_TIM2_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 output enable [0] (in _TIM2_CCER1)  <a href="#ga4dc3bf0bd0bdf589310aa79f1adf1912">More...</a><br /></td></tr>
<tr class="separator:ga4dc3bf0bd0bdf589310aa79f1adf1912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga92f5c27bd074e6fd84e2cc2c4e2e45fb">_TIM2_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 1 output polarity [0] (in _TIM2_CCER1)  <a href="#ga92f5c27bd074e6fd84e2cc2c4e2e45fb">More...</a><br /></td></tr>
<tr class="separator:ga92f5c27bd074e6fd84e2cc2c4e2e45fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadaa562baa4127b917bf6cc4e4ff4d7cc">_TIM2_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 output enable [0] (in _TIM2_CCER1)  <a href="#gadaa562baa4127b917bf6cc4e4ff4d7cc">More...</a><br /></td></tr>
<tr class="separator:gadaa562baa4127b917bf6cc4e4ff4d7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a13347d8f9899461e694032adb6429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25a13347d8f9899461e694032adb6429">_TIM2_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga25a13347d8f9899461e694032adb6429"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Capture/compare 2 output polarity [0] (in _TIM2_CCER1)  <a href="#ga25a13347d8f9899461e694032adb6429">More...</a><br /></td></tr>
<tr class="separator:ga25a13347d8f9899461e694032adb6429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga004c5856d2f9b5652f4d9d063b7c8243">_TIM2_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [2:0] (in _TIM2_PSCR)  <a href="#ga004c5856d2f9b5652f4d9d063b7c8243">More...</a><br /></td></tr>
<tr class="separator:ga004c5856d2f9b5652f4d9d063b7c8243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502225b7737a5bd7b3567db621f6ddbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga502225b7737a5bd7b3567db621f6ddbb">_TIM2_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga502225b7737a5bd7b3567db621f6ddbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [0] (in _TIM2_PSCR)  <a href="#ga502225b7737a5bd7b3567db621f6ddbb">More...</a><br /></td></tr>
<tr class="separator:ga502225b7737a5bd7b3567db621f6ddbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd1d908f45a1de13e4b4c3d85a6d7640">_TIM2_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [1] (in _TIM2_PSCR)  <a href="#gafd1d908f45a1de13e4b4c3d85a6d7640">More...</a><br /></td></tr>
<tr class="separator:gafd1d908f45a1de13e4b4c3d85a6d7640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6000823df049fc87092f4f897df5031b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6000823df049fc87092f4f897df5031b">_TIM2_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6000823df049fc87092f4f897df5031b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 prescaler [2] (in _TIM2_PSCR)  <a href="#ga6000823df049fc87092f4f897df5031b">More...</a><br /></td></tr>
<tr class="separator:ga6000823df049fc87092f4f897df5031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97f670344f8e095804ff0c220674a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb97f670344f8e095804ff0c220674a1">_TIM2_LOCK</a>&#160;&#160;&#160;((int8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacb97f670344f8e095804ff0c220674a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Lock configuration [1:0] (in _TIM2_BKR)  <a href="#gacb97f670344f8e095804ff0c220674a1">More...</a><br /></td></tr>
<tr class="separator:gacb97f670344f8e095804ff0c220674a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac047b66162f239031988672fc2fd138a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac047b66162f239031988672fc2fd138a">_TIM2_LOCK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac047b66162f239031988672fc2fd138a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Lock configuration [0] (in _TIM2_BKR)  <a href="#gac047b66162f239031988672fc2fd138a">More...</a><br /></td></tr>
<tr class="separator:gac047b66162f239031988672fc2fd138a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b9fd00f5040918e8065b3db37bfdc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga10b9fd00f5040918e8065b3db37bfdc9">_TIM2_LOCK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga10b9fd00f5040918e8065b3db37bfdc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Lock configuration [1] (in _TIM2_BKR)  <a href="#ga10b9fd00f5040918e8065b3db37bfdc9">More...</a><br /></td></tr>
<tr class="separator:ga10b9fd00f5040918e8065b3db37bfdc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d62cf52938312c025ec8a2946e82f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d62cf52938312c025ec8a2946e82f79">_TIM2_OSSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4d62cf52938312c025ec8a2946e82f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Off state selection for idle mode [0] (in _TIM2_BKR)  <a href="#ga4d62cf52938312c025ec8a2946e82f79">More...</a><br /></td></tr>
<tr class="separator:ga4d62cf52938312c025ec8a2946e82f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a4203db25a56a8f7d45ce5683183cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga61a4203db25a56a8f7d45ce5683183cf">_TIM2_BKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga61a4203db25a56a8f7d45ce5683183cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break enable [0] (in _TIM2_BKR)  <a href="#ga61a4203db25a56a8f7d45ce5683183cf">More...</a><br /></td></tr>
<tr class="separator:ga61a4203db25a56a8f7d45ce5683183cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d6fcc98d48c855c628da30b3a7c8533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d6fcc98d48c855c628da30b3a7c8533">_TIM2_BKP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1d6fcc98d48c855c628da30b3a7c8533"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Break polarity [0] (in _TIM2_BKR)  <a href="#ga1d6fcc98d48c855c628da30b3a7c8533">More...</a><br /></td></tr>
<tr class="separator:ga1d6fcc98d48c855c628da30b3a7c8533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffca7642703cc9f7fa7413a0dce527cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaffca7642703cc9f7fa7413a0dce527cd">_TIM2_AOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaffca7642703cc9f7fa7413a0dce527cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Automatic output enable [0] (in _TIM2_BKR)  <a href="#gaffca7642703cc9f7fa7413a0dce527cd">More...</a><br /></td></tr>
<tr class="separator:gaffca7642703cc9f7fa7413a0dce527cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4b39df45979e9edd6297248f7a5ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b4b39df45979e9edd6297248f7a5ec0">_TIM2_MOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga5b4b39df45979e9edd6297248f7a5ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Main output enable [0] (in _TIM2_BKR)  <a href="#ga5b4b39df45979e9edd6297248f7a5ec0">More...</a><br /></td></tr>
<tr class="separator:ga5b4b39df45979e9edd6297248f7a5ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4594b635dca19e22dea59fa84f3a5c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad4594b635dca19e22dea59fa84f3a5c4">_TIM2_OIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad4594b635dca19e22dea59fa84f3a5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output idle state 1 (OC1 output) [0] (in _TIM2_OISR)  <a href="#gad4594b635dca19e22dea59fa84f3a5c4">More...</a><br /></td></tr>
<tr class="separator:gad4594b635dca19e22dea59fa84f3a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga203a1322e4361e445ee6cf650ad4eda2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga203a1322e4361e445ee6cf650ad4eda2">_TIM2_OIS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga203a1322e4361e445ee6cf650ad4eda2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM2 Output idle state 2 (OC2 output) [0] (in _TIM2_OISR)  <a href="#ga203a1322e4361e445ee6cf650ad4eda2">More...</a><br /></td></tr>
<tr class="separator:ga203a1322e4361e445ee6cf650ad4eda2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c74d48b0c680b04c101f30fa93f62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01c74d48b0c680b04c101f30fa93f62e">_TIM3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m2__3__t.html">TIM2_3_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>)</td></tr>
<tr class="memdesc:ga01c74d48b0c680b04c101f30fa93f62e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 struct/bit access.  <a href="#ga01c74d48b0c680b04c101f30fa93f62e">More...</a><br /></td></tr>
<tr class="separator:ga01c74d48b0c680b04c101f30fa93f62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1bb3982e34724777baddc824fec35c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace1bb3982e34724777baddc824fec35c">_TIM3_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gace1bb3982e34724777baddc824fec35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 1.  <a href="#gace1bb3982e34724777baddc824fec35c">More...</a><br /></td></tr>
<tr class="separator:gace1bb3982e34724777baddc824fec35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02260462fd2ce0313ca26be5df3b3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf02260462fd2ce0313ca26be5df3b3eb">_TIM3_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gaf02260462fd2ce0313ca26be5df3b3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 2.  <a href="#gaf02260462fd2ce0313ca26be5df3b3eb">More...</a><br /></td></tr>
<tr class="separator:gaf02260462fd2ce0313ca26be5df3b3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751ea83f2eb3f310f6626f9d8b7eb160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga751ea83f2eb3f310f6626f9d8b7eb160">_TIM3_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga751ea83f2eb3f310f6626f9d8b7eb160"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Slave mode control register.  <a href="#ga751ea83f2eb3f310f6626f9d8b7eb160">More...</a><br /></td></tr>
<tr class="separator:ga751ea83f2eb3f310f6626f9d8b7eb160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d6846550813498fe455e040e8f95c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga91d6846550813498fe455e040e8f95c6">_TIM3_ETR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga91d6846550813498fe455e040e8f95c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger register.  <a href="#ga91d6846550813498fe455e040e8f95c6">More...</a><br /></td></tr>
<tr class="separator:ga91d6846550813498fe455e040e8f95c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf2da84a5310643b83dc6d34d52a0f8ff">_TIM3_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 interrupt enable register.  <a href="#gaf2da84a5310643b83dc6d34d52a0f8ff">More...</a><br /></td></tr>
<tr class="separator:gaf2da84a5310643b83dc6d34d52a0f8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548194718109b478d0d8f4197994a7e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga548194718109b478d0d8f4197994a7e4">_TIM3_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga548194718109b478d0d8f4197994a7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 1.  <a href="#ga548194718109b478d0d8f4197994a7e4">More...</a><br /></td></tr>
<tr class="separator:ga548194718109b478d0d8f4197994a7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2273dc4deb160209c6de4f39b3b2491c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2273dc4deb160209c6de4f39b3b2491c">_TIM3_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga2273dc4deb160209c6de4f39b3b2491c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 2.  <a href="#ga2273dc4deb160209c6de4f39b3b2491c">More...</a><br /></td></tr>
<tr class="separator:ga2273dc4deb160209c6de4f39b3b2491c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3c07b9aba5c0ced387c7a94d8a9357b">_TIM3_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register.  <a href="#gaa3c07b9aba5c0ced387c7a94d8a9357b">More...</a><br /></td></tr>
<tr class="separator:gaa3c07b9aba5c0ced387c7a94d8a9357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga920a0f8eb2829ec7e06e91a776f812c2">_TIM3_CCMR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1.  <a href="#ga920a0f8eb2829ec7e06e91a776f812c2">More...</a><br /></td></tr>
<tr class="separator:ga920a0f8eb2829ec7e06e91a776f812c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga155b6c97c2a7d3942c41d0b6ba7055a5">_TIM3_CCMR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2.  <a href="#ga155b6c97c2a7d3942c41d0b6ba7055a5">More...</a><br /></td></tr>
<tr class="separator:ga155b6c97c2a7d3942c41d0b6ba7055a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb9655e7b0efa6e9bbcc48edfc774d95">_TIM3_CCER1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1.  <a href="#gafb9655e7b0efa6e9bbcc48edfc774d95">More...</a><br /></td></tr>
<tr class="separator:gafb9655e7b0efa6e9bbcc48edfc774d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24436a8ff308cf3a813579763c9c4a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab24436a8ff308cf3a813579763c9c4a7">_TIM3_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gab24436a8ff308cf3a813579763c9c4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register high byte.  <a href="#gab24436a8ff308cf3a813579763c9c4a7">More...</a><br /></td></tr>
<tr class="separator:gab24436a8ff308cf3a813579763c9c4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c92744b8385f712eab90fecca868f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga119c92744b8385f712eab90fecca868f">_TIM3_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga119c92744b8385f712eab90fecca868f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register low byte.  <a href="#ga119c92744b8385f712eab90fecca868f">More...</a><br /></td></tr>
<tr class="separator:ga119c92744b8385f712eab90fecca868f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga61f68c94e67e99cb7df7c246bbd445fa">_TIM3_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler register.  <a href="#ga61f68c94e67e99cb7df7c246bbd445fa">More...</a><br /></td></tr>
<tr class="separator:ga61f68c94e67e99cb7df7c246bbd445fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa400ce95c4c0b46d489ca0af0b808a27">_TIM3_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register high byte.  <a href="#gaa400ce95c4c0b46d489ca0af0b808a27">More...</a><br /></td></tr>
<tr class="separator:gaa400ce95c4c0b46d489ca0af0b808a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0491aeea1a17862de2b628bb07b4a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0491aeea1a17862de2b628bb07b4a9db">_TIM3_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga0491aeea1a17862de2b628bb07b4a9db"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register low byte.  <a href="#ga0491aeea1a17862de2b628bb07b4a9db">More...</a><br /></td></tr>
<tr class="separator:ga0491aeea1a17862de2b628bb07b4a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f6a8c45c1f65b9c91f6effab297488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga64f6a8c45c1f65b9c91f6effab297488">_TIM3_CCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga64f6a8c45c1f65b9c91f6effab297488"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte.  <a href="#ga64f6a8c45c1f65b9c91f6effab297488">More...</a><br /></td></tr>
<tr class="separator:ga64f6a8c45c1f65b9c91f6effab297488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bffec9a6830f10118258fa75bf0c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga77bffec9a6830f10118258fa75bf0c0d">_TIM3_CCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:ga77bffec9a6830f10118258fa75bf0c0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte.  <a href="#ga77bffec9a6830f10118258fa75bf0c0d">More...</a><br /></td></tr>
<tr class="separator:ga77bffec9a6830f10118258fa75bf0c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga033e6c1e0bf90f6aee6cb805939f76ad">_TIM3_CCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte.  <a href="#ga033e6c1e0bf90f6aee6cb805939f76ad">More...</a><br /></td></tr>
<tr class="separator:ga033e6c1e0bf90f6aee6cb805939f76ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga05f4662b7f205e5c1bbbda8c9050be8d">_TIM3_CCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte.  <a href="#ga05f4662b7f205e5c1bbbda8c9050be8d">More...</a><br /></td></tr>
<tr class="separator:ga05f4662b7f205e5c1bbbda8c9050be8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce825eecd5709bd6e1668951b2cd759"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ce825eecd5709bd6e1668951b2cd759">_TIM3_BKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga2ce825eecd5709bd6e1668951b2cd759"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break register.  <a href="#ga2ce825eecd5709bd6e1668951b2cd759">More...</a><br /></td></tr>
<tr class="separator:ga2ce825eecd5709bd6e1668951b2cd759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03f4468c5cdd3cde79f3ac126193b644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03f4468c5cdd3cde79f3ac126193b644">_TIM3_OISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:ga03f4468c5cdd3cde79f3ac126193b644"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output idle state register.  <a href="#ga03f4468c5cdd3cde79f3ac126193b644">More...</a><br /></td></tr>
<tr class="separator:ga03f4468c5cdd3cde79f3ac126193b644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72b6c244e6a2c82adebe6d8178885f3f">_TIM3_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 1 reset value.  <a href="#ga72b6c244e6a2c82adebe6d8178885f3f">More...</a><br /></td></tr>
<tr class="separator:ga72b6c244e6a2c82adebe6d8178885f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a1f6551d0b917ed9fb742936485d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga01a1f6551d0b917ed9fb742936485d4f">_TIM3_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga01a1f6551d0b917ed9fb742936485d4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 control register 2 reset value.  <a href="#ga01a1f6551d0b917ed9fb742936485d4f">More...</a><br /></td></tr>
<tr class="separator:ga01a1f6551d0b917ed9fb742936485d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8db8b7222594fda1720547e86f1492f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8db8b7222594fda1720547e86f1492f7">_TIM3_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8db8b7222594fda1720547e86f1492f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Slave mode control register reset value.  <a href="#ga8db8b7222594fda1720547e86f1492f7">More...</a><br /></td></tr>
<tr class="separator:ga8db8b7222594fda1720547e86f1492f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175f2a224b5b2297ed245831cfc71526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga175f2a224b5b2297ed245831cfc71526">_TIM3_ETR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga175f2a224b5b2297ed245831cfc71526"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger register reset value.  <a href="#ga175f2a224b5b2297ed245831cfc71526">More...</a><br /></td></tr>
<tr class="separator:ga175f2a224b5b2297ed245831cfc71526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab219639b718fabdeee8ec3c5207fa46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab219639b718fabdeee8ec3c5207fa46c">_TIM3_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab219639b718fabdeee8ec3c5207fa46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 interrupt enable register reset value.  <a href="#gab219639b718fabdeee8ec3c5207fa46c">More...</a><br /></td></tr>
<tr class="separator:gab219639b718fabdeee8ec3c5207fa46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0b4272cce1f61af5a52885cabc1aeb5">_TIM3_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 1 reset value.  <a href="#gab0b4272cce1f61af5a52885cabc1aeb5">More...</a><br /></td></tr>
<tr class="separator:gab0b4272cce1f61af5a52885cabc1aeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9df00e4bfedbb3d038e679b7e622e686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9df00e4bfedbb3d038e679b7e622e686">_TIM3_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9df00e4bfedbb3d038e679b7e622e686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 status register 2 reset value.  <a href="#ga9df00e4bfedbb3d038e679b7e622e686">More...</a><br /></td></tr>
<tr class="separator:ga9df00e4bfedbb3d038e679b7e622e686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3b3a59f8b9b65c3f9ecf0525b65ee86">_TIM3_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Event generation register reset value.  <a href="#gab3b3a59f8b9b65c3f9ecf0525b65ee86">More...</a><br /></td></tr>
<tr class="separator:gab3b3a59f8b9b65c3f9ecf0525b65ee86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6a605ca631f74d274aeb575102ea43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea6a605ca631f74d274aeb575102ea43">_TIM3_CCMR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea6a605ca631f74d274aeb575102ea43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 1 reset value.  <a href="#gaea6a605ca631f74d274aeb575102ea43">More...</a><br /></td></tr>
<tr class="separator:gaea6a605ca631f74d274aeb575102ea43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7726330e7db3ad7249b2b70bbd6b334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae7726330e7db3ad7249b2b70bbd6b334">_TIM3_CCMR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae7726330e7db3ad7249b2b70bbd6b334"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare mode register 2 reset value.  <a href="#gae7726330e7db3ad7249b2b70bbd6b334">More...</a><br /></td></tr>
<tr class="separator:gae7726330e7db3ad7249b2b70bbd6b334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4d8d594f72a3c88e629424c4d7ece6f8">_TIM3_CCER1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare enable register 1 reset value.  <a href="#ga4d8d594f72a3c88e629424c4d7ece6f8">More...</a><br /></td></tr>
<tr class="separator:ga4d8d594f72a3c88e629424c4d7ece6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb9ee75391745193adbd0493f3a70f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9bb9ee75391745193adbd0493f3a70f7">_TIM3_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9bb9ee75391745193adbd0493f3a70f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register high byte reset value.  <a href="#ga9bb9ee75391745193adbd0493f3a70f7">More...</a><br /></td></tr>
<tr class="separator:ga9bb9ee75391745193adbd0493f3a70f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4ac60fb4197dbfa47d0aeee28aa58d0e">_TIM3_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 counter register low byte reset value.  <a href="#ga4ac60fb4197dbfa47d0aeee28aa58d0e">More...</a><br /></td></tr>
<tr class="separator:ga4ac60fb4197dbfa47d0aeee28aa58d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff4543d4904b3141108b1eda0f6f079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ff4543d4904b3141108b1eda0f6f079">_TIM3_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga8ff4543d4904b3141108b1eda0f6f079"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 clock prescaler register reset value.  <a href="#ga8ff4543d4904b3141108b1eda0f6f079">More...</a><br /></td></tr>
<tr class="separator:ga8ff4543d4904b3141108b1eda0f6f079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaeb6c08e667789eb5c3e3b8eec36a411">_TIM3_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register high byte reset value.  <a href="#gaaeb6c08e667789eb5c3e3b8eec36a411">More...</a><br /></td></tr>
<tr class="separator:gaaeb6c08e667789eb5c3e3b8eec36a411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639a4e035e2a78c68eb947228629e7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga639a4e035e2a78c68eb947228629e7a9">_TIM3_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga639a4e035e2a78c68eb947228629e7a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 auto-reload register low byte reset value.  <a href="#ga639a4e035e2a78c68eb947228629e7a9">More...</a><br /></td></tr>
<tr class="separator:ga639a4e035e2a78c68eb947228629e7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89a7aca267f018f08c7817c00ec3bd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa89a7aca267f018f08c7817c00ec3bd6">_TIM3_RCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa89a7aca267f018f08c7817c00ec3bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Repetition counter reset value.  <a href="#gaa89a7aca267f018f08c7817c00ec3bd6">More...</a><br /></td></tr>
<tr class="separator:gaa89a7aca267f018f08c7817c00ec3bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bda9f0d4c799132969818deb668f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4bda9f0d4c799132969818deb668f7a">_TIM3_CCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa4bda9f0d4c799132969818deb668f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 high byte reset value.  <a href="#gaa4bda9f0d4c799132969818deb668f7a">More...</a><br /></td></tr>
<tr class="separator:gaa4bda9f0d4c799132969818deb668f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae42ea3cab2a39b5318089dab93f558d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaae42ea3cab2a39b5318089dab93f558d">_TIM3_CCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae42ea3cab2a39b5318089dab93f558d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 1 low byte reset value.  <a href="#gaae42ea3cab2a39b5318089dab93f558d">More...</a><br /></td></tr>
<tr class="separator:gaae42ea3cab2a39b5318089dab93f558d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga215c2b4ddd1588fa06569da54a32e9c4">_TIM3_CCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 high byte reset value.  <a href="#ga215c2b4ddd1588fa06569da54a32e9c4">More...</a><br /></td></tr>
<tr class="separator:ga215c2b4ddd1588fa06569da54a32e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135adc82caf6a880274f3034954803df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga135adc82caf6a880274f3034954803df">_TIM3_CCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga135adc82caf6a880274f3034954803df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 16-bit capture/compare value 2 low byte reset value.  <a href="#ga135adc82caf6a880274f3034954803df">More...</a><br /></td></tr>
<tr class="separator:ga135adc82caf6a880274f3034954803df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17020676dbb5becb8572f1a32e26bab4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga17020676dbb5becb8572f1a32e26bab4">_TIM3_BKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga17020676dbb5becb8572f1a32e26bab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break register reset value.  <a href="#ga17020676dbb5becb8572f1a32e26bab4">More...</a><br /></td></tr>
<tr class="separator:ga17020676dbb5becb8572f1a32e26bab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9996cf9871c678d3b7217402f5b9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf9996cf9871c678d3b7217402f5b9b4">_TIM3_OISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadf9996cf9871c678d3b7217402f5b9b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output idle state register reset value.  <a href="#gadf9996cf9871c678d3b7217402f5b9b4">More...</a><br /></td></tr>
<tr class="separator:gadf9996cf9871c678d3b7217402f5b9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa3c9c1799aff12dba3968a7a8a03b824">_TIM3_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Counter enable [0] (in _TIM3_CR1)  <a href="#gaa3c9c1799aff12dba3968a7a8a03b824">More...</a><br /></td></tr>
<tr class="separator:gaa3c9c1799aff12dba3968a7a8a03b824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2a2bcd1d4e21f90c50fa10eb62b88662">_TIM3_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update disable [0] (in _TIM3_CR1)  <a href="#ga2a2bcd1d4e21f90c50fa10eb62b88662">More...</a><br /></td></tr>
<tr class="separator:ga2a2bcd1d4e21f90c50fa10eb62b88662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21807594982efb47487032b43ffd154f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21807594982efb47487032b43ffd154f">_TIM3_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga21807594982efb47487032b43ffd154f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update request source [0] (in _TIM3_CR1)  <a href="#ga21807594982efb47487032b43ffd154f">More...</a><br /></td></tr>
<tr class="separator:ga21807594982efb47487032b43ffd154f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31097501e62bcc400ea8e5afb48c13b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31097501e62bcc400ea8e5afb48c13b2">_TIM3_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga31097501e62bcc400ea8e5afb48c13b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 One-pulse mode [0] (in _TIM3_CR1)  <a href="#ga31097501e62bcc400ea8e5afb48c13b2">More...</a><br /></td></tr>
<tr class="separator:ga31097501e62bcc400ea8e5afb48c13b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c5d4034e78a73850bdce3c6fededc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga50c5d4034e78a73850bdce3c6fededc6">_TIM3_DIR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga50c5d4034e78a73850bdce3c6fededc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Direction [0] (in _TIM3_CR1)  <a href="#ga50c5d4034e78a73850bdce3c6fededc6">More...</a><br /></td></tr>
<tr class="separator:ga50c5d4034e78a73850bdce3c6fededc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1148ca89658f894a59204547574a4ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1148ca89658f894a59204547574a4ae0">_TIM3_CMS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1148ca89658f894a59204547574a4ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Center-aligned Mode Selection [0:1] (in _TIM2_CR1)  <a href="#ga1148ca89658f894a59204547574a4ae0">More...</a><br /></td></tr>
<tr class="separator:ga1148ca89658f894a59204547574a4ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ca54356674ac999e7dcfbf6b91411c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga86ca54356674ac999e7dcfbf6b91411c">_TIM3_CMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga86ca54356674ac999e7dcfbf6b91411c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Center-aligned Mode Selection [0] (in _TIM2_CR1)  <a href="#ga86ca54356674ac999e7dcfbf6b91411c">More...</a><br /></td></tr>
<tr class="separator:ga86ca54356674ac999e7dcfbf6b91411c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c0b63d78aae13f970f12d952bae81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga87c0b63d78aae13f970f12d952bae81a">_TIM3_CMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga87c0b63d78aae13f970f12d952bae81a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Center-aligned Mode Selection [1] (in _TIM2_CR1)  <a href="#ga87c0b63d78aae13f970f12d952bae81a">More...</a><br /></td></tr>
<tr class="separator:ga87c0b63d78aae13f970f12d952bae81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf138a4c05709cfc340750915b8266c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf138a4c05709cfc340750915b8266c4b">_TIM3_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf138a4c05709cfc340750915b8266c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Auto-reload preload enable [0] (in _TIM3_CR1)  <a href="#gaf138a4c05709cfc340750915b8266c4b">More...</a><br /></td></tr>
<tr class="separator:gaf138a4c05709cfc340750915b8266c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128ad2fb1ed00c268674d3a58be97365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga128ad2fb1ed00c268674d3a58be97365">_TIM3_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga128ad2fb1ed00c268674d3a58be97365"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master mode selection [2:0] (in _TIM3_CR2)  <a href="#ga128ad2fb1ed00c268674d3a58be97365">More...</a><br /></td></tr>
<tr class="separator:ga128ad2fb1ed00c268674d3a58be97365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70728d7e445ec678549b5f1a75dfa76f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga70728d7e445ec678549b5f1a75dfa76f">_TIM3_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga70728d7e445ec678549b5f1a75dfa76f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master mode selection [0] (in _TIM3_CR2)  <a href="#ga70728d7e445ec678549b5f1a75dfa76f">More...</a><br /></td></tr>
<tr class="separator:ga70728d7e445ec678549b5f1a75dfa76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9499ee0fafdeeb985c515b520df761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3c9499ee0fafdeeb985c515b520df761">_TIM3_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3c9499ee0fafdeeb985c515b520df761"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master mode selection [1] (in _TIM3_CR2)  <a href="#ga3c9499ee0fafdeeb985c515b520df761">More...</a><br /></td></tr>
<tr class="separator:ga3c9499ee0fafdeeb985c515b520df761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b522e3be9ad5c4c2702a6abdfcde19f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1b522e3be9ad5c4c2702a6abdfcde19f">_TIM3_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1b522e3be9ad5c4c2702a6abdfcde19f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master mode selection [2] (in _TIM3_CR2)  <a href="#ga1b522e3be9ad5c4c2702a6abdfcde19f">More...</a><br /></td></tr>
<tr class="separator:ga1b522e3be9ad5c4c2702a6abdfcde19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae528599b6f3caeaa6cf972514137d9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae528599b6f3caeaa6cf972514137d9fa">_TIM3_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae528599b6f3caeaa6cf972514137d9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Clock/trigger/slave mode selection [2:0] (in _TIM3_SMCR)  <a href="#gae528599b6f3caeaa6cf972514137d9fa">More...</a><br /></td></tr>
<tr class="separator:gae528599b6f3caeaa6cf972514137d9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905d97830f3b0cefcdcec94a3ae393b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga905d97830f3b0cefcdcec94a3ae393b8">_TIM3_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga905d97830f3b0cefcdcec94a3ae393b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Clock/trigger/slave mode selection [0] (in _TIM3_SMCR)  <a href="#ga905d97830f3b0cefcdcec94a3ae393b8">More...</a><br /></td></tr>
<tr class="separator:ga905d97830f3b0cefcdcec94a3ae393b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1115d0566206fec48eac4064fc5ba164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1115d0566206fec48eac4064fc5ba164">_TIM3_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1115d0566206fec48eac4064fc5ba164"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Clock/trigger/slave mode selection [1] (in _TIM3_SMCR)  <a href="#ga1115d0566206fec48eac4064fc5ba164">More...</a><br /></td></tr>
<tr class="separator:ga1115d0566206fec48eac4064fc5ba164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4121291fcf24b1ec0e5437be4b9f49ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4121291fcf24b1ec0e5437be4b9f49ee">_TIM3_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4121291fcf24b1ec0e5437be4b9f49ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Clock/trigger/slave mode selection [2] (in _TIM3_SMCR)  <a href="#ga4121291fcf24b1ec0e5437be4b9f49ee">More...</a><br /></td></tr>
<tr class="separator:ga4121291fcf24b1ec0e5437be4b9f49ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864f7acc6c3829a26946d120e981986f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga864f7acc6c3829a26946d120e981986f">_TIM3_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga864f7acc6c3829a26946d120e981986f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger selection [2:0] (in _TIM3_SMCR)  <a href="#ga864f7acc6c3829a26946d120e981986f">More...</a><br /></td></tr>
<tr class="separator:ga864f7acc6c3829a26946d120e981986f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb3c8886aa148b3cf58e1e6d894cdf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadcb3c8886aa148b3cf58e1e6d894cdf8">_TIM3_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gadcb3c8886aa148b3cf58e1e6d894cdf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger selection [0] (in _TIM3_SMCR)  <a href="#gadcb3c8886aa148b3cf58e1e6d894cdf8">More...</a><br /></td></tr>
<tr class="separator:gadcb3c8886aa148b3cf58e1e6d894cdf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a721e0ec575636ddb7bc88366d8cf31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7a721e0ec575636ddb7bc88366d8cf31">_TIM3_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7a721e0ec575636ddb7bc88366d8cf31"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger selection [1] (in _TIM3_SMCR)  <a href="#ga7a721e0ec575636ddb7bc88366d8cf31">More...</a><br /></td></tr>
<tr class="separator:ga7a721e0ec575636ddb7bc88366d8cf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa2a68d19610db6a8a95f1834da724b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6aa2a68d19610db6a8a95f1834da724b">_TIM3_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6aa2a68d19610db6a8a95f1834da724b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger selection [2] (in _TIM3_SMCR)  <a href="#ga6aa2a68d19610db6a8a95f1834da724b">More...</a><br /></td></tr>
<tr class="separator:ga6aa2a68d19610db6a8a95f1834da724b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2632a1a38849f8d4c06d7f6a607b1dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2632a1a38849f8d4c06d7f6a607b1dbc">_TIM3_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2632a1a38849f8d4c06d7f6a607b1dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Master/slave mode [0] (in _TIM3_SMCR)  <a href="#ga2632a1a38849f8d4c06d7f6a607b1dbc">More...</a><br /></td></tr>
<tr class="separator:ga2632a1a38849f8d4c06d7f6a607b1dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f91276500b93073f24dcf822c60ead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f91276500b93073f24dcf822c60ead2">_TIM3_ETF</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0f91276500b93073f24dcf822c60ead2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [3:0] (in _TIM3_ETR)  <a href="#ga0f91276500b93073f24dcf822c60ead2">More...</a><br /></td></tr>
<tr class="separator:ga0f91276500b93073f24dcf822c60ead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ff848db2a64bd1073c6c8007f2504b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33ff848db2a64bd1073c6c8007f2504b">_TIM3_ETF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga33ff848db2a64bd1073c6c8007f2504b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [0] (in _TIM3_ETR)  <a href="#ga33ff848db2a64bd1073c6c8007f2504b">More...</a><br /></td></tr>
<tr class="separator:ga33ff848db2a64bd1073c6c8007f2504b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga727ad3b197c59fdcdb3d2885fde7cbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga727ad3b197c59fdcdb3d2885fde7cbcc">_TIM3_ETF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga727ad3b197c59fdcdb3d2885fde7cbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [1] (in _TIM3_ETR)  <a href="#ga727ad3b197c59fdcdb3d2885fde7cbcc">More...</a><br /></td></tr>
<tr class="separator:ga727ad3b197c59fdcdb3d2885fde7cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c0970f056d84b2777bb99c2acffd1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad4c0970f056d84b2777bb99c2acffd1e">_TIM3_ETF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad4c0970f056d84b2777bb99c2acffd1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [2] (in _TIM3_ETR)  <a href="#gad4c0970f056d84b2777bb99c2acffd1e">More...</a><br /></td></tr>
<tr class="separator:gad4c0970f056d84b2777bb99c2acffd1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a6c4a1161d7bd115378fe4258ce088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad6a6c4a1161d7bd115378fe4258ce088">_TIM3_ETF3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad6a6c4a1161d7bd115378fe4258ce088"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger filter [3] (in _TIM3_ETR)  <a href="#gad6a6c4a1161d7bd115378fe4258ce088">More...</a><br /></td></tr>
<tr class="separator:gad6a6c4a1161d7bd115378fe4258ce088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb048828653cd5957df8a52e2bdfbee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb048828653cd5957df8a52e2bdfbee4">_TIM3_ETPS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacb048828653cd5957df8a52e2bdfbee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger prescaler [1:0] (in _TIM3_ETR)  <a href="#gacb048828653cd5957df8a52e2bdfbee4">More...</a><br /></td></tr>
<tr class="separator:gacb048828653cd5957df8a52e2bdfbee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bf6a177b7635bb23dcac47c0e1ba68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa4bf6a177b7635bb23dcac47c0e1ba68">_TIM3_ETPS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa4bf6a177b7635bb23dcac47c0e1ba68"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger prescaler [0] (in _TIM3_ETR)  <a href="#gaa4bf6a177b7635bb23dcac47c0e1ba68">More...</a><br /></td></tr>
<tr class="separator:gaa4bf6a177b7635bb23dcac47c0e1ba68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb0165b397b45d2a9eb2d2edf152fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaacb0165b397b45d2a9eb2d2edf152fa2">_TIM3_ETPS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaacb0165b397b45d2a9eb2d2edf152fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger prescaler [1] (in _TIM3_ETR)  <a href="#gaacb0165b397b45d2a9eb2d2edf152fa2">More...</a><br /></td></tr>
<tr class="separator:gaacb0165b397b45d2a9eb2d2edf152fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3081a48e86d2a73e91e4db9962bae9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3081a48e86d2a73e91e4db9962bae9fa">_TIM3_ECE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3081a48e86d2a73e91e4db9962bae9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External clock enable [0] (in _TIM3_ETR)  <a href="#ga3081a48e86d2a73e91e4db9962bae9fa">More...</a><br /></td></tr>
<tr class="separator:ga3081a48e86d2a73e91e4db9962bae9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1331426c017ff4bd757bc0f78e4366b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1331426c017ff4bd757bc0f78e4366b7">_TIM3_ETP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1331426c017ff4bd757bc0f78e4366b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 External trigger polarity [0] (in _TIM3_ETR)  <a href="#ga1331426c017ff4bd757bc0f78e4366b7">More...</a><br /></td></tr>
<tr class="separator:ga1331426c017ff4bd757bc0f78e4366b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga43d3e436024a1760efdefe5c5c5af7a6">_TIM3_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update interrupt enable [0] (in _TIM3_IER)  <a href="#ga43d3e436024a1760efdefe5c5c5af7a6">More...</a><br /></td></tr>
<tr class="separator:ga43d3e436024a1760efdefe5c5c5af7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf374a2ec15b7e0ff005998a77c3a2e92">_TIM3_CC1IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 interrupt enable [0] (in _TIM3_IER)  <a href="#gaf374a2ec15b7e0ff005998a77c3a2e92">More...</a><br /></td></tr>
<tr class="separator:gaf374a2ec15b7e0ff005998a77c3a2e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86395fbf46e48c9938e7dedfc18206f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf86395fbf46e48c9938e7dedfc18206f">_TIM3_CC2IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf86395fbf46e48c9938e7dedfc18206f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 interrupt enable [0] (in _TIM3_IER)  <a href="#gaf86395fbf46e48c9938e7dedfc18206f">More...</a><br /></td></tr>
<tr class="separator:gaf86395fbf46e48c9938e7dedfc18206f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d2699e6b460f1efd0f025a06a26149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82d2699e6b460f1efd0f025a06a26149">_TIM3_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga82d2699e6b460f1efd0f025a06a26149"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger interrupt enable [0] (in _TIM3_IER)  <a href="#ga82d2699e6b460f1efd0f025a06a26149">More...</a><br /></td></tr>
<tr class="separator:ga82d2699e6b460f1efd0f025a06a26149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf731d8d8ce9dadf5f8530b9b66ff86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4bf731d8d8ce9dadf5f8530b9b66ff86">_TIM3_BIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4bf731d8d8ce9dadf5f8530b9b66ff86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break interrupt enable [0] (in _TIM3_IER)  <a href="#ga4bf731d8d8ce9dadf5f8530b9b66ff86">More...</a><br /></td></tr>
<tr class="separator:ga4bf731d8d8ce9dadf5f8530b9b66ff86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaef2a6ed68cdf2f6add6c1e0982d9d5e0">_TIM3_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update interrupt flag [0] (in _TIM3_SR1)  <a href="#gaef2a6ed68cdf2f6add6c1e0982d9d5e0">More...</a><br /></td></tr>
<tr class="separator:gaef2a6ed68cdf2f6add6c1e0982d9d5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210f7095973dda57a902a6988928b713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga210f7095973dda57a902a6988928b713">_TIM3_CC1IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga210f7095973dda57a902a6988928b713"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 interrupt flag [0] (in _TIM3_SR1)  <a href="#ga210f7095973dda57a902a6988928b713">More...</a><br /></td></tr>
<tr class="separator:ga210f7095973dda57a902a6988928b713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21341d7029fb0423f4b11650c346a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8e21341d7029fb0423f4b11650c346a3">_TIM3_CC2IF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8e21341d7029fb0423f4b11650c346a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 interrupt flag [0] (in _TIM3_SR1)  <a href="#ga8e21341d7029fb0423f4b11650c346a3">More...</a><br /></td></tr>
<tr class="separator:ga8e21341d7029fb0423f4b11650c346a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5300689ffb5e4ab73316a8c093cc20c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5300689ffb5e4ab73316a8c093cc20c8">_TIM3_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5300689ffb5e4ab73316a8c093cc20c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger interrupt flag [0] (in _TIM3_SR1)  <a href="#ga5300689ffb5e4ab73316a8c093cc20c8">More...</a><br /></td></tr>
<tr class="separator:ga5300689ffb5e4ab73316a8c093cc20c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57dfa22f5ec11bb984cd2216e1963635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga57dfa22f5ec11bb984cd2216e1963635">_TIM3_BIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga57dfa22f5ec11bb984cd2216e1963635"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break interrupt flag [0] (in _TIM3_SR1)  <a href="#ga57dfa22f5ec11bb984cd2216e1963635">More...</a><br /></td></tr>
<tr class="separator:ga57dfa22f5ec11bb984cd2216e1963635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaba6cbd4376a5ebdc729f016bc04e0a13">_TIM3_CC1OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 overcapture flag [0] (in _TIM3_SR2)  <a href="#gaba6cbd4376a5ebdc729f016bc04e0a13">More...</a><br /></td></tr>
<tr class="separator:gaba6cbd4376a5ebdc729f016bc04e0a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8b4dab4faf16179f8b9cd82b4e7e12b4">_TIM3_CC2OF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 overcapture flag [0] (in _TIM3_SR2)  <a href="#ga8b4dab4faf16179f8b9cd82b4e7e12b4">More...</a><br /></td></tr>
<tr class="separator:ga8b4dab4faf16179f8b9cd82b4e7e12b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e9d595263b076ad7df524edbbb722e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44e9d595263b076ad7df524edbbb722e">_TIM3_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga44e9d595263b076ad7df524edbbb722e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Update generation [0] (in _TIM3_EGR)  <a href="#ga44e9d595263b076ad7df524edbbb722e">More...</a><br /></td></tr>
<tr class="separator:ga44e9d595263b076ad7df524edbbb722e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6b968fe10f2d05cebd492b8c0b223f7d">_TIM3_CC1G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 generation [0] (in _TIM3_EGR)  <a href="#ga6b968fe10f2d05cebd492b8c0b223f7d">More...</a><br /></td></tr>
<tr class="separator:ga6b968fe10f2d05cebd492b8c0b223f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7194c6790b7b75acb255c318af8063e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac7194c6790b7b75acb255c318af8063e">_TIM3_CC2G</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac7194c6790b7b75acb255c318af8063e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 generation [0] (in _TIM3_EGR)  <a href="#gac7194c6790b7b75acb255c318af8063e">More...</a><br /></td></tr>
<tr class="separator:gac7194c6790b7b75acb255c318af8063e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f27ab3e1d4e56ef5dd008c45bdf8d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7f27ab3e1d4e56ef5dd008c45bdf8d11">_TIM3_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7f27ab3e1d4e56ef5dd008c45bdf8d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Trigger generation [0] (in _TIM3_EGR)  <a href="#ga7f27ab3e1d4e56ef5dd008c45bdf8d11">More...</a><br /></td></tr>
<tr class="separator:ga7f27ab3e1d4e56ef5dd008c45bdf8d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd88fd5e44a287e253627490ab36082e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafd88fd5e44a287e253627490ab36082e">_TIM3_BG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafd88fd5e44a287e253627490ab36082e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break generation [0] (in _TIM3_EGR)  <a href="#gafd88fd5e44a287e253627490ab36082e">More...</a><br /></td></tr>
<tr class="separator:gafd88fd5e44a287e253627490ab36082e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83cd522477cf3e80783c80dcb77cd7f6">_TIM3_CC1S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [1:0] (in _TIM3_CCMR1)  <a href="#ga83cd522477cf3e80783c80dcb77cd7f6">More...</a><br /></td></tr>
<tr class="separator:ga83cd522477cf3e80783c80dcb77cd7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18fee13d89b4fe37a830513509fa9cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga18fee13d89b4fe37a830513509fa9cbc">_TIM3_CC1S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18fee13d89b4fe37a830513509fa9cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [0] (in _TIM3_CCMR1)  <a href="#ga18fee13d89b4fe37a830513509fa9cbc">More...</a><br /></td></tr>
<tr class="separator:ga18fee13d89b4fe37a830513509fa9cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76149dfbc4a8c04729aec8021e5c4218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76149dfbc4a8c04729aec8021e5c4218">_TIM3_CC1S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga76149dfbc4a8c04729aec8021e5c4218"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 1 selection [1] (in _TIM3_CCMR1)  <a href="#ga76149dfbc4a8c04729aec8021e5c4218">More...</a><br /></td></tr>
<tr class="separator:ga76149dfbc4a8c04729aec8021e5c4218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7634be914310cfcb4010075d7eaadc35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7634be914310cfcb4010075d7eaadc35">_TIM3_OC1FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7634be914310cfcb4010075d7eaadc35"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 fast enable [0] (in _TIM3_CCMR1)  <a href="#ga7634be914310cfcb4010075d7eaadc35">More...</a><br /></td></tr>
<tr class="separator:ga7634be914310cfcb4010075d7eaadc35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03dd1bcd282e3424a5cd29582e377b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03dd1bcd282e3424a5cd29582e377b28">_TIM3_OC1PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga03dd1bcd282e3424a5cd29582e377b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 preload enable [0] (in _TIM3_CCMR1)  <a href="#ga03dd1bcd282e3424a5cd29582e377b28">More...</a><br /></td></tr>
<tr class="separator:ga03dd1bcd282e3424a5cd29582e377b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d059b6f9a90b25f784781a30820e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad0d059b6f9a90b25f784781a30820e30">_TIM3_OC1M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad0d059b6f9a90b25f784781a30820e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2:0] (in _TIM3_CCMR1)  <a href="#gad0d059b6f9a90b25f784781a30820e30">More...</a><br /></td></tr>
<tr class="separator:gad0d059b6f9a90b25f784781a30820e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0301709d7c7326d472470e82c0da4ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0301709d7c7326d472470e82c0da4ff6">_TIM3_OC1M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0301709d7c7326d472470e82c0da4ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1)  <a href="#ga0301709d7c7326d472470e82c0da4ff6">More...</a><br /></td></tr>
<tr class="separator:ga0301709d7c7326d472470e82c0da4ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44e4be5cfb64926ff97811ff01cab5f1">_TIM3_OC1M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1)  <a href="#ga44e4be5cfb64926ff97811ff01cab5f1">More...</a><br /></td></tr>
<tr class="separator:ga44e4be5cfb64926ff97811ff01cab5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef222e534d80de3f36eea8796f27797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ef222e534d80de3f36eea8796f27797">_TIM3_OC1M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7ef222e534d80de3f36eea8796f27797"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1)  <a href="#ga7ef222e534d80de3f36eea8796f27797">More...</a><br /></td></tr>
<tr class="separator:ga7ef222e534d80de3f36eea8796f27797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab5b0a4e50aa74fb90b5fd7d0e9c0052f">_TIM3_IC1PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [1:0] (in _TIM3_CCMR1)  <a href="#gab5b0a4e50aa74fb90b5fd7d0e9c0052f">More...</a><br /></td></tr>
<tr class="separator:gab5b0a4e50aa74fb90b5fd7d0e9c0052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb75f24a8c0ab65a5458729bcf501818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb75f24a8c0ab65a5458729bcf501818">_TIM3_IC1PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafb75f24a8c0ab65a5458729bcf501818"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [0] (in _TIM3_CCMR1)  <a href="#gafb75f24a8c0ab65a5458729bcf501818">More...</a><br /></td></tr>
<tr class="separator:gafb75f24a8c0ab65a5458729bcf501818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e945916e0cc91a182d01cbe15072a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e945916e0cc91a182d01cbe15072a21">_TIM3_IC1PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2e945916e0cc91a182d01cbe15072a21"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 prescaler [1] (in _TIM3_CCMR1)  <a href="#ga2e945916e0cc91a182d01cbe15072a21">More...</a><br /></td></tr>
<tr class="separator:ga2e945916e0cc91a182d01cbe15072a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b081528c041fcfbd63a814a769df11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga24b081528c041fcfbd63a814a769df11">_TIM3_IC1F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga24b081528c041fcfbd63a814a769df11"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 1 mode [3:0] (in _TIM3_CCMR1)  <a href="#ga24b081528c041fcfbd63a814a769df11">More...</a><br /></td></tr>
<tr class="separator:ga24b081528c041fcfbd63a814a769df11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68010cbd1c38c6a9c4ea7a3b9fce309b">_TIM3_IC1F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 filter [0] (in _TIM3_CCMR1)  <a href="#ga68010cbd1c38c6a9c4ea7a3b9fce309b">More...</a><br /></td></tr>
<tr class="separator:ga68010cbd1c38c6a9c4ea7a3b9fce309b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04541b4b636f069a6729fb8b10a5ecce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga04541b4b636f069a6729fb8b10a5ecce">_TIM3_IC1F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga04541b4b636f069a6729fb8b10a5ecce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 filter [1] (in _TIM3_CCMR1)  <a href="#ga04541b4b636f069a6729fb8b10a5ecce">More...</a><br /></td></tr>
<tr class="separator:ga04541b4b636f069a6729fb8b10a5ecce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22db08041da65a733eb5072b204dec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac22db08041da65a733eb5072b204dec0">_TIM3_IC1F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac22db08041da65a733eb5072b204dec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 filter [2] (in _TIM3_CCMR1)  <a href="#gac22db08041da65a733eb5072b204dec0">More...</a><br /></td></tr>
<tr class="separator:gac22db08041da65a733eb5072b204dec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599f764ec05f89e695944ac36c52d40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga599f764ec05f89e695944ac36c52d40b">_TIM3_IC1F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga599f764ec05f89e695944ac36c52d40b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 1 filter [3] (in _TIM3_CCMR1)  <a href="#ga599f764ec05f89e695944ac36c52d40b">More...</a><br /></td></tr>
<tr class="separator:ga599f764ec05f89e695944ac36c52d40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8995ab8850b5004afeb10bd4a1006d5e">_TIM3_CC2S</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [1:0] (in _TIM3_CCMR2)  <a href="#ga8995ab8850b5004afeb10bd4a1006d5e">More...</a><br /></td></tr>
<tr class="separator:ga8995ab8850b5004afeb10bd4a1006d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d81b9eacdc6396a3adefff730c9cc01">_TIM3_CC2S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [0] (in _TIM3_CCMR2)  <a href="#ga1d81b9eacdc6396a3adefff730c9cc01">More...</a><br /></td></tr>
<tr class="separator:ga1d81b9eacdc6396a3adefff730c9cc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd35656d0cae6a1611ac41dded29c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacfd35656d0cae6a1611ac41dded29c43">_TIM3_CC2S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacfd35656d0cae6a1611ac41dded29c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Compare 2 selection [1] (in _TIM3_CCMR2)  <a href="#gacfd35656d0cae6a1611ac41dded29c43">More...</a><br /></td></tr>
<tr class="separator:gacfd35656d0cae6a1611ac41dded29c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa973077a9028a45d5957a510293b7e86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa973077a9028a45d5957a510293b7e86">_TIM3_OC2FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa973077a9028a45d5957a510293b7e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 fast enable [0] (in _TIM3_CCMR2)  <a href="#gaa973077a9028a45d5957a510293b7e86">More...</a><br /></td></tr>
<tr class="separator:gaa973077a9028a45d5957a510293b7e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bfc82cf40618dfef217d8f0c9876adb">_TIM3_OC2PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 preload enable [0] (in _TIM3_CCMR2)  <a href="#ga3bfc82cf40618dfef217d8f0c9876adb">More...</a><br /></td></tr>
<tr class="separator:ga3bfc82cf40618dfef217d8f0c9876adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90021ab05f63eb77f1041275b181aee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga90021ab05f63eb77f1041275b181aee6">_TIM3_OC2M</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga90021ab05f63eb77f1041275b181aee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2:0] (in _TIM3_CCMR2)  <a href="#ga90021ab05f63eb77f1041275b181aee6">More...</a><br /></td></tr>
<tr class="separator:ga90021ab05f63eb77f1041275b181aee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad1762c81397871d2ee59ec91877c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ad1762c81397871d2ee59ec91877c80">_TIM3_OC2M0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7ad1762c81397871d2ee59ec91877c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2)  <a href="#ga7ad1762c81397871d2ee59ec91877c80">More...</a><br /></td></tr>
<tr class="separator:ga7ad1762c81397871d2ee59ec91877c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace85d18b4653a91205143bebe08d6fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace85d18b4653a91205143bebe08d6fdf">_TIM3_OC2M1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gace85d18b4653a91205143bebe08d6fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2)  <a href="#gace85d18b4653a91205143bebe08d6fdf">More...</a><br /></td></tr>
<tr class="separator:gace85d18b4653a91205143bebe08d6fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6f377190b7bf62339265600d55b97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f6f377190b7bf62339265600d55b97c">_TIM3_OC2M2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6f6f377190b7bf62339265600d55b97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2)  <a href="#ga6f6f377190b7bf62339265600d55b97c">More...</a><br /></td></tr>
<tr class="separator:ga6f6f377190b7bf62339265600d55b97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfded4492c57a2684adea253a73846b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfded4492c57a2684adea253a73846b9">_TIM3_IC2PSC</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadfded4492c57a2684adea253a73846b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [1:0] (in _TIM3_CCMR2)  <a href="#gadfded4492c57a2684adea253a73846b9">More...</a><br /></td></tr>
<tr class="separator:gadfded4492c57a2684adea253a73846b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26240a8de78272c9bcb6292bae32fa47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga26240a8de78272c9bcb6292bae32fa47">_TIM3_IC2PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga26240a8de78272c9bcb6292bae32fa47"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [0] (in _TIM3_CCMR2)  <a href="#ga26240a8de78272c9bcb6292bae32fa47">More...</a><br /></td></tr>
<tr class="separator:ga26240a8de78272c9bcb6292bae32fa47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae894ad05fedd461074b19f9051596c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae894ad05fedd461074b19f9051596c23">_TIM3_IC2PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae894ad05fedd461074b19f9051596c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 prescaler [1] (in _TIM3_CCMR2)  <a href="#gae894ad05fedd461074b19f9051596c23">More...</a><br /></td></tr>
<tr class="separator:gae894ad05fedd461074b19f9051596c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72928486108cdd7b5e62da0568d29c43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72928486108cdd7b5e62da0568d29c43">_TIM3_IC2F</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga72928486108cdd7b5e62da0568d29c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output compare 2 mode [3:0] (in _TIM3_CCMR2)  <a href="#ga72928486108cdd7b5e62da0568d29c43">More...</a><br /></td></tr>
<tr class="separator:ga72928486108cdd7b5e62da0568d29c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5dc00f1d91a42e602d6dcdd7c5277937">_TIM3_IC2F0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 filter [0] (in _TIM3_CCMR2)  <a href="#ga5dc00f1d91a42e602d6dcdd7c5277937">More...</a><br /></td></tr>
<tr class="separator:ga5dc00f1d91a42e602d6dcdd7c5277937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497858969bcc31bcd50ebbe991991120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga497858969bcc31bcd50ebbe991991120">_TIM3_IC2F1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga497858969bcc31bcd50ebbe991991120"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 filter [1] (in _TIM3_CCMR2)  <a href="#ga497858969bcc31bcd50ebbe991991120">More...</a><br /></td></tr>
<tr class="separator:ga497858969bcc31bcd50ebbe991991120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c776e6b479c88d669feaeb291fd95d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c776e6b479c88d669feaeb291fd95d8">_TIM3_IC2F2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga6c776e6b479c88d669feaeb291fd95d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 filter [2] (in _TIM3_CCMR2)  <a href="#ga6c776e6b479c88d669feaeb291fd95d8">More...</a><br /></td></tr>
<tr class="separator:ga6c776e6b479c88d669feaeb291fd95d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4bc1797b9f34a4fca7acaf46969f1473">_TIM3_IC2F3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Input capture 2 filter [3] (in _TIM3_CCMR2)  <a href="#ga4bc1797b9f34a4fca7acaf46969f1473">More...</a><br /></td></tr>
<tr class="separator:ga4bc1797b9f34a4fca7acaf46969f1473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab270aec1ac58ae82f6fc4628d0042319"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab270aec1ac58ae82f6fc4628d0042319">_TIM3_CC1E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab270aec1ac58ae82f6fc4628d0042319"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 output enable [0] (in _TIM3_CCER1)  <a href="#gab270aec1ac58ae82f6fc4628d0042319">More...</a><br /></td></tr>
<tr class="separator:gab270aec1ac58ae82f6fc4628d0042319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6499c72801d86cf630db9bc376cced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5c6499c72801d86cf630db9bc376cced">_TIM3_CC1P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5c6499c72801d86cf630db9bc376cced"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 1 output polarity [0] (in _TIM3_CCER1)  <a href="#ga5c6499c72801d86cf630db9bc376cced">More...</a><br /></td></tr>
<tr class="separator:ga5c6499c72801d86cf630db9bc376cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb70970917ebbe50ec03e1e159850bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6fb70970917ebbe50ec03e1e159850bc">_TIM3_CC2E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6fb70970917ebbe50ec03e1e159850bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 output enable [0] (in _TIM3_CCER1)  <a href="#ga6fb70970917ebbe50ec03e1e159850bc">More...</a><br /></td></tr>
<tr class="separator:ga6fb70970917ebbe50ec03e1e159850bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab91b66f0b9907bffba8fc4ef8b93461f">_TIM3_CC2P</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Capture/compare 2 output polarity [0] (in _TIM3_CCER1)  <a href="#gab91b66f0b9907bffba8fc4ef8b93461f">More...</a><br /></td></tr>
<tr class="separator:gab91b66f0b9907bffba8fc4ef8b93461f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa97ab9cf948e0b0b8e015598ca57974a">_TIM3_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 prescaler [2:0] (in _TIM3_PSCR)  <a href="#gaa97ab9cf948e0b0b8e015598ca57974a">More...</a><br /></td></tr>
<tr class="separator:gaa97ab9cf948e0b0b8e015598ca57974a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa89edf2e6c7e98fc2d683cafb35978a1">_TIM3_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 prescaler [0] (in _TIM3_PSCR)  <a href="#gaa89edf2e6c7e98fc2d683cafb35978a1">More...</a><br /></td></tr>
<tr class="separator:gaa89edf2e6c7e98fc2d683cafb35978a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4588b5f8e7025064da46159dc38db34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4588b5f8e7025064da46159dc38db34">_TIM3_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4588b5f8e7025064da46159dc38db34"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 prescaler [1] (in _TIM3_PSCR)  <a href="#gae4588b5f8e7025064da46159dc38db34">More...</a><br /></td></tr>
<tr class="separator:gae4588b5f8e7025064da46159dc38db34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb62254e89445c959603f20ed163e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaabb62254e89445c959603f20ed163e5b">_TIM3_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaabb62254e89445c959603f20ed163e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 prescaler [2] (in _TIM3_PSCR)  <a href="#gaabb62254e89445c959603f20ed163e5b">More...</a><br /></td></tr>
<tr class="separator:gaabb62254e89445c959603f20ed163e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b544aca4b61ac8ca6aa79cb42fbc366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6b544aca4b61ac8ca6aa79cb42fbc366">_TIM3_LOCK</a>&#160;&#160;&#160;((int8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6b544aca4b61ac8ca6aa79cb42fbc366"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Lock configuration [1:0] (in _TIM3_BKR)  <a href="#ga6b544aca4b61ac8ca6aa79cb42fbc366">More...</a><br /></td></tr>
<tr class="separator:ga6b544aca4b61ac8ca6aa79cb42fbc366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063a06b313a1772c61fcad1e9aa257f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga063a06b313a1772c61fcad1e9aa257f3">_TIM3_LOCK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga063a06b313a1772c61fcad1e9aa257f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Lock configuration [0] (in _TIM3_BKR)  <a href="#ga063a06b313a1772c61fcad1e9aa257f3">More...</a><br /></td></tr>
<tr class="separator:ga063a06b313a1772c61fcad1e9aa257f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd50a43ad0ac10a0f6e120a3c1ed55f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd50a43ad0ac10a0f6e120a3c1ed55f3">_TIM3_LOCK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gacd50a43ad0ac10a0f6e120a3c1ed55f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Lock configuration [1] (in _TIM3_BKR)  <a href="#gacd50a43ad0ac10a0f6e120a3c1ed55f3">More...</a><br /></td></tr>
<tr class="separator:gacd50a43ad0ac10a0f6e120a3c1ed55f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2fbbf1037193aec4b72be7973432f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadd2fbbf1037193aec4b72be7973432f6">_TIM3_OSSI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadd2fbbf1037193aec4b72be7973432f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Off state selection for idle mode [0] (in _TIM3_BKR)  <a href="#gadd2fbbf1037193aec4b72be7973432f6">More...</a><br /></td></tr>
<tr class="separator:gadd2fbbf1037193aec4b72be7973432f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346699680e81cdd7434c329d5668da52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga346699680e81cdd7434c329d5668da52">_TIM3_BKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga346699680e81cdd7434c329d5668da52"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break enable [0] (in _TIM3_BKR)  <a href="#ga346699680e81cdd7434c329d5668da52">More...</a><br /></td></tr>
<tr class="separator:ga346699680e81cdd7434c329d5668da52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e69e739bcbfb9984988066765226994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e69e739bcbfb9984988066765226994">_TIM3_BKP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4e69e739bcbfb9984988066765226994"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Break polarity [0] (in _TIM3_BKR)  <a href="#ga4e69e739bcbfb9984988066765226994">More...</a><br /></td></tr>
<tr class="separator:ga4e69e739bcbfb9984988066765226994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac87144880cde2bd6f7296d43c6e3f048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac87144880cde2bd6f7296d43c6e3f048">_TIM3_AOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac87144880cde2bd6f7296d43c6e3f048"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Automatic output enable [0] (in _TIM3_BKR)  <a href="#gac87144880cde2bd6f7296d43c6e3f048">More...</a><br /></td></tr>
<tr class="separator:gac87144880cde2bd6f7296d43c6e3f048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e4a1b3e32d4bc840a059aa6720ec9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9e4a1b3e32d4bc840a059aa6720ec9d2">_TIM3_MOE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9e4a1b3e32d4bc840a059aa6720ec9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Main output enable [0] (in _TIM3_BKR)  <a href="#ga9e4a1b3e32d4bc840a059aa6720ec9d2">More...</a><br /></td></tr>
<tr class="separator:ga9e4a1b3e32d4bc840a059aa6720ec9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad497e0b80548491d2ab6d1953266453e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad497e0b80548491d2ab6d1953266453e">_TIM3_OIS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad497e0b80548491d2ab6d1953266453e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output idle state 1 (OC1 output) [0] (in _TIM3_OISR)  <a href="#gad497e0b80548491d2ab6d1953266453e">More...</a><br /></td></tr>
<tr class="separator:gad497e0b80548491d2ab6d1953266453e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7774186e07b2919223b7d7643a3c4847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7774186e07b2919223b7d7643a3c4847">_TIM3_OIS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7774186e07b2919223b7d7643a3c4847"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM3 Output idle state 2 (OC2 output) [0] (in _TIM3_OISR)  <a href="#ga7774186e07b2919223b7d7643a3c4847">More...</a><br /></td></tr>
<tr class="separator:ga7774186e07b2919223b7d7643a3c4847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4fd9fa5128a8c610790c9f6a48100c77">_TIM4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m4__t.html">TIM4_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 struct/bit access.  <a href="#ga4fd9fa5128a8c610790c9f6a48100c77">More...</a><br /></td></tr>
<tr class="separator:ga4fd9fa5128a8c610790c9f6a48100c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af9bd5423297cae3314e289b5f3a870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0af9bd5423297cae3314e289b5f3a870">_TIM4_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga0af9bd5423297cae3314e289b5f3a870"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 1.  <a href="#ga0af9bd5423297cae3314e289b5f3a870">More...</a><br /></td></tr>
<tr class="separator:ga0af9bd5423297cae3314e289b5f3a870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabc2a311339e7fabdcbc8409dac70fa9d">_TIM4_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 2.  <a href="#gabc2a311339e7fabdcbc8409dac70fa9d">More...</a><br /></td></tr>
<tr class="separator:gabc2a311339e7fabdcbc8409dac70fa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac4683d1b5b9ebe23d07936f8b9a8d1ad">_TIM4_SMCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register.  <a href="#gac4683d1b5b9ebe23d07936f8b9a8d1ad">More...</a><br /></td></tr>
<tr class="separator:gac4683d1b5b9ebe23d07936f8b9a8d1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5214d829fd6feab45b8246ce5529797b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5214d829fd6feab45b8246ce5529797b">_TIM4_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga5214d829fd6feab45b8246ce5529797b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register.  <a href="#ga5214d829fd6feab45b8246ce5529797b">More...</a><br /></td></tr>
<tr class="separator:ga5214d829fd6feab45b8246ce5529797b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a897743dd8105b3d92c6f247ee39bc3">_TIM4_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register.  <a href="#ga9a897743dd8105b3d92c6f247ee39bc3">More...</a><br /></td></tr>
<tr class="separator:ga9a897743dd8105b3d92c6f247ee39bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33f26d7c6551d1d24d63177f9acaf903">_TIM4_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga33f26d7c6551d1d24d63177f9acaf903"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register.  <a href="#ga33f26d7c6551d1d24d63177f9acaf903">More...</a><br /></td></tr>
<tr class="separator:ga33f26d7c6551d1d24d63177f9acaf903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33796f0041d695cf74033910c0531d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga33796f0041d695cf74033910c0531d33">_TIM4_CNTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga33796f0041d695cf74033910c0531d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register.  <a href="#ga33796f0041d695cf74033910c0531d33">More...</a><br /></td></tr>
<tr class="separator:ga33796f0041d695cf74033910c0531d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2185e1a70be3e70465f34a4df26e8067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2185e1a70be3e70465f34a4df26e8067">_TIM4_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga2185e1a70be3e70465f34a4df26e8067"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register.  <a href="#ga2185e1a70be3e70465f34a4df26e8067">More...</a><br /></td></tr>
<tr class="separator:ga2185e1a70be3e70465f34a4df26e8067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8a1cfb8ec32d4a88c118d484b4d284d4">_TIM4_ARR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register.  <a href="#ga8a1cfb8ec32d4a88c118d484b4d284d4">More...</a><br /></td></tr>
<tr class="separator:ga8a1cfb8ec32d4a88c118d484b4d284d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">_TIM4_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 1 reset value.  <a href="#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">More...</a><br /></td></tr>
<tr class="separator:ga6bda1ce7d7f0e677b6a23fecd7c72a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42b8fa9180c8400b77e599a89279427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad42b8fa9180c8400b77e599a89279427">_TIM4_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad42b8fa9180c8400b77e599a89279427"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 control register 2 reset value.  <a href="#gad42b8fa9180c8400b77e599a89279427">More...</a><br /></td></tr>
<tr class="separator:gad42b8fa9180c8400b77e599a89279427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0c5d0a5a47698d45bed4ff3025fdb8ae">_TIM4_SMCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Slave mode control register reset value.  <a href="#ga0c5d0a5a47698d45bed4ff3025fdb8ae">More...</a><br /></td></tr>
<tr class="separator:ga0c5d0a5a47698d45bed4ff3025fdb8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdc97542a8f9cf14866a208521f45cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacdc97542a8f9cf14866a208521f45cc0">_TIM4_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gacdc97542a8f9cf14866a208521f45cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 interrupt enable register reset value.  <a href="#gacdc97542a8f9cf14866a208521f45cc0">More...</a><br /></td></tr>
<tr class="separator:gacdc97542a8f9cf14866a208521f45cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf9b6398f1e326221b4d85c33d1b93b34">_TIM4_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 status register reset value.  <a href="#gaf9b6398f1e326221b4d85c33d1b93b34">More...</a><br /></td></tr>
<tr class="separator:gaf9b6398f1e326221b4d85c33d1b93b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c1550dea4f111c3ce28e0997e7f49fb">_TIM4_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 event generation register reset value.  <a href="#ga6c1550dea4f111c3ce28e0997e7f49fb">More...</a><br /></td></tr>
<tr class="separator:ga6c1550dea4f111c3ce28e0997e7f49fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga24a0ae77488a3374ddb67dc7cd2e9686">_TIM4_CNTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 counter register reset value.  <a href="#ga24a0ae77488a3374ddb67dc7cd2e9686">More...</a><br /></td></tr>
<tr class="separator:ga24a0ae77488a3374ddb67dc7cd2e9686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1624af99d76b9397c568f4bc262a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea1624af99d76b9397c568f4bc262a92">_TIM4_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaea1624af99d76b9397c568f4bc262a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler register reset value.  <a href="#gaea1624af99d76b9397c568f4bc262a92">More...</a><br /></td></tr>
<tr class="separator:gaea1624af99d76b9397c568f4bc262a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga364fc317c2d1ec8dc221569f0b2ef51c">_TIM4_ARR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 auto-reload register reset value.  <a href="#ga364fc317c2d1ec8dc221569f0b2ef51c">More...</a><br /></td></tr>
<tr class="separator:ga364fc317c2d1ec8dc221569f0b2ef51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53f71800dd0a70d932fd3f506ed2e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae53f71800dd0a70d932fd3f506ed2e06">_TIM4_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae53f71800dd0a70d932fd3f506ed2e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Counter enable [0] (in _TIM4_CR1)  <a href="#gae53f71800dd0a70d932fd3f506ed2e06">More...</a><br /></td></tr>
<tr class="separator:gae53f71800dd0a70d932fd3f506ed2e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82972c5cab6ff03f3a77f382835f6079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82972c5cab6ff03f3a77f382835f6079">_TIM4_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga82972c5cab6ff03f3a77f382835f6079"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update disable [0] (in _TIM4_CR1)  <a href="#ga82972c5cab6ff03f3a77f382835f6079">More...</a><br /></td></tr>
<tr class="separator:ga82972c5cab6ff03f3a77f382835f6079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf3eb20dc283dc4002b23c363610e8a4">_TIM4_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update request source [0] (in _TIM4_CR1)  <a href="#gaaf3eb20dc283dc4002b23c363610e8a4">More...</a><br /></td></tr>
<tr class="separator:gaaf3eb20dc283dc4002b23c363610e8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6803a4f1da7a910b57a15fb74b0d90a6">_TIM4_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 One-pulse mode [0] (in _TIM4_CR1)  <a href="#ga6803a4f1da7a910b57a15fb74b0d90a6">More...</a><br /></td></tr>
<tr class="separator:ga6803a4f1da7a910b57a15fb74b0d90a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61530bb772a055a30616ecc04d44e957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga61530bb772a055a30616ecc04d44e957">_TIM4_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga61530bb772a055a30616ecc04d44e957"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Auto-reload preload enable [0] (in _TIM4_CR)  <a href="#ga61530bb772a055a30616ecc04d44e957">More...</a><br /></td></tr>
<tr class="separator:ga61530bb772a055a30616ecc04d44e957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e824a903d5eb228fc56f4c75f86c3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e824a903d5eb228fc56f4c75f86c3ae">_TIM4_MMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e824a903d5eb228fc56f4c75f86c3ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [2:0] (in _TIM4_CR2)  <a href="#ga4e824a903d5eb228fc56f4c75f86c3ae">More...</a><br /></td></tr>
<tr class="separator:ga4e824a903d5eb228fc56f4c75f86c3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93cc3885afa9a950ee654352d8bce7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga93cc3885afa9a950ee654352d8bce7cb">_TIM4_MMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga93cc3885afa9a950ee654352d8bce7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [0] (in _TIM4_CR2)  <a href="#ga93cc3885afa9a950ee654352d8bce7cb">More...</a><br /></td></tr>
<tr class="separator:ga93cc3885afa9a950ee654352d8bce7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0627013b613393ba83ca2422acc60fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac0627013b613393ba83ca2422acc60fd">_TIM4_MMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac0627013b613393ba83ca2422acc60fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [1] (in _TIM4_CR2)  <a href="#gac0627013b613393ba83ca2422acc60fd">More...</a><br /></td></tr>
<tr class="separator:gac0627013b613393ba83ca2422acc60fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0b4d961ec238cc1585bc5cb5eecf65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab0b4d961ec238cc1585bc5cb5eecf65b">_TIM4_MMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab0b4d961ec238cc1585bc5cb5eecf65b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master mode selection [2] (in _TIM4_CR2)  <a href="#gab0b4d961ec238cc1585bc5cb5eecf65b">More...</a><br /></td></tr>
<tr class="separator:gab0b4d961ec238cc1585bc5cb5eecf65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa52ade46be8f05f9137eff4d01dd6d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaa52ade46be8f05f9137eff4d01dd6d6">_TIM4_SMS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa52ade46be8f05f9137eff4d01dd6d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [2:0] (in _TIM4_SMCR)  <a href="#gaaa52ade46be8f05f9137eff4d01dd6d6">More...</a><br /></td></tr>
<tr class="separator:gaaa52ade46be8f05f9137eff4d01dd6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3512bd47b4422e3cb6c1c82ed4ca6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3512bd47b4422e3cb6c1c82ed4ca6d2">_TIM4_SMS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab3512bd47b4422e3cb6c1c82ed4ca6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [0] (in _TIM4_SMCR)  <a href="#gab3512bd47b4422e3cb6c1c82ed4ca6d2">More...</a><br /></td></tr>
<tr class="separator:gab3512bd47b4422e3cb6c1c82ed4ca6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f21168b7bf290f48fde53c800fd669a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f21168b7bf290f48fde53c800fd669a">_TIM4_SMS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3f21168b7bf290f48fde53c800fd669a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [1] (in _TIM4_SMCR)  <a href="#ga3f21168b7bf290f48fde53c800fd669a">More...</a><br /></td></tr>
<tr class="separator:ga3f21168b7bf290f48fde53c800fd669a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1564aa0ad29a02a73a151f0f591a1163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1564aa0ad29a02a73a151f0f591a1163">_TIM4_SMS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1564aa0ad29a02a73a151f0f591a1163"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Clock/trigger/slave mode selection [2] (in _TIM4_SMCR)  <a href="#ga1564aa0ad29a02a73a151f0f591a1163">More...</a><br /></td></tr>
<tr class="separator:ga1564aa0ad29a02a73a151f0f591a1163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82fefecad5c3c92d48ac7e43666a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacb82fefecad5c3c92d48ac7e43666a0d">_TIM4_TS</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacb82fefecad5c3c92d48ac7e43666a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [2:0] (in _TIM4_SMCR)  <a href="#gacb82fefecad5c3c92d48ac7e43666a0d">More...</a><br /></td></tr>
<tr class="separator:gacb82fefecad5c3c92d48ac7e43666a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77d7cf6f2beb0360cc1cf3f2d98a572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae77d7cf6f2beb0360cc1cf3f2d98a572">_TIM4_TS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae77d7cf6f2beb0360cc1cf3f2d98a572"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [0] (in _TIM4_SMCR)  <a href="#gae77d7cf6f2beb0360cc1cf3f2d98a572">More...</a><br /></td></tr>
<tr class="separator:gae77d7cf6f2beb0360cc1cf3f2d98a572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365f83e5be4b62346d9862789d8b8b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga365f83e5be4b62346d9862789d8b8b0c">_TIM4_TS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga365f83e5be4b62346d9862789d8b8b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [1] (in _TIM4_SMCR)  <a href="#ga365f83e5be4b62346d9862789d8b8b0c">More...</a><br /></td></tr>
<tr class="separator:ga365f83e5be4b62346d9862789d8b8b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72944a0e1e60933792955ecd0f80de18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga72944a0e1e60933792955ecd0f80de18">_TIM4_TS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga72944a0e1e60933792955ecd0f80de18"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger selection [2] (in _TIM4_SMCR)  <a href="#ga72944a0e1e60933792955ecd0f80de18">More...</a><br /></td></tr>
<tr class="separator:ga72944a0e1e60933792955ecd0f80de18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffe1f39fb13ba76cadf94769dbce29e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabffe1f39fb13ba76cadf94769dbce29e">_TIM4_MSM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabffe1f39fb13ba76cadf94769dbce29e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Master/slave mode [0] (in _TIM4_SMCR)  <a href="#gabffe1f39fb13ba76cadf94769dbce29e">More...</a><br /></td></tr>
<tr class="separator:gabffe1f39fb13ba76cadf94769dbce29e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa869677aa4ac5a8a54bd22e2364fc4ea">_TIM4_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt enable [0] (in _TIM4_IER)  <a href="#gaa869677aa4ac5a8a54bd22e2364fc4ea">More...</a><br /></td></tr>
<tr class="separator:gaa869677aa4ac5a8a54bd22e2364fc4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c001a2289175a84c8f89e9eb9904bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8c001a2289175a84c8f89e9eb9904bc">_TIM4_TIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa8c001a2289175a84c8f89e9eb9904bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger interrupt enable [0] (in _TIM4_IER)  <a href="#gaa8c001a2289175a84c8f89e9eb9904bc">More...</a><br /></td></tr>
<tr class="separator:gaa8c001a2289175a84c8f89e9eb9904bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f03722638a27be9f2729b75c992a770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0f03722638a27be9f2729b75c992a770">_TIM4_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0f03722638a27be9f2729b75c992a770"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update interrupt flag [0] (in _TIM4_SR1)  <a href="#ga0f03722638a27be9f2729b75c992a770">More...</a><br /></td></tr>
<tr class="separator:ga0f03722638a27be9f2729b75c992a770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788c682ac8dcfaa231962c9fe91ad2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga788c682ac8dcfaa231962c9fe91ad2e0">_TIM4_TIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga788c682ac8dcfaa231962c9fe91ad2e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger interrupt flag [0] (in _TIM4_SR1)  <a href="#ga788c682ac8dcfaa231962c9fe91ad2e0">More...</a><br /></td></tr>
<tr class="separator:ga788c682ac8dcfaa231962c9fe91ad2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5338a0297786119afefb930beba9dade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5338a0297786119afefb930beba9dade">_TIM4_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5338a0297786119afefb930beba9dade"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Update generation [0] (in _TIM4_EGR)  <a href="#ga5338a0297786119afefb930beba9dade">More...</a><br /></td></tr>
<tr class="separator:ga5338a0297786119afefb930beba9dade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31443ff6c68378fa132003d7a3314a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga31443ff6c68378fa132003d7a3314a86">_TIM4_TG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga31443ff6c68378fa132003d7a3314a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 Trigger generation [0] (in _TIM4_EGR)  <a href="#ga31443ff6c68378fa132003d7a3314a86">More...</a><br /></td></tr>
<tr class="separator:ga31443ff6c68378fa132003d7a3314a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4be020ae3c1c3487c2b799debe51c1fd">_TIM4_PSC</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [3:0] (in _TIM4_PSCR)  <a href="#ga4be020ae3c1c3487c2b799debe51c1fd">More...</a><br /></td></tr>
<tr class="separator:ga4be020ae3c1c3487c2b799debe51c1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeaba6ab7103cbfea3bfc95f6f60b9f0e">_TIM4_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [0] (in _TIM4_PSCR)  <a href="#gaeaba6ab7103cbfea3bfc95f6f60b9f0e">More...</a><br /></td></tr>
<tr class="separator:gaeaba6ab7103cbfea3bfc95f6f60b9f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6909611e163377a8a002258c8eaa765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6909611e163377a8a002258c8eaa765">_TIM4_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac6909611e163377a8a002258c8eaa765"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [1] (in _TIM4_PSCR)  <a href="#gac6909611e163377a8a002258c8eaa765">More...</a><br /></td></tr>
<tr class="separator:gac6909611e163377a8a002258c8eaa765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36391becc858eb5eb68ca9d70fb65370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga36391becc858eb5eb68ca9d70fb65370">_TIM4_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga36391becc858eb5eb68ca9d70fb65370"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [2] (in _TIM4_PSCR)  <a href="#ga36391becc858eb5eb68ca9d70fb65370">More...</a><br /></td></tr>
<tr class="separator:ga36391becc858eb5eb68ca9d70fb65370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8479425682d17463b1542eaea1365de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8479425682d17463b1542eaea1365de6">_TIM4_PSC3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8479425682d17463b1542eaea1365de6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM4 clock prescaler [3] (in _TIM4_PSCR)  <a href="#ga8479425682d17463b1542eaea1365de6">More...</a><br /></td></tr>
<tr class="separator:ga8479425682d17463b1542eaea1365de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1eef30a65b7daa456f9368396c29f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1eef30a65b7daa456f9368396c29f00">_PXS</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_x_s__t.html">PXS_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>)</td></tr>
<tr class="memdesc:gab1eef30a65b7daa456f9368396c29f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense struct/bit access.  <a href="#gab1eef30a65b7daa456f9368396c29f00">More...</a><br /></td></tr>
<tr class="separator:gab1eef30a65b7daa456f9368396c29f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bc41beb2795879628a3cfdf7d29735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53bc41beb2795879628a3cfdf7d29735">_PXS_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga53bc41beb2795879628a3cfdf7d29735"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1.  <a href="#ga53bc41beb2795879628a3cfdf7d29735">More...</a><br /></td></tr>
<tr class="separator:ga53bc41beb2795879628a3cfdf7d29735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ce5722d39ae5a6560912785c33272cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ce5722d39ae5a6560912785c33272cd">_PXS_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga8ce5722d39ae5a6560912785c33272cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2.  <a href="#ga8ce5722d39ae5a6560912785c33272cd">More...</a><br /></td></tr>
<tr class="separator:ga8ce5722d39ae5a6560912785c33272cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafbcc019be1b08ba2cbeb31d7362f5d80">_PXS_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3.  <a href="#gafbcc019be1b08ba2cbeb31d7362f5d80">More...</a><br /></td></tr>
<tr class="separator:gafbcc019be1b08ba2cbeb31d7362f5d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga231dead82c0c533fa0d7bf00f27fd56d">_PXS_ISR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register.  <a href="#ga231dead82c0c533fa0d7bf00f27fd56d">More...</a><br /></td></tr>
<tr class="separator:ga231dead82c0c533fa0d7bf00f27fd56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga00e0d65d3e85f6d4712800cecd3a892c">_PXS_CKCR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1.  <a href="#ga00e0d65d3e85f6d4712800cecd3a892c">More...</a><br /></td></tr>
<tr class="separator:ga00e0d65d3e85f6d4712800cecd3a892c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7bfacb4630f12ed77380030af40d036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7bfacb4630f12ed77380030af40d036">_PXS_CKCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gad7bfacb4630f12ed77380030af40d036"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2.  <a href="#gad7bfacb4630f12ed77380030af40d036">More...</a><br /></td></tr>
<tr class="separator:gad7bfacb4630f12ed77380030af40d036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aad9ee0c55681fbf488e21bef11c077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7aad9ee0c55681fbf488e21bef11c077">_PXS_RXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga7aad9ee0c55681fbf488e21bef11c077"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte.  <a href="#ga7aad9ee0c55681fbf488e21bef11c077">More...</a><br /></td></tr>
<tr class="separator:ga7aad9ee0c55681fbf488e21bef11c077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga192e71f1a11db60fe3a7ab8fe2a28a9f">_PXS_RXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte.  <a href="#ga192e71f1a11db60fe3a7ab8fe2a28a9f">More...</a><br /></td></tr>
<tr class="separator:ga192e71f1a11db60fe3a7ab8fe2a28a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga20e13cf4f04e84df00d8a07da5bed4e0">_PXS_RXCR1H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte.  <a href="#ga20e13cf4f04e84df00d8a07da5bed4e0">More...</a><br /></td></tr>
<tr class="separator:ga20e13cf4f04e84df00d8a07da5bed4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50de75145c6df3b7fbe957eeca905e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf50de75145c6df3b7fbe957eeca905e8">_PXS_RXCR1L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaf50de75145c6df3b7fbe957eeca905e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte.  <a href="#gaf50de75145c6df3b7fbe957eeca905e8">More...</a><br /></td></tr>
<tr class="separator:gaf50de75145c6df3b7fbe957eeca905e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a6b89f03599b3933fc31930ca7d86d7">_PXS_RXCR2H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte.  <a href="#ga3a6b89f03599b3933fc31930ca7d86d7">More...</a><br /></td></tr>
<tr class="separator:ga3a6b89f03599b3933fc31930ca7d86d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98164b73466ff2a1552c425c30dfb7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98164b73466ff2a1552c425c30dfb7da">_PXS_RXCR2L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga98164b73466ff2a1552c425c30dfb7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte.  <a href="#ga98164b73466ff2a1552c425c30dfb7da">More...</a><br /></td></tr>
<tr class="separator:ga98164b73466ff2a1552c425c30dfb7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f7b955201652e9daee1f80abf9f7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76f7b955201652e9daee1f80abf9f7d8">_PXS_RXCR3H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga76f7b955201652e9daee1f80abf9f7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte.  <a href="#ga76f7b955201652e9daee1f80abf9f7d8">More...</a><br /></td></tr>
<tr class="separator:ga76f7b955201652e9daee1f80abf9f7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9616860e01fbc038aa1a79d1e1f2975f">_PXS_RXCR3L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte.  <a href="#ga9616860e01fbc038aa1a79d1e1f2975f">More...</a><br /></td></tr>
<tr class="separator:ga9616860e01fbc038aa1a79d1e1f2975f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7b56fad67efbf7b2ae51d16c817e3651">_PXS_RXINSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte.  <a href="#ga7b56fad67efbf7b2ae51d16c817e3651">More...</a><br /></td></tr>
<tr class="separator:ga7b56fad67efbf7b2ae51d16c817e3651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb80b2bf39bbcd278012a228418d720b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafb80b2bf39bbcd278012a228418d720b">_PXS_RXINSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:gafb80b2bf39bbcd278012a228418d720b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte.  <a href="#gafb80b2bf39bbcd278012a228418d720b">More...</a><br /></td></tr>
<tr class="separator:gafb80b2bf39bbcd278012a228418d720b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab279620671464cc04d4caa8d8e8d69a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab279620671464cc04d4caa8d8e8d69a6">_PXS_TXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:gab279620671464cc04d4caa8d8e8d69a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte.  <a href="#gab279620671464cc04d4caa8d8e8d69a6">More...</a><br /></td></tr>
<tr class="separator:gab279620671464cc04d4caa8d8e8d69a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad0bb989c1d8f1653bf9352d7e61a8ad3">_PXS_TXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x17)</td></tr>
<tr class="memdesc:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte.  <a href="#gad0bb989c1d8f1653bf9352d7e61a8ad3">More...</a><br /></td></tr>
<tr class="separator:gad0bb989c1d8f1653bf9352d7e61a8ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c56eb611f77bc50c24785a4a817bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga76c56eb611f77bc50c24785a4a817bde">_PXS_MAXRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga76c56eb611f77bc50c24785a4a817bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte.  <a href="#ga76c56eb611f77bc50c24785a4a817bde">More...</a><br /></td></tr>
<tr class="separator:ga76c56eb611f77bc50c24785a4a817bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a6a17c66c3ff0d179d5755edb74d3e0">_PXS_MAXRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte.  <a href="#ga3a6a17c66c3ff0d179d5755edb74d3e0">More...</a><br /></td></tr>
<tr class="separator:ga3a6a17c66c3ff0d179d5755edb74d3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f7a10646f248585618c7c2605bf9a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3f7a10646f248585618c7c2605bf9a75">_PXS_MAXENRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1C)</td></tr>
<tr class="memdesc:ga3f7a10646f248585618c7c2605bf9a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte.  <a href="#ga3f7a10646f248585618c7c2605bf9a75">More...</a><br /></td></tr>
<tr class="separator:ga3f7a10646f248585618c7c2605bf9a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a986453cce2c1cdd12b5896f77c633f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a986453cce2c1cdd12b5896f77c633f">_PXS_MAXENRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1D)</td></tr>
<tr class="memdesc:ga0a986453cce2c1cdd12b5896f77c633f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte.  <a href="#ga0a986453cce2c1cdd12b5896f77c633f">More...</a><br /></td></tr>
<tr class="separator:ga0a986453cce2c1cdd12b5896f77c633f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91a00d2d056caf66696d0478d468b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab91a00d2d056caf66696d0478d468b5f">_PXS_RXSRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1E)</td></tr>
<tr class="memdesc:gab91a00d2d056caf66696d0478d468b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte.  <a href="#gab91a00d2d056caf66696d0478d468b5f">More...</a><br /></td></tr>
<tr class="separator:gab91a00d2d056caf66696d0478d468b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bd6e9c5f504edff72fe57f39c2f7152">_PXS_RXSRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1F)</td></tr>
<tr class="memdesc:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte.  <a href="#ga3bd6e9c5f504edff72fe57f39c2f7152">More...</a><br /></td></tr>
<tr class="separator:ga3bd6e9c5f504edff72fe57f39c2f7152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425f13baa5ddc49b3820403dbb0b6729"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga425f13baa5ddc49b3820403dbb0b6729">_PXS_RX0CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x20)</td></tr>
<tr class="memdesc:ga425f13baa5ddc49b3820403dbb0b6729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 0 high byte.  <a href="#ga425f13baa5ddc49b3820403dbb0b6729">More...</a><br /></td></tr>
<tr class="separator:ga425f13baa5ddc49b3820403dbb0b6729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcfdfdcd1e7ca241965e99e816453e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadcfdfdcd1e7ca241965e99e816453e03">_PXS_RX0CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x21)</td></tr>
<tr class="memdesc:gadcfdfdcd1e7ca241965e99e816453e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 0 low byte.  <a href="#gadcfdfdcd1e7ca241965e99e816453e03">More...</a><br /></td></tr>
<tr class="separator:gadcfdfdcd1e7ca241965e99e816453e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee6ad4253dea5f66e3cadf4fd23a77dd">_PXS_RX1CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x22)</td></tr>
<tr class="memdesc:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 1 high byte.  <a href="#gaee6ad4253dea5f66e3cadf4fd23a77dd">More...</a><br /></td></tr>
<tr class="separator:gaee6ad4253dea5f66e3cadf4fd23a77dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa8e46914eb640efd49f3494bb0d56b2a">_PXS_RX1CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x23)</td></tr>
<tr class="memdesc:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 1 low byte.  <a href="#gaa8e46914eb640efd49f3494bb0d56b2a">More...</a><br /></td></tr>
<tr class="separator:gaa8e46914eb640efd49f3494bb0d56b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fecb75bcb2c489f3348537c24780cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8fecb75bcb2c489f3348537c24780cf">_PXS_RX2CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x24)</td></tr>
<tr class="memdesc:gac8fecb75bcb2c489f3348537c24780cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 2 high byte.  <a href="#gac8fecb75bcb2c489f3348537c24780cf">More...</a><br /></td></tr>
<tr class="separator:gac8fecb75bcb2c489f3348537c24780cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4118ef8e8b04f7833871789e6fa66728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4118ef8e8b04f7833871789e6fa66728">_PXS_RX2CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x25)</td></tr>
<tr class="memdesc:ga4118ef8e8b04f7833871789e6fa66728"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 2 low byte.  <a href="#ga4118ef8e8b04f7833871789e6fa66728">More...</a><br /></td></tr>
<tr class="separator:ga4118ef8e8b04f7833871789e6fa66728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae654b0b12b5d1cfe3daa4912aada343c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae654b0b12b5d1cfe3daa4912aada343c">_PXS_RX3CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x26)</td></tr>
<tr class="memdesc:gae654b0b12b5d1cfe3daa4912aada343c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 3 high byte.  <a href="#gae654b0b12b5d1cfe3daa4912aada343c">More...</a><br /></td></tr>
<tr class="separator:gae654b0b12b5d1cfe3daa4912aada343c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44998b0e38c87a0e9931e3a759d34548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga44998b0e38c87a0e9931e3a759d34548">_PXS_RX3CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x27)</td></tr>
<tr class="memdesc:ga44998b0e38c87a0e9931e3a759d34548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 3 low byte.  <a href="#ga44998b0e38c87a0e9931e3a759d34548">More...</a><br /></td></tr>
<tr class="separator:ga44998b0e38c87a0e9931e3a759d34548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020e1997c8b44f8152177a43211f2ec0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga020e1997c8b44f8152177a43211f2ec0">_PXS_RX4CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x28)</td></tr>
<tr class="memdesc:ga020e1997c8b44f8152177a43211f2ec0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 4 high byte.  <a href="#ga020e1997c8b44f8152177a43211f2ec0">More...</a><br /></td></tr>
<tr class="separator:ga020e1997c8b44f8152177a43211f2ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401905484ce0deb77805d862174f1d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga401905484ce0deb77805d862174f1d5a">_PXS_RX4CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x29)</td></tr>
<tr class="memdesc:ga401905484ce0deb77805d862174f1d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 4 low byte.  <a href="#ga401905484ce0deb77805d862174f1d5a">More...</a><br /></td></tr>
<tr class="separator:ga401905484ce0deb77805d862174f1d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf5238f810e4de2c1841c3d1acdf0d11e">_PXS_RX5CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2A)</td></tr>
<tr class="memdesc:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 5 high byte.  <a href="#gaf5238f810e4de2c1841c3d1acdf0d11e">More...</a><br /></td></tr>
<tr class="separator:gaf5238f810e4de2c1841c3d1acdf0d11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079e2ff31d930852728d30c6ee9140cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga079e2ff31d930852728d30c6ee9140cf">_PXS_RX5CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2B)</td></tr>
<tr class="memdesc:ga079e2ff31d930852728d30c6ee9140cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 5 low byte.  <a href="#ga079e2ff31d930852728d30c6ee9140cf">More...</a><br /></td></tr>
<tr class="separator:ga079e2ff31d930852728d30c6ee9140cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a872594d0fc4a52bd121534db7b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga28a872594d0fc4a52bd121534db7b7b2">_PXS_RX6CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2C)</td></tr>
<tr class="memdesc:ga28a872594d0fc4a52bd121534db7b7b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 6 high byte.  <a href="#ga28a872594d0fc4a52bd121534db7b7b2">More...</a><br /></td></tr>
<tr class="separator:ga28a872594d0fc4a52bd121534db7b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621eacb1732459236c48ed9fe2070f68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga621eacb1732459236c48ed9fe2070f68">_PXS_RX6CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga621eacb1732459236c48ed9fe2070f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 6 low byte.  <a href="#ga621eacb1732459236c48ed9fe2070f68">More...</a><br /></td></tr>
<tr class="separator:ga621eacb1732459236c48ed9fe2070f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6090570e3cc9b0969e971785b403d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae5d6090570e3cc9b0969e971785b403d">_PXS_RX7CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2E)</td></tr>
<tr class="memdesc:gae5d6090570e3cc9b0969e971785b403d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 7 high byte.  <a href="#gae5d6090570e3cc9b0969e971785b403d">More...</a><br /></td></tr>
<tr class="separator:gae5d6090570e3cc9b0969e971785b403d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a057f8f1626a909d0553daa87671db7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1a057f8f1626a909d0553daa87671db7">_PXS_RX7CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2F)</td></tr>
<tr class="memdesc:ga1a057f8f1626a909d0553daa87671db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 7 low byte.  <a href="#ga1a057f8f1626a909d0553daa87671db7">More...</a><br /></td></tr>
<tr class="separator:ga1a057f8f1626a909d0553daa87671db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga462ae392a7ce8af435f0fee6a43286cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga462ae392a7ce8af435f0fee6a43286cb">_PXS_RX8CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x30)</td></tr>
<tr class="memdesc:ga462ae392a7ce8af435f0fee6a43286cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 8 high byte.  <a href="#ga462ae392a7ce8af435f0fee6a43286cb">More...</a><br /></td></tr>
<tr class="separator:ga462ae392a7ce8af435f0fee6a43286cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340b17ed898731976d84f613ddbb71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7340b17ed898731976d84f613ddbb71e">_PXS_RX8CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x31)</td></tr>
<tr class="memdesc:ga7340b17ed898731976d84f613ddbb71e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 8 low byte.  <a href="#ga7340b17ed898731976d84f613ddbb71e">More...</a><br /></td></tr>
<tr class="separator:ga7340b17ed898731976d84f613ddbb71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1aeb822c7fb807a5d348b9627e1ea11">_PXS_RX9CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x32)</td></tr>
<tr class="memdesc:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 9 high byte.  <a href="#gae1aeb822c7fb807a5d348b9627e1ea11">More...</a><br /></td></tr>
<tr class="separator:gae1aeb822c7fb807a5d348b9627e1ea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58988349f0fe4d06c6d014881ea751ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga58988349f0fe4d06c6d014881ea751ad">_PXS_RX9CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x33)</td></tr>
<tr class="memdesc:ga58988349f0fe4d06c6d014881ea751ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel 9 low byte.  <a href="#ga58988349f0fe4d06c6d014881ea751ad">More...</a><br /></td></tr>
<tr class="separator:ga58988349f0fe4d06c6d014881ea751ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3bd7a8d282b6c74fc7861b17242f1e4f">_PXS_RX0CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x40)</td></tr>
<tr class="memdesc:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 0.  <a href="#ga3bd7a8d282b6c74fc7861b17242f1e4f">More...</a><br /></td></tr>
<tr class="separator:ga3bd7a8d282b6c74fc7861b17242f1e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b5883dd59d2ca14f10820b246d6e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga47b5883dd59d2ca14f10820b246d6e65">_PXS_RX1CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x41)</td></tr>
<tr class="memdesc:ga47b5883dd59d2ca14f10820b246d6e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 1.  <a href="#ga47b5883dd59d2ca14f10820b246d6e65">More...</a><br /></td></tr>
<tr class="separator:ga47b5883dd59d2ca14f10820b246d6e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0dfcdc2b43b1ea1da0eae91101ce971c">_PXS_RX2CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x42)</td></tr>
<tr class="memdesc:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 2.  <a href="#ga0dfcdc2b43b1ea1da0eae91101ce971c">More...</a><br /></td></tr>
<tr class="separator:ga0dfcdc2b43b1ea1da0eae91101ce971c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83096c8b5ecb2651c090a49971959fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83096c8b5ecb2651c090a49971959fb9">_PXS_RX3CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x43)</td></tr>
<tr class="memdesc:ga83096c8b5ecb2651c090a49971959fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 3.  <a href="#ga83096c8b5ecb2651c090a49971959fb9">More...</a><br /></td></tr>
<tr class="separator:ga83096c8b5ecb2651c090a49971959fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd69a003fe2b694d5ae151a133e64d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaadd69a003fe2b694d5ae151a133e64d0">_PXS_RX4CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x44)</td></tr>
<tr class="memdesc:gaadd69a003fe2b694d5ae151a133e64d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 4.  <a href="#gaadd69a003fe2b694d5ae151a133e64d0">More...</a><br /></td></tr>
<tr class="separator:gaadd69a003fe2b694d5ae151a133e64d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db5f2f01adfd24294418a3191bb22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16db5f2f01adfd24294418a3191bb22d">_PXS_RX5CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x45)</td></tr>
<tr class="memdesc:ga16db5f2f01adfd24294418a3191bb22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 5.  <a href="#ga16db5f2f01adfd24294418a3191bb22d">More...</a><br /></td></tr>
<tr class="separator:ga16db5f2f01adfd24294418a3191bb22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga11cbb82366cdc22a57c9bc5284bdb2c6">_PXS_RX6CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x46)</td></tr>
<tr class="memdesc:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 6.  <a href="#ga11cbb82366cdc22a57c9bc5284bdb2c6">More...</a><br /></td></tr>
<tr class="separator:ga11cbb82366cdc22a57c9bc5284bdb2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4949dae2083a8fe84ecde934841e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2d4949dae2083a8fe84ecde934841e58">_PXS_RX7CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x47)</td></tr>
<tr class="memdesc:ga2d4949dae2083a8fe84ecde934841e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 7.  <a href="#ga2d4949dae2083a8fe84ecde934841e58">More...</a><br /></td></tr>
<tr class="separator:ga2d4949dae2083a8fe84ecde934841e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a95e0dadb3958d018bbafcab39adc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a95e0dadb3958d018bbafcab39adc10">_PXS_RX8CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x48)</td></tr>
<tr class="memdesc:ga9a95e0dadb3958d018bbafcab39adc10"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 8.  <a href="#ga9a95e0dadb3958d018bbafcab39adc10">More...</a><br /></td></tr>
<tr class="separator:ga9a95e0dadb3958d018bbafcab39adc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3ab17f94f6f3fd215515dcee23cb9">_PXS_RX9CSSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x49)</td></tr>
<tr class="memdesc:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel 9.  <a href="#gaa2a3ab17f94f6f3fd215515dcee23cb9">More...</a><br /></td></tr>
<tr class="separator:gaa2a3ab17f94f6f3fd215515dcee23cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844021259b5f304e9434f020f992d148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga844021259b5f304e9434f020f992d148">_PXS_RX0EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x50)</td></tr>
<tr class="memdesc:ga844021259b5f304e9434f020f992d148"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 0.  <a href="#ga844021259b5f304e9434f020f992d148">More...</a><br /></td></tr>
<tr class="separator:ga844021259b5f304e9434f020f992d148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8834b50c4498397ce6a1920ae8a0bf44">_PXS_RX1EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x51)</td></tr>
<tr class="memdesc:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 1.  <a href="#ga8834b50c4498397ce6a1920ae8a0bf44">More...</a><br /></td></tr>
<tr class="separator:ga8834b50c4498397ce6a1920ae8a0bf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad781a3a5016db0b21b551796e971d2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad781a3a5016db0b21b551796e971d2c5">_PXS_RX2EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x52)</td></tr>
<tr class="memdesc:gad781a3a5016db0b21b551796e971d2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 2.  <a href="#gad781a3a5016db0b21b551796e971d2c5">More...</a><br /></td></tr>
<tr class="separator:gad781a3a5016db0b21b551796e971d2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2bd9e138ae6e5fde54cb303858af5f47">_PXS_RX3EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x53)</td></tr>
<tr class="memdesc:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 3.  <a href="#ga2bd9e138ae6e5fde54cb303858af5f47">More...</a><br /></td></tr>
<tr class="separator:ga2bd9e138ae6e5fde54cb303858af5f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a554deff6e1573abd131812239c410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25a554deff6e1573abd131812239c410">_PXS_RX4EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x54)</td></tr>
<tr class="memdesc:ga25a554deff6e1573abd131812239c410"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 4.  <a href="#ga25a554deff6e1573abd131812239c410">More...</a><br /></td></tr>
<tr class="separator:ga25a554deff6e1573abd131812239c410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e995eaf2c6cafb327707968d9431939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e995eaf2c6cafb327707968d9431939">_PXS_RX5EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x55)</td></tr>
<tr class="memdesc:ga6e995eaf2c6cafb327707968d9431939"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 5.  <a href="#ga6e995eaf2c6cafb327707968d9431939">More...</a><br /></td></tr>
<tr class="separator:ga6e995eaf2c6cafb327707968d9431939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e04dff592faf450e119d890c94d6e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga79e04dff592faf450e119d890c94d6e5">_PXS_RX6EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x56)</td></tr>
<tr class="memdesc:ga79e04dff592faf450e119d890c94d6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 6.  <a href="#ga79e04dff592faf450e119d890c94d6e5">More...</a><br /></td></tr>
<tr class="separator:ga79e04dff592faf450e119d890c94d6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa076d17d61ef2b5e334c03c95e3e2673">_PXS_RX7EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x57)</td></tr>
<tr class="memdesc:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 7.  <a href="#gaa076d17d61ef2b5e334c03c95e3e2673">More...</a><br /></td></tr>
<tr class="separator:gaa076d17d61ef2b5e334c03c95e3e2673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa740e5fb6f5a770ae4bbf209c3ff4e53">_PXS_RX8EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x58)</td></tr>
<tr class="memdesc:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 8.  <a href="#gaa740e5fb6f5a770ae4bbf209c3ff4e53">More...</a><br /></td></tr>
<tr class="separator:gaa740e5fb6f5a770ae4bbf209c3ff4e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0819c1a065e794596b42e1c85cd2fbe7">_PXS_RX9EPCCSELR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x59)</td></tr>
<tr class="memdesc:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel 9.  <a href="#ga0819c1a065e794596b42e1c85cd2fbe7">More...</a><br /></td></tr>
<tr class="separator:ga0819c1a065e794596b42e1c85cd2fbe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e3858884cecfad04860600333affb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98e3858884cecfad04860600333affb6">_PXS_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga98e3858884cecfad04860600333affb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 1 reset value.  <a href="#ga98e3858884cecfad04860600333affb6">More...</a><br /></td></tr>
<tr class="separator:ga98e3858884cecfad04860600333affb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55e4a2bcfb5cfee7a0b420b454b48d50">_PXS_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 2 reset value.  <a href="#ga55e4a2bcfb5cfee7a0b420b454b48d50">More...</a><br /></td></tr>
<tr class="separator:ga55e4a2bcfb5cfee7a0b420b454b48d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3494beea6b4c819fe76cc6977d23aa9d">_PXS_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Control Register 3 reset value.  <a href="#ga3494beea6b4c819fe76cc6977d23aa9d">More...</a><br /></td></tr>
<tr class="separator:ga3494beea6b4c819fe76cc6977d23aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa114a7a4b2625b4ff38fe74abf156c9a">_PXS_ISR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Interrupt and Status Register reset value.  <a href="#gaa114a7a4b2625b4ff38fe74abf156c9a">More...</a><br /></td></tr>
<tr class="separator:gaa114a7a4b2625b4ff38fe74abf156c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5febf067988d309e93bc3d3b1f927790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5febf067988d309e93bc3d3b1f927790">_PXS_CKCR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x30)</td></tr>
<tr class="memdesc:ga5febf067988d309e93bc3d3b1f927790"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 1 reset value.  <a href="#ga5febf067988d309e93bc3d3b1f927790">More...</a><br /></td></tr>
<tr class="separator:ga5febf067988d309e93bc3d3b1f927790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c05dab340d641e2b1ab25f4833150db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6c05dab340d641e2b1ab25f4833150db">_PXS_CKCR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x11)</td></tr>
<tr class="memdesc:ga6c05dab340d641e2b1ab25f4833150db"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Clock Control Register 2 reset value.  <a href="#ga6c05dab340d641e2b1ab25f4833150db">More...</a><br /></td></tr>
<tr class="separator:ga6c05dab340d641e2b1ab25f4833150db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga920e54ccf13e7291d8693ca68ad7e473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga920e54ccf13e7291d8693ca68ad7e473">_PXS_RXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga920e54ccf13e7291d8693ca68ad7e473"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register high byte reset value.  <a href="#ga920e54ccf13e7291d8693ca68ad7e473">More...</a><br /></td></tr>
<tr class="separator:ga920e54ccf13e7291d8693ca68ad7e473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ebac82d0736166b16e727893c6e9796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2ebac82d0736166b16e727893c6e9796">_PXS_RXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga2ebac82d0736166b16e727893c6e9796"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Enable Register low byte reset value.  <a href="#ga2ebac82d0736166b16e727893c6e9796">More...</a><br /></td></tr>
<tr class="separator:ga2ebac82d0736166b16e727893c6e9796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1726ccab72dcad0f2cfb35fbdd807b1f">_PXS_RXCR1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 high byte reset value.  <a href="#ga1726ccab72dcad0f2cfb35fbdd807b1f">More...</a><br /></td></tr>
<tr class="separator:ga1726ccab72dcad0f2cfb35fbdd807b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae945a7af8dd5c1756605363b228c09b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae945a7af8dd5c1756605363b228c09b9">_PXS_RXCR1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae945a7af8dd5c1756605363b228c09b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 1 low byte reset value.  <a href="#gae945a7af8dd5c1756605363b228c09b9">More...</a><br /></td></tr>
<tr class="separator:gae945a7af8dd5c1756605363b228c09b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf58956a3626eceee77c424ab6c9138d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadf58956a3626eceee77c424ab6c9138d">_PXS_RXCR2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gadf58956a3626eceee77c424ab6c9138d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 high byte reset value.  <a href="#gadf58956a3626eceee77c424ab6c9138d">More...</a><br /></td></tr>
<tr class="separator:gadf58956a3626eceee77c424ab6c9138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga23c1d83a5fab726e21c6d94283e3eb8b">_PXS_RXCR2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 2 low byte reset value.  <a href="#ga23c1d83a5fab726e21c6d94283e3eb8b">More...</a><br /></td></tr>
<tr class="separator:ga23c1d83a5fab726e21c6d94283e3eb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">_PXS_RXCR3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 high byte reset value.  <a href="#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">More...</a><br /></td></tr>
<tr class="separator:ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30822a4f4b69bbcb507daf877a793c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga30822a4f4b69bbcb507daf877a793c5d">_PXS_RXCR3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga30822a4f4b69bbcb507daf877a793c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Control Register 3 low byte reset value.  <a href="#ga30822a4f4b69bbcb507daf877a793c5d">More...</a><br /></td></tr>
<tr class="separator:ga30822a4f4b69bbcb507daf877a793c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad27b23f41c034cabf915e39757238cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad27b23f41c034cabf915e39757238cf4">_PXS_RXINSRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gad27b23f41c034cabf915e39757238cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register high byte reset value.  <a href="#gad27b23f41c034cabf915e39757238cf4">More...</a><br /></td></tr>
<tr class="separator:gad27b23f41c034cabf915e39757238cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga15bc1a5fcfda01641462cd5edcc70a8c">_PXS_RXINSRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Inactive State Register low byte reset value.  <a href="#ga15bc1a5fcfda01641462cd5edcc70a8c">More...</a><br /></td></tr>
<tr class="separator:ga15bc1a5fcfda01641462cd5edcc70a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68af9c8332074a4842ab262669c56c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68af9c8332074a4842ab262669c56c4f">_PXS_TXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga68af9c8332074a4842ab262669c56c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register high byte reset value.  <a href="#ga68af9c8332074a4842ab262669c56c4f">More...</a><br /></td></tr>
<tr class="separator:ga68af9c8332074a4842ab262669c56c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea79920f2314c3a7d50d170c6771708d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaea79920f2314c3a7d50d170c6771708d">_PXS_TXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaea79920f2314c3a7d50d170c6771708d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit Enable Register low byte reset value.  <a href="#gaea79920f2314c3a7d50d170c6771708d">More...</a><br /></td></tr>
<tr class="separator:gaea79920f2314c3a7d50d170c6771708d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad14a38d3a06ea5ade56b3bd8acecd289">_PXS_MAXRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="memdesc:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register high byte reset value.  <a href="#gad14a38d3a06ea5ade56b3bd8acecd289">More...</a><br /></td></tr>
<tr class="separator:gad14a38d3a06ea5ade56b3bd8acecd289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga53dc83e8e6e42c8ae26d23b4f2984051">_PXS_MAXRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0xFF)</td></tr>
<tr class="memdesc:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Value Register low byte reset value.  <a href="#ga53dc83e8e6e42c8ae26d23b4f2984051">More...</a><br /></td></tr>
<tr class="separator:ga53dc83e8e6e42c8ae26d23b4f2984051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86c272278264b519d007b0b565f700f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa86c272278264b519d007b0b565f700f">_PXS_MAXENRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa86c272278264b519d007b0b565f700f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register high byte reset value.  <a href="#gaa86c272278264b519d007b0b565f700f">More...</a><br /></td></tr>
<tr class="separator:gaa86c272278264b519d007b0b565f700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">_PXS_MAXENRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Maximum Counter Enable Register low byte reset value.  <a href="#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">More...</a><br /></td></tr>
<tr class="separator:gadfbc90ba6f54cc23aa6f5f0c1af43f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae2a3a04b07dcc2c7170a90b0541e147c">_PXS_RXSRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register high byte reset value.  <a href="#gae2a3a04b07dcc2c7170a90b0541e147c">More...</a><br /></td></tr>
<tr class="separator:gae2a3a04b07dcc2c7170a90b0541e147c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4334ced9e7500292bd9b8b0824322ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab4334ced9e7500292bd9b8b0824322ac">_PXS_RXSRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab4334ced9e7500292bd9b8b0824322ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Status Register low byte reset value.  <a href="#gab4334ced9e7500292bd9b8b0824322ac">More...</a><br /></td></tr>
<tr class="separator:gab4334ced9e7500292bd9b8b0824322ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59be8a633de81ff0ec6139bd40fc3c8e">_PXS_RXNCNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel n (0..9) high byte reset value.  <a href="#ga59be8a633de81ff0ec6139bd40fc3c8e">More...</a><br /></td></tr>
<tr class="separator:ga59be8a633de81ff0ec6139bd40fc3c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac0f962d8a18ee14d0f7223d4544b25f2">_PXS_RXNCNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter Register of Receiver Channel n (0..9) low byte reset value.  <a href="#gac0f962d8a18ee14d0f7223d4544b25f2">More...</a><br /></td></tr>
<tr class="separator:gac0f962d8a18ee14d0f7223d4544b25f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc667712792f46b5df96573dec320ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8fc667712792f46b5df96573dec320ff">_PXS_RXNCSSELR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8fc667712792f46b5df96573dec320ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver Sampling Capacitor Selection for Channel n (0..9) reset value.  <a href="#ga8fc667712792f46b5df96573dec320ff">More...</a><br /></td></tr>
<tr class="separator:ga8fc667712792f46b5df96573dec320ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga66b401aaf0aa41d74f17f9981ce0ee9e">_PXS_RXNEPCCSELR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Compensation Capacitor Selection for Channel n (0..9) reset value.  <a href="#ga66b401aaf0aa41d74f17f9981ce0ee9e">More...</a><br /></td></tr>
<tr class="separator:ga66b401aaf0aa41d74f17f9981ce0ee9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca7928b9855d5eae7ee15f0397c33321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca7928b9855d5eae7ee15f0397c33321">_PXS_LOW_POWER</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaca7928b9855d5eae7ee15f0397c33321"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Low power mode [0] (in _PXS_CR1)  <a href="#gaca7928b9855d5eae7ee15f0397c33321">More...</a><br /></td></tr>
<tr class="separator:gaca7928b9855d5eae7ee15f0397c33321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb3e3a4f2339cb6b2b49ac0a3f33aeb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabb3e3a4f2339cb6b2b49ac0a3f33aeb8">_PXS_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gabb3e3a4f2339cb6b2b49ac0a3f33aeb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Start conversion [0] (in _PXS_CR1)  <a href="#gabb3e3a4f2339cb6b2b49ac0a3f33aeb8">More...</a><br /></td></tr>
<tr class="separator:gabb3e3a4f2339cb6b2b49ac0a3f33aeb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6dc47ba4008c3182f30e8d3bee4582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1b6dc47ba4008c3182f30e8d3bee4582">_PXS_PXSEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1b6dc47ba4008c3182f30e8d3bee4582"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enable [0] (in _PXS_CR1)  <a href="#ga1b6dc47ba4008c3182f30e8d3bee4582">More...</a><br /></td></tr>
<tr class="separator:ga1b6dc47ba4008c3182f30e8d3bee4582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dbc42761b0df16cb114b27009709643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4dbc42761b0df16cb114b27009709643">_PXS_SYNCEDGE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4dbc42761b0df16cb114b27009709643"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization edge selection [0] (in_PXS_CR2)  <a href="#ga4dbc42761b0df16cb114b27009709643">More...</a><br /></td></tr>
<tr class="separator:ga4dbc42761b0df16cb114b27009709643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7593da3dbbf7c8289270565dc4442bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad7593da3dbbf7c8289270565dc4442bc">_PXS_SYNCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad7593da3dbbf7c8289270565dc4442bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable synchronization (SYNC) feature [0] (in_PXS_CR2)  <a href="#gad7593da3dbbf7c8289270565dc4442bc">More...</a><br /></td></tr>
<tr class="separator:gad7593da3dbbf7c8289270565dc4442bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63dcecd74b7ace0398287086a71634c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga63dcecd74b7ace0398287086a71634c2">_PXS_RXCOUPLING</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga63dcecd74b7ace0398287086a71634c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Reduce coupling between receiver lines [0] (in_PXS_CR2)  <a href="#ga63dcecd74b7ace0398287086a71634c2">More...</a><br /></td></tr>
<tr class="separator:ga63dcecd74b7ace0398287086a71634c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdefba645c650d3682da81c374752b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5fdefba645c650d3682da81c374752b0">_PXS_RXGROUP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5fdefba645c650d3682da81c374752b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Rx group selection [0] (in_PXS_CR2)  <a href="#ga5fdefba645c650d3682da81c374752b0">More...</a><br /></td></tr>
<tr class="separator:ga5fdefba645c650d3682da81c374752b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd0feff7b3b320116949cb2492186101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacd0feff7b3b320116949cb2492186101">_PXS_NOISEDETEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacd0feff7b3b320116949cb2492186101"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Noise detection enable [0] (in_PXS_CR2)  <a href="#gacd0feff7b3b320116949cb2492186101">More...</a><br /></td></tr>
<tr class="separator:gacd0feff7b3b320116949cb2492186101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580ba3820db29350eae3eefb657482d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga580ba3820db29350eae3eefb657482d3">_PXS_FCCITEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga580ba3820db29350eae3eefb657482d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense First conversion completion interrupt enable [0] (in_PXS_CR2)  <a href="#ga580ba3820db29350eae3eefb657482d3">More...</a><br /></td></tr>
<tr class="separator:ga580ba3820db29350eae3eefb657482d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656b95801a7fd45dbe4baf1f04ff3075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga656b95801a7fd45dbe4baf1f04ff3075">_PXS_EOCITEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga656b95801a7fd45dbe4baf1f04ff3075"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense End of conversion interrupt enable [0] (in_PXS_CR2)  <a href="#ga656b95801a7fd45dbe4baf1f04ff3075">More...</a><br /></td></tr>
<tr class="separator:ga656b95801a7fd45dbe4baf1f04ff3075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a119aacd8dcf42bb223a88f1d052c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9a119aacd8dcf42bb223a88f1d052c73">_PXS_VTHR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9a119aacd8dcf42bb223a88f1d052c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [3:0] (in_PXS_CR3)  <a href="#ga9a119aacd8dcf42bb223a88f1d052c73">More...</a><br /></td></tr>
<tr class="separator:ga9a119aacd8dcf42bb223a88f1d052c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae254218c3733383c285a57e3da023340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae254218c3733383c285a57e3da023340">_PXS_VTHR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae254218c3733383c285a57e3da023340"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [0] (in_PXS_CR3)  <a href="#gae254218c3733383c285a57e3da023340">More...</a><br /></td></tr>
<tr class="separator:gae254218c3733383c285a57e3da023340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099f21092a3740b9f17ea40a7bfba502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga099f21092a3740b9f17ea40a7bfba502">_PXS_VTHR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga099f21092a3740b9f17ea40a7bfba502"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [1] (in_PXS_CR3)  <a href="#ga099f21092a3740b9f17ea40a7bfba502">More...</a><br /></td></tr>
<tr class="separator:ga099f21092a3740b9f17ea40a7bfba502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b2e35c302039b146b97d359ee9b76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83b2e35c302039b146b97d359ee9b76e">_PXS_VTHR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga83b2e35c302039b146b97d359ee9b76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [2] (in_PXS_CR3)  <a href="#ga83b2e35c302039b146b97d359ee9b76e">More...</a><br /></td></tr>
<tr class="separator:ga83b2e35c302039b146b97d359ee9b76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fec3731d8a129392ec13efba21c330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga09fec3731d8a129392ec13efba21c330">_PXS_VTHR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga09fec3731d8a129392ec13efba21c330"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Threshold voltage (Vthr) selection [3] (in_PXS_CR3)  <a href="#ga09fec3731d8a129392ec13efba21c330">More...</a><br /></td></tr>
<tr class="separator:ga09fec3731d8a129392ec13efba21c330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab733c68941a1e6c22532db1e7ea360af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab733c68941a1e6c22532db1e7ea360af">_PXS_BIAS</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab733c68941a1e6c22532db1e7ea360af"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [1:0] (in_PXS_CR3)  <a href="#gab733c68941a1e6c22532db1e7ea360af">More...</a><br /></td></tr>
<tr class="separator:gab733c68941a1e6c22532db1e7ea360af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fc37e14b2cad182d796ffbd8c7403c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga12fc37e14b2cad182d796ffbd8c7403c">_PXS_BIAS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga12fc37e14b2cad182d796ffbd8c7403c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [0] (in_PXS_CR3)  <a href="#ga12fc37e14b2cad182d796ffbd8c7403c">More...</a><br /></td></tr>
<tr class="separator:ga12fc37e14b2cad182d796ffbd8c7403c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ace14cd7254b009eaa03a2399e29427"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ace14cd7254b009eaa03a2399e29427">_PXS_BIAS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9ace14cd7254b009eaa03a2399e29427"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sample and hold strength selection [1] (in_PXS_CR3)  <a href="#ga9ace14cd7254b009eaa03a2399e29427">More...</a><br /></td></tr>
<tr class="separator:ga9ace14cd7254b009eaa03a2399e29427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639727805849920c3219dd98b9428239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga639727805849920c3219dd98b9428239">_PXS_STAB</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga639727805849920c3219dd98b9428239"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [1:0] (in_PXS_CR3)  <a href="#ga639727805849920c3219dd98b9428239">More...</a><br /></td></tr>
<tr class="separator:ga639727805849920c3219dd98b9428239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36876f6997b7d53088f506037a05e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae36876f6997b7d53088f506037a05e68">_PXS_STAB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae36876f6997b7d53088f506037a05e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [0] (in_PXS_CR3)  <a href="#gae36876f6997b7d53088f506037a05e68">More...</a><br /></td></tr>
<tr class="separator:gae36876f6997b7d53088f506037a05e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee6032d2fc67dfa49da023484214d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7ee6032d2fc67dfa49da023484214d14">_PXS_STAB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7ee6032d2fc67dfa49da023484214d14"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Selection for stabilization time after ProxSense power-on [1] (in_PXS_CR3)  <a href="#ga7ee6032d2fc67dfa49da023484214d14">More...</a><br /></td></tr>
<tr class="separator:ga7ee6032d2fc67dfa49da023484214d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f2c54b89b5b949d28e20a8d7f0ae19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga83f2c54b89b5b949d28e20a8d7f0ae19">_PXS_SYNC_OVRF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga83f2c54b89b5b949d28e20a8d7f0ae19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization (SYNC) overflow flag [0] (in _PXS_ISR)  <a href="#ga83f2c54b89b5b949d28e20a8d7f0ae19">More...</a><br /></td></tr>
<tr class="separator:ga83f2c54b89b5b949d28e20a8d7f0ae19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a79f425e03cc249f3238e66076ae07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3a79f425e03cc249f3238e66076ae07c">_PXS_SYNCPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3a79f425e03cc249f3238e66076ae07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Synchronization (SYNC) pending flag [0] (in _PXS_ISR)  <a href="#ga3a79f425e03cc249f3238e66076ae07c">More...</a><br /></td></tr>
<tr class="separator:ga3a79f425e03cc249f3238e66076ae07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1989989038a6d2cf612ba5d229f417fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1989989038a6d2cf612ba5d229f417fd">_PXS_CIPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1989989038a6d2cf612ba5d229f417fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [0] (in _PXS_ISR)  <a href="#ga1989989038a6d2cf612ba5d229f417fd">More...</a><br /></td></tr>
<tr class="separator:ga1989989038a6d2cf612ba5d229f417fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab708783e5f5d003ff9ee77a33a84bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab708783e5f5d003ff9ee77a33a84bac">_PXS_NOISEDETF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaab708783e5f5d003ff9ee77a33a84bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Noise detection flag [0] (in _PXS_ISR)  <a href="#gaab708783e5f5d003ff9ee77a33a84bac">More...</a><br /></td></tr>
<tr class="separator:gaab708783e5f5d003ff9ee77a33a84bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e6f201d13d8b390b73cfc5e110b448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad9e6f201d13d8b390b73cfc5e110b448">_PXS_FCCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad9e6f201d13d8b390b73cfc5e110b448"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense First conversion completion flag [0] (in _PXS_ISR)  <a href="#gad9e6f201d13d8b390b73cfc5e110b448">More...</a><br /></td></tr>
<tr class="separator:gad9e6f201d13d8b390b73cfc5e110b448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10e4c05e26f3e8a48dd24ab5b440da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac10e4c05e26f3e8a48dd24ab5b440da7">_PXS_EOCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac10e4c05e26f3e8a48dd24ab5b440da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense End of conversion flag [0] (in _PXS_ISR)  <a href="#gac10e4c05e26f3e8a48dd24ab5b440da7">More...</a><br /></td></tr>
<tr class="separator:gac10e4c05e26f3e8a48dd24ab5b440da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga667294cc7e1f8be80a2a7bd8cefb9b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga667294cc7e1f8be80a2a7bd8cefb9b00">_PXS_INCPHASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga667294cc7e1f8be80a2a7bd8cefb9b00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Increase length of UP and PASS by 1/2 clock cycle [0] (in _PXS_CKCR1)  <a href="#ga667294cc7e1f8be80a2a7bd8cefb9b00">More...</a><br /></td></tr>
<tr class="separator:ga667294cc7e1f8be80a2a7bd8cefb9b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1c13cb93b20ed957ca8d3a9f03ba7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6e1c13cb93b20ed957ca8d3a9f03ba7b">_PXS_ANADEAD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6e1c13cb93b20ed957ca8d3a9f03ba7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense ensure UP-PASS deadtime using analog delay [0] (in _PXS_CKCR1)  <a href="#ga6e1c13cb93b20ed957ca8d3a9f03ba7b">More...</a><br /></td></tr>
<tr class="separator:ga6e1c13cb93b20ed957ca8d3a9f03ba7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac47efabc9cdf58f5abcdc54d0ea59b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac47efabc9cdf58f5abcdc54d0ea59b56">_PXS_PRESC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac47efabc9cdf58f5abcdc54d0ea59b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [2:0] (in _PXS_CKCR1)  <a href="#gac47efabc9cdf58f5abcdc54d0ea59b56">More...</a><br /></td></tr>
<tr class="separator:gac47efabc9cdf58f5abcdc54d0ea59b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee16b63d4630c51b1e6b1ac458acb20b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaee16b63d4630c51b1e6b1ac458acb20b">_PXS_PRESC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaee16b63d4630c51b1e6b1ac458acb20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [0] (in _PXS_CKCR1)  <a href="#gaee16b63d4630c51b1e6b1ac458acb20b">More...</a><br /></td></tr>
<tr class="separator:gaee16b63d4630c51b1e6b1ac458acb20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga301f56806cad14b774ee9ff4aae0e42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga301f56806cad14b774ee9ff4aae0e42b">_PXS_PRESC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga301f56806cad14b774ee9ff4aae0e42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [1] (in _PXS_CKCR1)  <a href="#ga301f56806cad14b774ee9ff4aae0e42b">More...</a><br /></td></tr>
<tr class="separator:ga301f56806cad14b774ee9ff4aae0e42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306a460a297e2c53b99a1152ec8c4e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga306a460a297e2c53b99a1152ec8c4e5d">_PXS_PRESC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga306a460a297e2c53b99a1152ec8c4e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Conversion in progress flag [2] (in _PXS_CKCR1)  <a href="#ga306a460a297e2c53b99a1152ec8c4e5d">More...</a><br /></td></tr>
<tr class="separator:ga306a460a297e2c53b99a1152ec8c4e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6adfc26f8124b3500fd5564aa3074e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacf6adfc26f8124b3500fd5564aa3074e">_PXS_PASSLEN</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacf6adfc26f8124b3500fd5564aa3074e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [2:0] (in _PXS_CKCR2)  <a href="#gacf6adfc26f8124b3500fd5564aa3074e">More...</a><br /></td></tr>
<tr class="separator:gacf6adfc26f8124b3500fd5564aa3074e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce1ebe42fd9079815f41d9e5fe390ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacce1ebe42fd9079815f41d9e5fe390ef">_PXS_PASSLEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacce1ebe42fd9079815f41d9e5fe390ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [0] (in _PXS_CKCR2)  <a href="#gacce1ebe42fd9079815f41d9e5fe390ef">More...</a><br /></td></tr>
<tr class="separator:gacce1ebe42fd9079815f41d9e5fe390ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1296cfd7f873fd5ddde80d25442a649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1296cfd7f873fd5ddde80d25442a649">_PXS_PASSLEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad1296cfd7f873fd5ddde80d25442a649"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [1] (in _PXS_CKCR2)  <a href="#gad1296cfd7f873fd5ddde80d25442a649">More...</a><br /></td></tr>
<tr class="separator:gad1296cfd7f873fd5ddde80d25442a649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519b90cea3a50a69b569888898540eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga519b90cea3a50a69b569888898540eba">_PXS_PASSLEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga519b90cea3a50a69b569888898540eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of PASS phase [2] (in _PXS_CKCR2)  <a href="#ga519b90cea3a50a69b569888898540eba">More...</a><br /></td></tr>
<tr class="separator:ga519b90cea3a50a69b569888898540eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4082e33a3e185188e66fff6619eda989"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4082e33a3e185188e66fff6619eda989">_PXS_UPLEN</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4082e33a3e185188e66fff6619eda989"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [2:0] (in _PXS_CKCR2)  <a href="#ga4082e33a3e185188e66fff6619eda989">More...</a><br /></td></tr>
<tr class="separator:ga4082e33a3e185188e66fff6619eda989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801e1cd972ab22852ad6a794c725f800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga801e1cd972ab22852ad6a794c725f800">_PXS_UPLEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga801e1cd972ab22852ad6a794c725f800"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [0] (in _PXS_CKCR2)  <a href="#ga801e1cd972ab22852ad6a794c725f800">More...</a><br /></td></tr>
<tr class="separator:ga801e1cd972ab22852ad6a794c725f800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0a958968db0d68e4c5c9a093db84a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e0a958968db0d68e4c5c9a093db84a2">_PXS_UPLEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7e0a958968db0d68e4c5c9a093db84a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [1] (in _PXS_CKCR2)  <a href="#ga7e0a958968db0d68e4c5c9a093db84a2">More...</a><br /></td></tr>
<tr class="separator:ga7e0a958968db0d68e4c5c9a093db84a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7958ae08d1004919c4f5ae777a04079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae7958ae08d1004919c4f5ae777a04079">_PXS_UPLEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae7958ae08d1004919c4f5ae777a04079"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Length of UP phase [2] (in _PXS_CKCR2)  <a href="#gae7958ae08d1004919c4f5ae777a04079">More...</a><br /></td></tr>
<tr class="separator:gae7958ae08d1004919c4f5ae777a04079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b38f1efe5d5be6639131476f6344c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b38f1efe5d5be6639131476f6344c88">_PXS_RXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5b38f1efe5d5be6639131476f6344c88"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 8 [0] (in _PXS_RXENRH)  <a href="#ga5b38f1efe5d5be6639131476f6344c88">More...</a><br /></td></tr>
<tr class="separator:ga5b38f1efe5d5be6639131476f6344c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1377525f786778869e4990f0e74077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1f1377525f786778869e4990f0e74077">_PXS_RXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1f1377525f786778869e4990f0e74077"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 9 [0] (in _PXS_RXENRH)  <a href="#ga1f1377525f786778869e4990f0e74077">More...</a><br /></td></tr>
<tr class="separator:ga1f1377525f786778869e4990f0e74077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa51e1fb8a2ebb1aa9ad5adffe795c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0aa51e1fb8a2ebb1aa9ad5adffe795c8">_PXS_RXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0aa51e1fb8a2ebb1aa9ad5adffe795c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 0 [0] (in _PXS_RXENRL)  <a href="#ga0aa51e1fb8a2ebb1aa9ad5adffe795c8">More...</a><br /></td></tr>
<tr class="separator:ga0aa51e1fb8a2ebb1aa9ad5adffe795c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7265e1414111ec05c6c28cf828b26d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7265e1414111ec05c6c28cf828b26d06">_PXS_RXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7265e1414111ec05c6c28cf828b26d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 1 [0] (in _PXS_RXENRL)  <a href="#ga7265e1414111ec05c6c28cf828b26d06">More...</a><br /></td></tr>
<tr class="separator:ga7265e1414111ec05c6c28cf828b26d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae163b0f85df88e0307f8f733aa79a86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae163b0f85df88e0307f8f733aa79a86f">_PXS_RXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae163b0f85df88e0307f8f733aa79a86f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 2 [0] (in _PXS_RXENRL)  <a href="#gae163b0f85df88e0307f8f733aa79a86f">More...</a><br /></td></tr>
<tr class="separator:gae163b0f85df88e0307f8f733aa79a86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4339edb1b0f6e69f884ec232a05a122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4339edb1b0f6e69f884ec232a05a122">_PXS_RXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae4339edb1b0f6e69f884ec232a05a122"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 3 [0] (in _PXS_RXENRL)  <a href="#gae4339edb1b0f6e69f884ec232a05a122">More...</a><br /></td></tr>
<tr class="separator:gae4339edb1b0f6e69f884ec232a05a122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad1f9b7f8d7060d2393bb0b27e91d99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ad1f9b7f8d7060d2393bb0b27e91d99">_PXS_RXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8ad1f9b7f8d7060d2393bb0b27e91d99"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 4 [0] (in _PXS_RXENRL)  <a href="#ga8ad1f9b7f8d7060d2393bb0b27e91d99">More...</a><br /></td></tr>
<tr class="separator:ga8ad1f9b7f8d7060d2393bb0b27e91d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a4ecac0ab9e2c0b6bf238e05058fad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga05a4ecac0ab9e2c0b6bf238e05058fad">_PXS_RXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga05a4ecac0ab9e2c0b6bf238e05058fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 5 [0] (in _PXS_RXENRL)  <a href="#ga05a4ecac0ab9e2c0b6bf238e05058fad">More...</a><br /></td></tr>
<tr class="separator:ga05a4ecac0ab9e2c0b6bf238e05058fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738e0102683c74276156c1fb74e19d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga738e0102683c74276156c1fb74e19d62">_PXS_RXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga738e0102683c74276156c1fb74e19d62"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 6 [0] (in _PXS_RXENRL)  <a href="#ga738e0102683c74276156c1fb74e19d62">More...</a><br /></td></tr>
<tr class="separator:ga738e0102683c74276156c1fb74e19d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647deaa9fc58bf1b6d296233d9c6ba76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga647deaa9fc58bf1b6d296233d9c6ba76">_PXS_RXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga647deaa9fc58bf1b6d296233d9c6ba76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Enable receiver channel 7 [0] (in _PXS_RXENRL)  <a href="#ga647deaa9fc58bf1b6d296233d9c6ba76">More...</a><br /></td></tr>
<tr class="separator:ga647deaa9fc58bf1b6d296233d9c6ba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9667c4a8ba09577e825aec679877327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab9667c4a8ba09577e825aec679877327">_PXS_RXCR1_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab9667c4a8ba09577e825aec679877327"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 8 [0] (in _PXS_RXCR1H)  <a href="#gab9667c4a8ba09577e825aec679877327">More...</a><br /></td></tr>
<tr class="separator:gab9667c4a8ba09577e825aec679877327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03aa04b6d5fe007f431837ad0b7206da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga03aa04b6d5fe007f431837ad0b7206da">_PXS_RXCR1_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga03aa04b6d5fe007f431837ad0b7206da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 9 [0] (in _PXS_RXCR1H)  <a href="#ga03aa04b6d5fe007f431837ad0b7206da">More...</a><br /></td></tr>
<tr class="separator:ga03aa04b6d5fe007f431837ad0b7206da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e380c3afcf0aba137626cdcd341d3ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8e380c3afcf0aba137626cdcd341d3ab">_PXS_RXCR1_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8e380c3afcf0aba137626cdcd341d3ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 0 [0] (in _PXS_RXCR1L)  <a href="#ga8e380c3afcf0aba137626cdcd341d3ab">More...</a><br /></td></tr>
<tr class="separator:ga8e380c3afcf0aba137626cdcd341d3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga287436a7fcbe16cfbe443eb961376d93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga287436a7fcbe16cfbe443eb961376d93">_PXS_RXCR1_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga287436a7fcbe16cfbe443eb961376d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 1 [0] (in _PXS_RXCR1L)  <a href="#ga287436a7fcbe16cfbe443eb961376d93">More...</a><br /></td></tr>
<tr class="separator:ga287436a7fcbe16cfbe443eb961376d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37abf3f1e6a6b8bbe4339814d2faf841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga37abf3f1e6a6b8bbe4339814d2faf841">_PXS_RXCR1_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga37abf3f1e6a6b8bbe4339814d2faf841"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 2 [0] (in _PXS_RXCR1L)  <a href="#ga37abf3f1e6a6b8bbe4339814d2faf841">More...</a><br /></td></tr>
<tr class="separator:ga37abf3f1e6a6b8bbe4339814d2faf841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55482408b54d19b615273aa64765c096"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55482408b54d19b615273aa64765c096">_PXS_RXCR1_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga55482408b54d19b615273aa64765c096"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 3 [0] (in _PXS_RXCR1L)  <a href="#ga55482408b54d19b615273aa64765c096">More...</a><br /></td></tr>
<tr class="separator:ga55482408b54d19b615273aa64765c096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a3a12b0498fe2912a5ddb07e7fce88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6a3a12b0498fe2912a5ddb07e7fce88c">_PXS_RXCR1_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6a3a12b0498fe2912a5ddb07e7fce88c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 4 [0] (in _PXS_RXCR1L)  <a href="#ga6a3a12b0498fe2912a5ddb07e7fce88c">More...</a><br /></td></tr>
<tr class="separator:ga6a3a12b0498fe2912a5ddb07e7fce88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ebaaf1b40ee21dfe2737b019d55569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga04ebaaf1b40ee21dfe2737b019d55569">_PXS_RXCR1_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga04ebaaf1b40ee21dfe2737b019d55569"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 5 [0] (in _PXS_RXCR1L)  <a href="#ga04ebaaf1b40ee21dfe2737b019d55569">More...</a><br /></td></tr>
<tr class="separator:ga04ebaaf1b40ee21dfe2737b019d55569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220ad6d6c19fd1f1b9486d41b92168bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga220ad6d6c19fd1f1b9486d41b92168bf">_PXS_RXCR1_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga220ad6d6c19fd1f1b9486d41b92168bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 6 [0] (in _PXS_RXCR1L)  <a href="#ga220ad6d6c19fd1f1b9486d41b92168bf">More...</a><br /></td></tr>
<tr class="separator:ga220ad6d6c19fd1f1b9486d41b92168bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea59d1eaf70867229a2514a9596ff6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacea59d1eaf70867229a2514a9596ff6c">_PXS_RXCR1_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacea59d1eaf70867229a2514a9596ff6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 Conversion mode 7 [0] (in _PXS_RXCR1L)  <a href="#gacea59d1eaf70867229a2514a9596ff6c">More...</a><br /></td></tr>
<tr class="separator:gacea59d1eaf70867229a2514a9596ff6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b51663b34ef6d72214f3cfc358aefe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2b51663b34ef6d72214f3cfc358aefe6">_PXS_RXCR2_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2b51663b34ef6d72214f3cfc358aefe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 8 [0] (in _PXS_RXCR2H)  <a href="#ga2b51663b34ef6d72214f3cfc358aefe6">More...</a><br /></td></tr>
<tr class="separator:ga2b51663b34ef6d72214f3cfc358aefe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0617357d60e5490cb50bd3fa53ac6cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0617357d60e5490cb50bd3fa53ac6cde">_PXS_RXCR2_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0617357d60e5490cb50bd3fa53ac6cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 9 [0] (in _PXS_RXCR2H)  <a href="#ga0617357d60e5490cb50bd3fa53ac6cde">More...</a><br /></td></tr>
<tr class="separator:ga0617357d60e5490cb50bd3fa53ac6cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9092a1d06768e3f54d9d7938f6a75fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9092a1d06768e3f54d9d7938f6a75fe6">_PXS_RXCR2_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9092a1d06768e3f54d9d7938f6a75fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 0 [0] (in _PXS_RXCR2L)  <a href="#ga9092a1d06768e3f54d9d7938f6a75fe6">More...</a><br /></td></tr>
<tr class="separator:ga9092a1d06768e3f54d9d7938f6a75fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3263ec000259d58464261b61b5ac8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad3263ec000259d58464261b61b5ac8a4">_PXS_RXCR2_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad3263ec000259d58464261b61b5ac8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 1 [0] (in _PXS_RXCR2L)  <a href="#gad3263ec000259d58464261b61b5ac8a4">More...</a><br /></td></tr>
<tr class="separator:gad3263ec000259d58464261b61b5ac8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68bf2474b749390a084681f4fb058763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga68bf2474b749390a084681f4fb058763">_PXS_RXCR2_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga68bf2474b749390a084681f4fb058763"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 2 [0] (in _PXS_RXCR2L)  <a href="#ga68bf2474b749390a084681f4fb058763">More...</a><br /></td></tr>
<tr class="separator:ga68bf2474b749390a084681f4fb058763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ef3d8bf2afa4db3312b8fe8a0546a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf2ef3d8bf2afa4db3312b8fe8a0546a4">_PXS_RXCR2_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf2ef3d8bf2afa4db3312b8fe8a0546a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 3 [0] (in _PXS_RXCR2L)  <a href="#gaf2ef3d8bf2afa4db3312b8fe8a0546a4">More...</a><br /></td></tr>
<tr class="separator:gaf2ef3d8bf2afa4db3312b8fe8a0546a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251068b57c6d76f696def5a7ea40936d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga251068b57c6d76f696def5a7ea40936d">_PXS_RXCR2_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga251068b57c6d76f696def5a7ea40936d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 4 [0] (in _PXS_RXCR2L)  <a href="#ga251068b57c6d76f696def5a7ea40936d">More...</a><br /></td></tr>
<tr class="separator:ga251068b57c6d76f696def5a7ea40936d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cc5fa3d245ad79108c1b0ba9f8fa67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab9cc5fa3d245ad79108c1b0ba9f8fa67">_PXS_RXCR2_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gab9cc5fa3d245ad79108c1b0ba9f8fa67"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 5 [0] (in _PXS_RXCR2L)  <a href="#gab9cc5fa3d245ad79108c1b0ba9f8fa67">More...</a><br /></td></tr>
<tr class="separator:gab9cc5fa3d245ad79108c1b0ba9f8fa67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d130b0b8d2ec082ff00e373e9549da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0d130b0b8d2ec082ff00e373e9549da9">_PXS_RXCR2_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0d130b0b8d2ec082ff00e373e9549da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 6 [0] (in _PXS_RXCR2L)  <a href="#ga0d130b0b8d2ec082ff00e373e9549da9">More...</a><br /></td></tr>
<tr class="separator:ga0d130b0b8d2ec082ff00e373e9549da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c8b420e4578861854bbd1c0f8d8468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa7c8b420e4578861854bbd1c0f8d8468">_PXS_RXCR2_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa7c8b420e4578861854bbd1c0f8d8468"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 Conversion mode 7 [0] (in _PXS_RXCR2L)  <a href="#gaa7c8b420e4578861854bbd1c0f8d8468">More...</a><br /></td></tr>
<tr class="separator:gaa7c8b420e4578861854bbd1c0f8d8468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56ca93a431b3155e50cc962fd7e7e7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac56ca93a431b3155e50cc962fd7e7e7a">_PXS_RXCR3_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac56ca93a431b3155e50cc962fd7e7e7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 8 [0] (in _PXS_RXCR3H)  <a href="#gac56ca93a431b3155e50cc962fd7e7e7a">More...</a><br /></td></tr>
<tr class="separator:gac56ca93a431b3155e50cc962fd7e7e7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027571c3f84c4609d780d0bbbd908553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga027571c3f84c4609d780d0bbbd908553">_PXS_RXCR3_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga027571c3f84c4609d780d0bbbd908553"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 9 [0] (in _PXS_RXCR3H)  <a href="#ga027571c3f84c4609d780d0bbbd908553">More...</a><br /></td></tr>
<tr class="separator:ga027571c3f84c4609d780d0bbbd908553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf22d4798ed0721825668c0a84371b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8cf22d4798ed0721825668c0a84371b7">_PXS_RXCR3_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8cf22d4798ed0721825668c0a84371b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 0 [0] (in _PXS_RXCR3L)  <a href="#ga8cf22d4798ed0721825668c0a84371b7">More...</a><br /></td></tr>
<tr class="separator:ga8cf22d4798ed0721825668c0a84371b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16d50f7310a0eee9bdf099b32e7985c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16d50f7310a0eee9bdf099b32e7985c1">_PXS_RXCR3_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga16d50f7310a0eee9bdf099b32e7985c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 1 [0] (in _PXS_RXCR3L)  <a href="#ga16d50f7310a0eee9bdf099b32e7985c1">More...</a><br /></td></tr>
<tr class="separator:ga16d50f7310a0eee9bdf099b32e7985c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d68318ea2a165a993badaff7078eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac6d68318ea2a165a993badaff7078eb1">_PXS_RXCR3_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac6d68318ea2a165a993badaff7078eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 2 [0] (in _PXS_RXCR3L)  <a href="#gac6d68318ea2a165a993badaff7078eb1">More...</a><br /></td></tr>
<tr class="separator:gac6d68318ea2a165a993badaff7078eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3825d1134374551cf5ee62593676f011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3825d1134374551cf5ee62593676f011">_PXS_RXCR3_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3825d1134374551cf5ee62593676f011"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 3 [0] (in _PXS_RXCR3L)  <a href="#ga3825d1134374551cf5ee62593676f011">More...</a><br /></td></tr>
<tr class="separator:ga3825d1134374551cf5ee62593676f011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddf1c2a265e7d431241283ef116dcf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ddf1c2a265e7d431241283ef116dcf2">_PXS_RXCR3_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1ddf1c2a265e7d431241283ef116dcf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 4 [0] (in _PXS_RXCR3L)  <a href="#ga1ddf1c2a265e7d431241283ef116dcf2">More...</a><br /></td></tr>
<tr class="separator:ga1ddf1c2a265e7d431241283ef116dcf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f306edf7869f77aec9ccda1b7a1515c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6f306edf7869f77aec9ccda1b7a1515c">_PXS_RXCR3_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6f306edf7869f77aec9ccda1b7a1515c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 5 [0] (in _PXS_RXCR3L)  <a href="#ga6f306edf7869f77aec9ccda1b7a1515c">More...</a><br /></td></tr>
<tr class="separator:ga6f306edf7869f77aec9ccda1b7a1515c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1e17a549c28511fb4e16cc1c4aae65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7e1e17a549c28511fb4e16cc1c4aae65">_PXS_RXCR3_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga7e1e17a549c28511fb4e16cc1c4aae65"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 6 [0] (in _PXS_RXCR3L)  <a href="#ga7e1e17a549c28511fb4e16cc1c4aae65">More...</a><br /></td></tr>
<tr class="separator:ga7e1e17a549c28511fb4e16cc1c4aae65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcecf2625a995d3a60d266e7bca39dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadcecf2625a995d3a60d266e7bca39dc4">_PXS_RXCR3_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadcecf2625a995d3a60d266e7bca39dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 Conversion mode 7 [0] (in _PXS_RXCR3L)  <a href="#gadcecf2625a995d3a60d266e7bca39dc4">More...</a><br /></td></tr>
<tr class="separator:gadcecf2625a995d3a60d266e7bca39dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab402e534272d4f7f4dc26e4d01388e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaab402e534272d4f7f4dc26e4d01388e5">_PXS_RXINS_8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab402e534272d4f7f4dc26e4d01388e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 8 inactive state selection [0] (in _PXS_RXINSRH)  <a href="#gaab402e534272d4f7f4dc26e4d01388e5">More...</a><br /></td></tr>
<tr class="separator:gaab402e534272d4f7f4dc26e4d01388e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc905ca9173b123ab85c85f51aa259e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0dc905ca9173b123ab85c85f51aa259e">_PXS_RXINS_9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0dc905ca9173b123ab85c85f51aa259e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 9 inactive state selection [0] (in _PXS_RXINSRH)  <a href="#ga0dc905ca9173b123ab85c85f51aa259e">More...</a><br /></td></tr>
<tr class="separator:ga0dc905ca9173b123ab85c85f51aa259e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac583e6082d1db32b0c9c0036dcb38e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac583e6082d1db32b0c9c0036dcb38e59">_PXS_RXINS_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac583e6082d1db32b0c9c0036dcb38e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 0 inactive state selection [0] (in _PXS_RXINSRL)  <a href="#gac583e6082d1db32b0c9c0036dcb38e59">More...</a><br /></td></tr>
<tr class="separator:gac583e6082d1db32b0c9c0036dcb38e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975e7dd971cacabe0e9b40bc8a3dbde9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga975e7dd971cacabe0e9b40bc8a3dbde9">_PXS_RXINS_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga975e7dd971cacabe0e9b40bc8a3dbde9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 1 inactive state selection [0] (in _PXS_RXINSRL)  <a href="#ga975e7dd971cacabe0e9b40bc8a3dbde9">More...</a><br /></td></tr>
<tr class="separator:ga975e7dd971cacabe0e9b40bc8a3dbde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497e6038677c68b4be0fe4713b6535ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga497e6038677c68b4be0fe4713b6535ab">_PXS_RXINS_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga497e6038677c68b4be0fe4713b6535ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 2 inactive state selection [0] (in _PXS_RXINSRL)  <a href="#ga497e6038677c68b4be0fe4713b6535ab">More...</a><br /></td></tr>
<tr class="separator:ga497e6038677c68b4be0fe4713b6535ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18859ef00ef05bf282b1db7de3f44881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga18859ef00ef05bf282b1db7de3f44881">_PXS_RXINS_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga18859ef00ef05bf282b1db7de3f44881"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 3 inactive state selection [0] (in _PXS_RXINSRL)  <a href="#ga18859ef00ef05bf282b1db7de3f44881">More...</a><br /></td></tr>
<tr class="separator:ga18859ef00ef05bf282b1db7de3f44881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab191ebe3e8238cc75657e5f2a138f7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab191ebe3e8238cc75657e5f2a138f7de">_PXS_RXINS_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab191ebe3e8238cc75657e5f2a138f7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 4 inactive state selection [0] (in _PXS_RXINSRL)  <a href="#gab191ebe3e8238cc75657e5f2a138f7de">More...</a><br /></td></tr>
<tr class="separator:gab191ebe3e8238cc75657e5f2a138f7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4125f36835e652e78eed6aa18efd07d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae4125f36835e652e78eed6aa18efd07d">_PXS_RXINS_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gae4125f36835e652e78eed6aa18efd07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 5 inactive state selection [0] (in _PXS_RXINSRL)  <a href="#gae4125f36835e652e78eed6aa18efd07d">More...</a><br /></td></tr>
<tr class="separator:gae4125f36835e652e78eed6aa18efd07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga337141b3e271e602e3a9c5460bb8217f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga337141b3e271e602e3a9c5460bb8217f">_PXS_RXINS_6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga337141b3e271e602e3a9c5460bb8217f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 6 inactive state selection [0] (in _PXS_RXINSRL)  <a href="#ga337141b3e271e602e3a9c5460bb8217f">More...</a><br /></td></tr>
<tr class="separator:ga337141b3e271e602e3a9c5460bb8217f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3663a170585be3c2164f6902c54157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga2e3663a170585be3c2164f6902c54157">_PXS_RXINS_7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga2e3663a170585be3c2164f6902c54157"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Receiver channel 7 inactive state selection [0] (in _PXS_RXINSRL)  <a href="#ga2e3663a170585be3c2164f6902c54157">More...</a><br /></td></tr>
<tr class="separator:ga2e3663a170585be3c2164f6902c54157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca18aa14a00a9d673b1880ab62b12ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaca18aa14a00a9d673b1880ab62b12ad8">_PXS_TXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaca18aa14a00a9d673b1880ab62b12ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 8 function enable [0] (in _PXS_PXS_TXENRH)  <a href="#gaca18aa14a00a9d673b1880ab62b12ad8">More...</a><br /></td></tr>
<tr class="separator:gaca18aa14a00a9d673b1880ab62b12ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1acb0d76b1a142f320af267a612c140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad1acb0d76b1a142f320af267a612c140">_PXS_TXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad1acb0d76b1a142f320af267a612c140"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 9 function enable [0] (in _PXS_PXS_TXENRH)  <a href="#gad1acb0d76b1a142f320af267a612c140">More...</a><br /></td></tr>
<tr class="separator:gad1acb0d76b1a142f320af267a612c140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a3162f4e74925cbd873322351c1bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16a3162f4e74925cbd873322351c1bf2">_PXS_TXEN10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga16a3162f4e74925cbd873322351c1bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 10 function enable [0] (in _PXS_PXS_TXENRH)  <a href="#ga16a3162f4e74925cbd873322351c1bf2">More...</a><br /></td></tr>
<tr class="separator:ga16a3162f4e74925cbd873322351c1bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a50133b6a5b62211e98b0cf5c04c332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5a50133b6a5b62211e98b0cf5c04c332">_PXS_TXEN11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5a50133b6a5b62211e98b0cf5c04c332"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 11 function enable [0] (in _PXS_PXS_TXENRH)  <a href="#ga5a50133b6a5b62211e98b0cf5c04c332">More...</a><br /></td></tr>
<tr class="separator:ga5a50133b6a5b62211e98b0cf5c04c332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847480008bf6a619e3464fd3fa227b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga63847480008bf6a619e3464fd3fa227b">_PXS_TXEN12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga63847480008bf6a619e3464fd3fa227b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 12 function enable [0] (in _PXS_PXS_TXENRH)  <a href="#ga63847480008bf6a619e3464fd3fa227b">More...</a><br /></td></tr>
<tr class="separator:ga63847480008bf6a619e3464fd3fa227b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1476742dc5b2f8e0201ef48b6efd148a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1476742dc5b2f8e0201ef48b6efd148a">_PXS_TXEN13</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1476742dc5b2f8e0201ef48b6efd148a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 13 function enable [0] (in _PXS_PXS_TXENRH)  <a href="#ga1476742dc5b2f8e0201ef48b6efd148a">More...</a><br /></td></tr>
<tr class="separator:ga1476742dc5b2f8e0201ef48b6efd148a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga026d99c66f796395a03f1d78619f5c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga026d99c66f796395a03f1d78619f5c51">_PXS_TXEN14</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga026d99c66f796395a03f1d78619f5c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 14 function enable [0] (in _PXS_PXS_TXENRH)  <a href="#ga026d99c66f796395a03f1d78619f5c51">More...</a><br /></td></tr>
<tr class="separator:ga026d99c66f796395a03f1d78619f5c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9085f64e3cdcd27ffe9556385a870015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9085f64e3cdcd27ffe9556385a870015">_PXS_TXEN15</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9085f64e3cdcd27ffe9556385a870015"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 15 function enable [0] (in _PXS_PXS_TXENRH)  <a href="#ga9085f64e3cdcd27ffe9556385a870015">More...</a><br /></td></tr>
<tr class="separator:ga9085f64e3cdcd27ffe9556385a870015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d39fcbef7cfdf4bc97dfb9239821969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d39fcbef7cfdf4bc97dfb9239821969">_PXS_TXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d39fcbef7cfdf4bc97dfb9239821969"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 0 function enable [0] (in _PXS_TXENRL)  <a href="#ga8d39fcbef7cfdf4bc97dfb9239821969">More...</a><br /></td></tr>
<tr class="separator:ga8d39fcbef7cfdf4bc97dfb9239821969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101cda216c7c219f32580189ea667d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga101cda216c7c219f32580189ea667d2f">_PXS_TXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga101cda216c7c219f32580189ea667d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 1 function enable [0] (in _PXS_TXENRL)  <a href="#ga101cda216c7c219f32580189ea667d2f">More...</a><br /></td></tr>
<tr class="separator:ga101cda216c7c219f32580189ea667d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c5a49d7a626644cb030b381ad5ab58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga87c5a49d7a626644cb030b381ad5ab58">_PXS_TXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga87c5a49d7a626644cb030b381ad5ab58"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 2 function enable [0] (in _PXS_TXENRL)  <a href="#ga87c5a49d7a626644cb030b381ad5ab58">More...</a><br /></td></tr>
<tr class="separator:ga87c5a49d7a626644cb030b381ad5ab58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25412eec483f4c7204f7c9affb644860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga25412eec483f4c7204f7c9affb644860">_PXS_TXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga25412eec483f4c7204f7c9affb644860"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 3 function enable [0] (in _PXS_TXENRL)  <a href="#ga25412eec483f4c7204f7c9affb644860">More...</a><br /></td></tr>
<tr class="separator:ga25412eec483f4c7204f7c9affb644860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96a9a78ff49813f741661ea17b0d3b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga96a9a78ff49813f741661ea17b0d3b83">_PXS_TXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga96a9a78ff49813f741661ea17b0d3b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 4 function enable [0] (in _PXS_TXENRL)  <a href="#ga96a9a78ff49813f741661ea17b0d3b83">More...</a><br /></td></tr>
<tr class="separator:ga96a9a78ff49813f741661ea17b0d3b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad807ddec36e31fc586244e41321843d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad807ddec36e31fc586244e41321843d1">_PXS_TXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gad807ddec36e31fc586244e41321843d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 5 function enable [0] (in _PXS_TXENRL)  <a href="#gad807ddec36e31fc586244e41321843d1">More...</a><br /></td></tr>
<tr class="separator:gad807ddec36e31fc586244e41321843d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018b2c2c957d55f939e1a81db5662ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga018b2c2c957d55f939e1a81db5662ab6">_PXS_TXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga018b2c2c957d55f939e1a81db5662ab6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 6 function enable [0] (in _PXS_TXENRL)  <a href="#ga018b2c2c957d55f939e1a81db5662ab6">More...</a><br /></td></tr>
<tr class="separator:ga018b2c2c957d55f939e1a81db5662ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282f1f267eb955f656e9c3d32e263c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga282f1f267eb955f656e9c3d32e263c80">_PXS_TXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga282f1f267eb955f656e9c3d32e263c80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Transmit output 7 function enable [0] (in _PXS_TXENRL)  <a href="#ga282f1f267eb955f656e9c3d32e263c80">More...</a><br /></td></tr>
<tr class="separator:ga282f1f267eb955f656e9c3d32e263c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbd44eb6b6fc83f899af41b7e8c2695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bbd44eb6b6fc83f899af41b7e8c2695">_PXS_MAXEN8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6bbd44eb6b6fc83f899af41b7e8c2695"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 8 [0] (in _PXS_MAXENRH)  <a href="#ga6bbd44eb6b6fc83f899af41b7e8c2695">More...</a><br /></td></tr>
<tr class="separator:ga6bbd44eb6b6fc83f899af41b7e8c2695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab122d655078802e97d4c146386749f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab122d655078802e97d4c146386749f2b">_PXS_MAXEN9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab122d655078802e97d4c146386749f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 9 [0] (in _PXS_MAXENRH)  <a href="#gab122d655078802e97d4c146386749f2b">More...</a><br /></td></tr>
<tr class="separator:gab122d655078802e97d4c146386749f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1daa4b33f397019d5973d3d11a4c2da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1daa4b33f397019d5973d3d11a4c2da8">_PXS_MAXEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1daa4b33f397019d5973d3d11a4c2da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 0 [0] (in _PXS_MAXENRL)  <a href="#ga1daa4b33f397019d5973d3d11a4c2da8">More...</a><br /></td></tr>
<tr class="separator:ga1daa4b33f397019d5973d3d11a4c2da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c60fd35fae30d821d48929fe575717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac9c60fd35fae30d821d48929fe575717">_PXS_MAXEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac9c60fd35fae30d821d48929fe575717"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 1 [0] (in _PXS_MAXENRL)  <a href="#gac9c60fd35fae30d821d48929fe575717">More...</a><br /></td></tr>
<tr class="separator:gac9c60fd35fae30d821d48929fe575717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fcc13f372105e96e28d68d9ecb4196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad2fcc13f372105e96e28d68d9ecb4196">_PXS_MAXEN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad2fcc13f372105e96e28d68d9ecb4196"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 2 [0] (in _PXS_MAXENRL)  <a href="#gad2fcc13f372105e96e28d68d9ecb4196">More...</a><br /></td></tr>
<tr class="separator:gad2fcc13f372105e96e28d68d9ecb4196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebcfdfa9127512199ec5d72626cb9f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaebcfdfa9127512199ec5d72626cb9f6f">_PXS_MAXEN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaebcfdfa9127512199ec5d72626cb9f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 3 [0] (in _PXS_MAXENRL)  <a href="#gaebcfdfa9127512199ec5d72626cb9f6f">More...</a><br /></td></tr>
<tr class="separator:gaebcfdfa9127512199ec5d72626cb9f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8ff202c1116235e4c8892f92de360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6bc8ff202c1116235e4c8892f92de360">_PXS_MAXEN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6bc8ff202c1116235e4c8892f92de360"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 4 [0] (in _PXS_MAXENRL)  <a href="#ga6bc8ff202c1116235e4c8892f92de360">More...</a><br /></td></tr>
<tr class="separator:ga6bc8ff202c1116235e4c8892f92de360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741c6052339f56214b33b8aaa78ab322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga741c6052339f56214b33b8aaa78ab322">_PXS_MAXEN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga741c6052339f56214b33b8aaa78ab322"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 5 [0] (in _PXS_MAXENRL)  <a href="#ga741c6052339f56214b33b8aaa78ab322">More...</a><br /></td></tr>
<tr class="separator:ga741c6052339f56214b33b8aaa78ab322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75fb80d681253b0161ceeff203a9f49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga75fb80d681253b0161ceeff203a9f49c">_PXS_MAXEN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga75fb80d681253b0161ceeff203a9f49c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 6 [0] (in _PXS_MAXENRL)  <a href="#ga75fb80d681253b0161ceeff203a9f49c">More...</a><br /></td></tr>
<tr class="separator:ga75fb80d681253b0161ceeff203a9f49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e705b16759d0751e0dd0d04c75e8b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga62e705b16759d0751e0dd0d04c75e8b9">_PXS_MAXEN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga62e705b16759d0751e0dd0d04c75e8b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense enabled counter limit for Receive channel 7 [0] (in _PXS_MAXENRL)  <a href="#ga62e705b16759d0751e0dd0d04c75e8b9">More...</a><br /></td></tr>
<tr class="separator:ga62e705b16759d0751e0dd0d04c75e8b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab776c746838df846e6e42e0e80cc7dc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab776c746838df846e6e42e0e80cc7dc2">_PXS_VALID8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab776c746838df846e6e42e0e80cc7dc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 8 is valid [0] (in _PXS_RXSRH)  <a href="#gab776c746838df846e6e42e0e80cc7dc2">More...</a><br /></td></tr>
<tr class="separator:gab776c746838df846e6e42e0e80cc7dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1dddcd6068a95b75d4427ecaf4f261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace1dddcd6068a95b75d4427ecaf4f261">_PXS_VALID9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gace1dddcd6068a95b75d4427ecaf4f261"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 9 is valid [0] (in _PXS_RXSRH)  <a href="#gace1dddcd6068a95b75d4427ecaf4f261">More...</a><br /></td></tr>
<tr class="separator:gace1dddcd6068a95b75d4427ecaf4f261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f6286ce0629b4caf92601657562f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34f6286ce0629b4caf92601657562f17">_PXS_VALID0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga34f6286ce0629b4caf92601657562f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 0 is valid [0] (in _PXS_RXSRL)  <a href="#ga34f6286ce0629b4caf92601657562f17">More...</a><br /></td></tr>
<tr class="separator:ga34f6286ce0629b4caf92601657562f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bb0b2ebf9bda6d4d72691fe37b73e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16bb0b2ebf9bda6d4d72691fe37b73e0">_PXS_VALID1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga16bb0b2ebf9bda6d4d72691fe37b73e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 1 is valid [0] (in _PXS_RXSRL)  <a href="#ga16bb0b2ebf9bda6d4d72691fe37b73e0">More...</a><br /></td></tr>
<tr class="separator:ga16bb0b2ebf9bda6d4d72691fe37b73e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc84bd0445f2eec002aca56b4b1ccd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gafc84bd0445f2eec002aca56b4b1ccd09">_PXS_VALID2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafc84bd0445f2eec002aca56b4b1ccd09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 2 is valid [0] (in _PXS_RXSRL)  <a href="#gafc84bd0445f2eec002aca56b4b1ccd09">More...</a><br /></td></tr>
<tr class="separator:gafc84bd0445f2eec002aca56b4b1ccd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae91b66a6ea535e133a414a4da2f2c75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae91b66a6ea535e133a414a4da2f2c75a">_PXS_VALID3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae91b66a6ea535e133a414a4da2f2c75a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 3 is valid [0] (in _PXS_RXSRL)  <a href="#gae91b66a6ea535e133a414a4da2f2c75a">More...</a><br /></td></tr>
<tr class="separator:gae91b66a6ea535e133a414a4da2f2c75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034b8cd24c9771e530591201af1cb396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga034b8cd24c9771e530591201af1cb396">_PXS_VALID4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga034b8cd24c9771e530591201af1cb396"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 4 is valid [0] (in _PXS_RXSRL)  <a href="#ga034b8cd24c9771e530591201af1cb396">More...</a><br /></td></tr>
<tr class="separator:ga034b8cd24c9771e530591201af1cb396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f39b684ba874d061f78e6c64f3847e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac8f39b684ba874d061f78e6c64f3847e">_PXS_VALID5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac8f39b684ba874d061f78e6c64f3847e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 5 is valid [0] (in _PXS_RXSRL)  <a href="#gac8f39b684ba874d061f78e6c64f3847e">More...</a><br /></td></tr>
<tr class="separator:gac8f39b684ba874d061f78e6c64f3847e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7bc92d758824a17f4d5574f5f26862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5c7bc92d758824a17f4d5574f5f26862">_PXS_VALID6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5c7bc92d758824a17f4d5574f5f26862"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 6 is valid [0] (in _PXS_RXSRL)  <a href="#ga5c7bc92d758824a17f4d5574f5f26862">More...</a><br /></td></tr>
<tr class="separator:ga5c7bc92d758824a17f4d5574f5f26862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf930c9d057200810758956a704e5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1bf930c9d057200810758956a704e5c3">_PXS_VALID7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga1bf930c9d057200810758956a704e5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Valid bit for conversion data for receiver channel 7 is valid [0] (in _PXS_RXSRL)  <a href="#ga1bf930c9d057200810758956a704e5c3">More...</a><br /></td></tr>
<tr class="separator:ga1bf930c9d057200810758956a704e5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52138677195173a66c66c252963d77a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52138677195173a66c66c252963d77a8">_PXS_RXnCSSEL</a>&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga52138677195173a66c66c252963d77a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [4:0] (in _PXS_RXnCSSELR)  <a href="#ga52138677195173a66c66c252963d77a8">More...</a><br /></td></tr>
<tr class="separator:ga52138677195173a66c66c252963d77a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82f93958622ca72c6347eab75e5118d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga82f93958622ca72c6347eab75e5118d5">_PXS_RXnCSSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga82f93958622ca72c6347eab75e5118d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [0] (in _PXS_RXnCSSELR)  <a href="#ga82f93958622ca72c6347eab75e5118d5">More...</a><br /></td></tr>
<tr class="separator:ga82f93958622ca72c6347eab75e5118d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34707cca77a37ef78496cf7bc6461af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga34707cca77a37ef78496cf7bc6461af9">_PXS_RXnCSSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga34707cca77a37ef78496cf7bc6461af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [1] (in _PXS_RXnCSSELR)  <a href="#ga34707cca77a37ef78496cf7bc6461af9">More...</a><br /></td></tr>
<tr class="separator:ga34707cca77a37ef78496cf7bc6461af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172bab184c1963ae232011b286e99461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga172bab184c1963ae232011b286e99461">_PXS_RXnCSSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga172bab184c1963ae232011b286e99461"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [2] (in _PXS_RXnCSSELR)  <a href="#ga172bab184c1963ae232011b286e99461">More...</a><br /></td></tr>
<tr class="separator:ga172bab184c1963ae232011b286e99461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138c8322d0f540b32a59cd014c9581d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9138c8322d0f540b32a59cd014c9581d">_PXS_RXnCSSEL3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9138c8322d0f540b32a59cd014c9581d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [3] (in _PXS_RXnCSSELR)  <a href="#ga9138c8322d0f540b32a59cd014c9581d">More...</a><br /></td></tr>
<tr class="separator:ga9138c8322d0f540b32a59cd014c9581d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016cdd52f39a0132882d3948932d3f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga016cdd52f39a0132882d3948932d3f43">_PXS_RXnCSSEL4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga016cdd52f39a0132882d3948932d3f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">ProxSense Sampling capacitor size of Receiver Channel 0 [4] (in _PXS_RXnCSSELR)  <a href="#ga016cdd52f39a0132882d3948932d3f43">More...</a><br /></td></tr>
<tr class="separator:ga016cdd52f39a0132882d3948932d3f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab3c73e4690ae9a4f2d8dafe9930e6331">_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_f_g__t.html">CFG_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td></tr>
<tr class="memdesc:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG struct/bit access.  <a href="#gab3c73e4690ae9a4f2d8dafe9930e6331">More...</a><br /></td></tr>
<tr class="separator:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7679b5517847c80083efb7f9df207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf7679b5517847c80083efb7f9df207c1">_CFG_GCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf7679b5517847c80083efb7f9df207c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (CFG_GCR)  <a href="#gaf7679b5517847c80083efb7f9df207c1">More...</a><br /></td></tr>
<tr class="separator:gaf7679b5517847c80083efb7f9df207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac998e464bee8246900227f404dd76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1ac998e464bee8246900227f404dd76a">_CFG_GCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="separator:ga1ac998e464bee8246900227f404dd76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb23fec33a6eadc2e746aabd944b810b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabb23fec33a6eadc2e746aabd944b810b">_CFG_SWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb23fec33a6eadc2e746aabd944b810b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM disable [0].  <a href="#gabb23fec33a6eadc2e746aabd944b810b">More...</a><br /></td></tr>
<tr class="separator:gabb23fec33a6eadc2e746aabd944b810b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62193af9c12c16ba237be191868255b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga62193af9c12c16ba237be191868255b8">_CFG_AL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga62193af9c12c16ba237be191868255b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activation level [0].  <a href="#ga62193af9c12c16ba237be191868255b8">More...</a><br /></td></tr>
<tr class="separator:ga62193af9c12c16ba237be191868255b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698008bf28582986c8fe2f6447acdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga698008bf28582986c8fe2f6447acdc7c">_ITC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i_t_c__t.html">ITC_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td></tr>
<tr class="memdesc:ga698008bf28582986c8fe2f6447acdc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC struct/bit access.  <a href="#ga698008bf28582986c8fe2f6447acdc7c">More...</a><br /></td></tr>
<tr class="separator:ga698008bf28582986c8fe2f6447acdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga367b681dc479c8ee39f4e76b5ed55af5">_ITC_SPR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8.  <a href="#ga367b681dc479c8ee39f4e76b5ed55af5">More...</a><br /></td></tr>
<tr class="separator:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eada758494172adef7affc15bafc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga07eada758494172adef7affc15bafc23">_ITC_SPR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga07eada758494172adef7affc15bafc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8.  <a href="#ga07eada758494172adef7affc15bafc23">More...</a><br /></td></tr>
<tr class="separator:ga07eada758494172adef7affc15bafc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5d81daa3a39664da4b2460f6e2d6aa02">_ITC_SPR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8.  <a href="#ga5d81daa3a39664da4b2460f6e2d6aa02">More...</a><br /></td></tr>
<tr class="separator:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8ddc1ed491c3fd780418d592f14247b8">_ITC_SPR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ddc1ed491c3fd780418d592f14247b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8.  <a href="#ga8ddc1ed491c3fd780418d592f14247b8">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">_ITC_SPR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8.  <a href="#ga48ccf0ac1f9ea89dbe1fa37de67426b9">More...</a><br /></td></tr>
<tr class="separator:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga420d208dc3cb9c70b1a12bfd77da474b">_ITC_SPR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8.  <a href="#ga420d208dc3cb9c70b1a12bfd77da474b">More...</a><br /></td></tr>
<tr class="separator:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328e92977f925591fb57f5b918bbd456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga328e92977f925591fb57f5b918bbd456">_ITC_SPR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga328e92977f925591fb57f5b918bbd456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8.  <a href="#ga328e92977f925591fb57f5b918bbd456">More...</a><br /></td></tr>
<tr class="separator:ga328e92977f925591fb57f5b918bbd456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52a4cc4405f1e3ce8d1763d5da488b32">_ITC_SPR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8.  <a href="#ga52a4cc4405f1e3ce8d1763d5da488b32">More...</a><br /></td></tr>
<tr class="separator:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c6b7d75b0394e72f748257537f77c3a">_ITC_SPR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8c6b7d75b0394e72f748257537f77c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8 reset value.  <a href="#ga8c6b7d75b0394e72f748257537f77c3a">More...</a><br /></td></tr>
<tr class="separator:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4a68033a4995662ffe1eb6f4a1bba41d">_ITC_SPR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8 reset value.  <a href="#ga4a68033a4995662ffe1eb6f4a1bba41d">More...</a><br /></td></tr>
<tr class="separator:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf31d3e75b89b5bd0efdf2ac12faca114">_ITC_SPR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8 reset value.  <a href="#gaf31d3e75b89b5bd0efdf2ac12faca114">More...</a><br /></td></tr>
<tr class="separator:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e7b662438863dc20111d417353b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaba9e7b662438863dc20111d417353b13">_ITC_SPR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaba9e7b662438863dc20111d417353b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8 reset value.  <a href="#gaba9e7b662438863dc20111d417353b13">More...</a><br /></td></tr>
<tr class="separator:gaba9e7b662438863dc20111d417353b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac032a4c32fbbe53d913ef2e7baa127e4">_ITC_SPR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8 reset value.  <a href="#gac032a4c32fbbe53d913ef2e7baa127e4">More...</a><br /></td></tr>
<tr class="separator:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e07fe969af04d1788bde095d544ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga933e07fe969af04d1788bde095d544ad">_ITC_SPR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga933e07fe969af04d1788bde095d544ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8 reset value.  <a href="#ga933e07fe969af04d1788bde095d544ad">More...</a><br /></td></tr>
<tr class="separator:ga933e07fe969af04d1788bde095d544ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd827cc7c14075cfde917df65afc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9ebd827cc7c14075cfde917df65afc64">_ITC_SPR7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9ebd827cc7c14075cfde917df65afc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8 reset value.  <a href="#ga9ebd827cc7c14075cfde917df65afc64">More...</a><br /></td></tr>
<tr class="separator:ga9ebd827cc7c14075cfde917df65afc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga59420d1c7bde78f40459a4387d07c4a6">_ITC_SPR8_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0F)</td></tr>
<tr class="memdesc:ga59420d1c7bde78f40459a4387d07c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8 reset value.  <a href="#ga59420d1c7bde78f40459a4387d07c4a6">More...</a><br /></td></tr>
<tr class="separator:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae6c58e876bfbcc3ed96cd8215e9853c8">_ITC_VECT1SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1:0] (in _ITC_SPR1)  <a href="#gae6c58e876bfbcc3ed96cd8215e9853c8">More...</a><br /></td></tr>
<tr class="separator:gae6c58e876bfbcc3ed96cd8215e9853c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff5c50b05a695bb8dc4a2467212710f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaeff5c50b05a695bb8dc4a2467212710f">_ITC_VECT1SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeff5c50b05a695bb8dc4a2467212710f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [0] (in _ITC_SPR1)  <a href="#gaeff5c50b05a695bb8dc4a2467212710f">More...</a><br /></td></tr>
<tr class="separator:gaeff5c50b05a695bb8dc4a2467212710f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42404a90f88ae294834a18feb98a935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa42404a90f88ae294834a18feb98a935">_ITC_VECT1SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa42404a90f88ae294834a18feb98a935"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1] (in _ITC_SPR1)  <a href="#gaa42404a90f88ae294834a18feb98a935">More...</a><br /></td></tr>
<tr class="separator:gaa42404a90f88ae294834a18feb98a935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f230b833ab939fac0d0674f711c239"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga08f230b833ab939fac0d0674f711c239">_ITC_VECT2SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga08f230b833ab939fac0d0674f711c239"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1:0] (in _ITC_SPR1)  <a href="#ga08f230b833ab939fac0d0674f711c239">More...</a><br /></td></tr>
<tr class="separator:ga08f230b833ab939fac0d0674f711c239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga3fe32bee0137eb5e59e2a5f52799326e">_ITC_VECT2SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [0] (in _ITC_SPR1)  <a href="#ga3fe32bee0137eb5e59e2a5f52799326e">More...</a><br /></td></tr>
<tr class="separator:ga3fe32bee0137eb5e59e2a5f52799326e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga35cf40b27d595b72b7a4ab028d1408b2">_ITC_VECT2SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1] (in _ITC_SPR1)  <a href="#ga35cf40b27d595b72b7a4ab028d1408b2">More...</a><br /></td></tr>
<tr class="separator:ga35cf40b27d595b72b7a4ab028d1408b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga18af64c2e5e16ef5bd5ecae415a49fb2">_ITC_VECT4SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1:0] (in _ITC_SPR2)  <a href="#ga18af64c2e5e16ef5bd5ecae415a49fb2">More...</a><br /></td></tr>
<tr class="separator:ga18af64c2e5e16ef5bd5ecae415a49fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d87f5b6936a31506192c245aa7fca31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d87f5b6936a31506192c245aa7fca31">_ITC_VECT4SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d87f5b6936a31506192c245aa7fca31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [0] (in _ITC_SPR2)  <a href="#ga8d87f5b6936a31506192c245aa7fca31">More...</a><br /></td></tr>
<tr class="separator:ga8d87f5b6936a31506192c245aa7fca31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac372440818d9cc28897677e7c5388352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac372440818d9cc28897677e7c5388352">_ITC_VECT4SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac372440818d9cc28897677e7c5388352"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1] (in _ITC_SPR2)  <a href="#gac372440818d9cc28897677e7c5388352">More...</a><br /></td></tr>
<tr class="separator:gac372440818d9cc28897677e7c5388352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc92c7a72258f2a838e2a975aa8086cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gacc92c7a72258f2a838e2a975aa8086cb">_ITC_VECT6SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacc92c7a72258f2a838e2a975aa8086cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1:0] (in _ITC_SPR2)  <a href="#gacc92c7a72258f2a838e2a975aa8086cb">More...</a><br /></td></tr>
<tr class="separator:gacc92c7a72258f2a838e2a975aa8086cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9008e6a60e61119e39e9f8d1499482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga0a9008e6a60e61119e39e9f8d1499482">_ITC_VECT6SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0a9008e6a60e61119e39e9f8d1499482"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [0] (in _ITC_SPR2)  <a href="#ga0a9008e6a60e61119e39e9f8d1499482">More...</a><br /></td></tr>
<tr class="separator:ga0a9008e6a60e61119e39e9f8d1499482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf0a1058ccb4fa4c0c61e66f7e324b034">_ITC_VECT6SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1] (in _ITC_SPR2)  <a href="#gaf0a1058ccb4fa4c0c61e66f7e324b034">More...</a><br /></td></tr>
<tr class="separator:gaf0a1058ccb4fa4c0c61e66f7e324b034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced8dc0e419b84ae117dc986766caf1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaced8dc0e419b84ae117dc986766caf1c">_ITC_VECT7SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaced8dc0e419b84ae117dc986766caf1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1:0] (in _ITC_SPR2)  <a href="#gaced8dc0e419b84ae117dc986766caf1c">More...</a><br /></td></tr>
<tr class="separator:gaced8dc0e419b84ae117dc986766caf1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5599159ee318c97fd0b60279c07f5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gac5599159ee318c97fd0b60279c07f5bc">_ITC_VECT7SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac5599159ee318c97fd0b60279c07f5bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [0] (in _ITC_SPR2)  <a href="#gac5599159ee318c97fd0b60279c07f5bc">More...</a><br /></td></tr>
<tr class="separator:gac5599159ee318c97fd0b60279c07f5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b3ad81e82424159b7a22ed05815d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gad4b3ad81e82424159b7a22ed05815d1e">_ITC_VECT7SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad4b3ad81e82424159b7a22ed05815d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1] (in _ITC_SPR2)  <a href="#gad4b3ad81e82424159b7a22ed05815d1e">More...</a><br /></td></tr>
<tr class="separator:gad4b3ad81e82424159b7a22ed05815d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4b0c7961f25c54c6f1b720e1aa572bcc">_ITC_VECT8SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1:0] (in _ITC_SPR3)  <a href="#ga4b0c7961f25c54c6f1b720e1aa572bcc">More...</a><br /></td></tr>
<tr class="separator:ga4b0c7961f25c54c6f1b720e1aa572bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9">_ITC_VECT8SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [0] (in _ITC_SPR3)  <a href="#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9">More...</a><br /></td></tr>
<tr class="separator:gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga55d97d2088e4d9021d1764c1e8dde6ff">_ITC_VECT8SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1] (in _ITC_SPR3)  <a href="#ga55d97d2088e4d9021d1764c1e8dde6ff">More...</a><br /></td></tr>
<tr class="separator:ga55d97d2088e4d9021d1764c1e8dde6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga674bfd561ddaf18bbc8e0509a4476fb9">_ITC_VECT9SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1:0] (in _ITC_SPR3)  <a href="#ga674bfd561ddaf18bbc8e0509a4476fb9">More...</a><br /></td></tr>
<tr class="separator:ga674bfd561ddaf18bbc8e0509a4476fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d832bd669992706c227f2e512199520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8d832bd669992706c227f2e512199520">_ITC_VECT9SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d832bd669992706c227f2e512199520"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [0] (in _ITC_SPR3)  <a href="#ga8d832bd669992706c227f2e512199520">More...</a><br /></td></tr>
<tr class="separator:ga8d832bd669992706c227f2e512199520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaed6d4d89ed84063725d5fe587b3ea2ca">_ITC_VECT9SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1] (in _ITC_SPR3)  <a href="#gaed6d4d89ed84063725d5fe587b3ea2ca">More...</a><br /></td></tr>
<tr class="separator:gaed6d4d89ed84063725d5fe587b3ea2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51915df0e2d51e958825184a2401e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa51915df0e2d51e958825184a2401e73">_ITC_VECT10SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa51915df0e2d51e958825184a2401e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1:0] (in _ITC_SPR3)  <a href="#gaa51915df0e2d51e958825184a2401e73">More...</a><br /></td></tr>
<tr class="separator:gaa51915df0e2d51e958825184a2401e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb453ea7804b9ae6a6e5ef376606937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaedb453ea7804b9ae6a6e5ef376606937">_ITC_VECT10SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaedb453ea7804b9ae6a6e5ef376606937"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [0] (in _ITC_SPR3)  <a href="#gaedb453ea7804b9ae6a6e5ef376606937">More...</a><br /></td></tr>
<tr class="separator:gaedb453ea7804b9ae6a6e5ef376606937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98b0e161e4f066f07fab5add18927a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga98b0e161e4f066f07fab5add18927a97">_ITC_VECT10SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga98b0e161e4f066f07fab5add18927a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1] (in _ITC_SPR3)  <a href="#ga98b0e161e4f066f07fab5add18927a97">More...</a><br /></td></tr>
<tr class="separator:ga98b0e161e4f066f07fab5add18927a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga08b94bfda28ea2d9e762b9bda3f799cd">_ITC_VECT11SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1:0] (in _ITC_SPR3)  <a href="#ga08b94bfda28ea2d9e762b9bda3f799cd">More...</a><br /></td></tr>
<tr class="separator:ga08b94bfda28ea2d9e762b9bda3f799cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga02fadab7de5e9fcec623d8f31909c3c4">_ITC_VECT11SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [0] (in _ITC_SPR3)  <a href="#ga02fadab7de5e9fcec623d8f31909c3c4">More...</a><br /></td></tr>
<tr class="separator:ga02fadab7de5e9fcec623d8f31909c3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf625dae85c76f325b2d2452f279939d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaaf625dae85c76f325b2d2452f279939d">_ITC_VECT11SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaaf625dae85c76f325b2d2452f279939d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1] (in _ITC_SPR3)  <a href="#gaaf625dae85c76f325b2d2452f279939d">More...</a><br /></td></tr>
<tr class="separator:gaaf625dae85c76f325b2d2452f279939d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57f56bddc857e9d4288aa030ae0c573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaa57f56bddc857e9d4288aa030ae0c573">_ITC_VECT12SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa57f56bddc857e9d4288aa030ae0c573"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1:0] (in _ITC_SPR4)  <a href="#gaa57f56bddc857e9d4288aa030ae0c573">More...</a><br /></td></tr>
<tr class="separator:gaa57f56bddc857e9d4288aa030ae0c573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae389a1bf07b186b625482e321b5d8b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae389a1bf07b186b625482e321b5d8b09">_ITC_VECT12SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae389a1bf07b186b625482e321b5d8b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [0] (in _ITC_SPR4)  <a href="#gae389a1bf07b186b625482e321b5d8b09">More...</a><br /></td></tr>
<tr class="separator:gae389a1bf07b186b625482e321b5d8b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae1388aaadd3a01aae93d2a28d980ce1c">_ITC_VECT12SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1] (in _ITC_SPR4)  <a href="#gae1388aaadd3a01aae93d2a28d980ce1c">More...</a><br /></td></tr>
<tr class="separator:gae1388aaadd3a01aae93d2a28d980ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga86b4b2fcb8e1844b37e52489980f5ad3">_ITC_VECT13SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1:0] (in _ITC_SPR4)  <a href="#ga86b4b2fcb8e1844b37e52489980f5ad3">More...</a><br /></td></tr>
<tr class="separator:ga86b4b2fcb8e1844b37e52489980f5ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga94af0f2fcaf29d1cad079c3fc6c585dc">_ITC_VECT13SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [0] (in _ITC_SPR4)  <a href="#ga94af0f2fcaf29d1cad079c3fc6c585dc">More...</a><br /></td></tr>
<tr class="separator:ga94af0f2fcaf29d1cad079c3fc6c585dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3b4ea8d80b196c06315241da9be1738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf3b4ea8d80b196c06315241da9be1738">_ITC_VECT13SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf3b4ea8d80b196c06315241da9be1738"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1] (in _ITC_SPR4)  <a href="#gaf3b4ea8d80b196c06315241da9be1738">More...</a><br /></td></tr>
<tr class="separator:gaf3b4ea8d80b196c06315241da9be1738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45eeb5a221ec0432417e65eccb5e000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf45eeb5a221ec0432417e65eccb5e000">_ITC_VECT14SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf45eeb5a221ec0432417e65eccb5e000"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1:0] (in _ITC_SPR4)  <a href="#gaf45eeb5a221ec0432417e65eccb5e000">More...</a><br /></td></tr>
<tr class="separator:gaf45eeb5a221ec0432417e65eccb5e000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6b80240a8b591d32fcbbc059707287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gace6b80240a8b591d32fcbbc059707287">_ITC_VECT14SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gace6b80240a8b591d32fcbbc059707287"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [0] (in _ITC_SPR4)  <a href="#gace6b80240a8b591d32fcbbc059707287">More...</a><br /></td></tr>
<tr class="separator:gace6b80240a8b591d32fcbbc059707287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga16a858d5f1bd35703e9ccd7c67a65f9d">_ITC_VECT14SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1] (in _ITC_SPR4)  <a href="#ga16a858d5f1bd35703e9ccd7c67a65f9d">More...</a><br /></td></tr>
<tr class="separator:ga16a858d5f1bd35703e9ccd7c67a65f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab92cf9de0eb050b291a5aa4f186b8ef1">_ITC_VECT15SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1:0] (in _ITC_SPR4)  <a href="#gab92cf9de0eb050b291a5aa4f186b8ef1">More...</a><br /></td></tr>
<tr class="separator:gab92cf9de0eb050b291a5aa4f186b8ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e276351c7da71b52bdae618b996a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga56e276351c7da71b52bdae618b996a6f">_ITC_VECT15SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga56e276351c7da71b52bdae618b996a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [0] (in _ITC_SPR4)  <a href="#ga56e276351c7da71b52bdae618b996a6f">More...</a><br /></td></tr>
<tr class="separator:ga56e276351c7da71b52bdae618b996a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628415f64793a85b1cc1e1c493b33b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga628415f64793a85b1cc1e1c493b33b9d">_ITC_VECT15SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga628415f64793a85b1cc1e1c493b33b9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1] (in _ITC_SPR4)  <a href="#ga628415f64793a85b1cc1e1c493b33b9d">More...</a><br /></td></tr>
<tr class="separator:ga628415f64793a85b1cc1e1c493b33b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565b6ad012b443718f3486781e98fb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga565b6ad012b443718f3486781e98fb9b">_ITC_VECT19SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga565b6ad012b443718f3486781e98fb9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1:0] (in _ITC_SPR5)  <a href="#ga565b6ad012b443718f3486781e98fb9b">More...</a><br /></td></tr>
<tr class="separator:ga565b6ad012b443718f3486781e98fb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga85a587fdab046f9e5f22ef38a0f5ac3d">_ITC_VECT19SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [0] (in _ITC_SPR5)  <a href="#ga85a587fdab046f9e5f22ef38a0f5ac3d">More...</a><br /></td></tr>
<tr class="separator:ga85a587fdab046f9e5f22ef38a0f5ac3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc1334402d2a009a1ea058aa617d903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga7dc1334402d2a009a1ea058aa617d903">_ITC_VECT19SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7dc1334402d2a009a1ea058aa617d903"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1] (in _ITC_SPR5)  <a href="#ga7dc1334402d2a009a1ea058aa617d903">More...</a><br /></td></tr>
<tr class="separator:ga7dc1334402d2a009a1ea058aa617d903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8c9da736d510318f2c75cd73fc1a0e5a">_ITC_VECT20SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1:0] (in _ITC_SPR6)  <a href="#ga8c9da736d510318f2c75cd73fc1a0e5a">More...</a><br /></td></tr>
<tr class="separator:ga8c9da736d510318f2c75cd73fc1a0e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af497078d404a8c84911184a5da3dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5af497078d404a8c84911184a5da3dbf">_ITC_VECT20SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5af497078d404a8c84911184a5da3dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [0] (in _ITC_SPR6)  <a href="#ga5af497078d404a8c84911184a5da3dbf">More...</a><br /></td></tr>
<tr class="separator:ga5af497078d404a8c84911184a5da3dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gadb88094a3ebbfb623b1f2b98607fc5c9">_ITC_VECT20SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1] (in _ITC_SPR6)  <a href="#gadb88094a3ebbfb623b1f2b98607fc5c9">More...</a><br /></td></tr>
<tr class="separator:gadb88094a3ebbfb623b1f2b98607fc5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d67b7b645c4c9979a8305e270460917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1d67b7b645c4c9979a8305e270460917">_ITC_VECT21SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1d67b7b645c4c9979a8305e270460917"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1:0] (in _ITC_SPR6)  <a href="#ga1d67b7b645c4c9979a8305e270460917">More...</a><br /></td></tr>
<tr class="separator:ga1d67b7b645c4c9979a8305e270460917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4bd3a55a309ff73fa80efe0dc2aedae7">_ITC_VECT21SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [0] (in _ITC_SPR6)  <a href="#ga4bd3a55a309ff73fa80efe0dc2aedae7">More...</a><br /></td></tr>
<tr class="separator:ga4bd3a55a309ff73fa80efe0dc2aedae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gab1c523ff340e23d85fb83e1f824ecb0d">_ITC_VECT21SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1] (in _ITC_SPR6)  <a href="#gab1c523ff340e23d85fb83e1f824ecb0d">More...</a><br /></td></tr>
<tr class="separator:gab1c523ff340e23d85fb83e1f824ecb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga4e8b93ed2bb2ec0d77c57eb052d7604c">_ITC_VECT22SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1:0] (in _ITC_SPR6)  <a href="#ga4e8b93ed2bb2ec0d77c57eb052d7604c">More...</a><br /></td></tr>
<tr class="separator:ga4e8b93ed2bb2ec0d77c57eb052d7604c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaad422661da3f0c4c27ebd1ce98f2caef">_ITC_VECT22SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [0] (in _ITC_SPR6)  <a href="#gaad422661da3f0c4c27ebd1ce98f2caef">More...</a><br /></td></tr>
<tr class="separator:gaad422661da3f0c4c27ebd1ce98f2caef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec72fa81395ffc372b5dd675b02467e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gabec72fa81395ffc372b5dd675b02467e">_ITC_VECT22SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabec72fa81395ffc372b5dd675b02467e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1] (in _ITC_SPR6)  <a href="#gabec72fa81395ffc372b5dd675b02467e">More...</a><br /></td></tr>
<tr class="separator:gabec72fa81395ffc372b5dd675b02467e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6921fbcc08513a86e88a4f728f70bc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga6921fbcc08513a86e88a4f728f70bc79">_ITC_VECT25SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6921fbcc08513a86e88a4f728f70bc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1:0] (in _ITC_SPR7)  <a href="#ga6921fbcc08513a86e88a4f728f70bc79">More...</a><br /></td></tr>
<tr class="separator:ga6921fbcc08513a86e88a4f728f70bc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1711d38fc49c6c7263d14f04bbb7a060">_ITC_VECT25SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [0] (in _ITC_SPR7)  <a href="#ga1711d38fc49c6c7263d14f04bbb7a060">More...</a><br /></td></tr>
<tr class="separator:ga1711d38fc49c6c7263d14f04bbb7a060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga8b00e34f06e206e460f0dcf29e5aa2ca">_ITC_VECT25SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1] (in _ITC_SPR7)  <a href="#ga8b00e34f06e206e460f0dcf29e5aa2ca">More...</a><br /></td></tr>
<tr class="separator:ga8b00e34f06e206e460f0dcf29e5aa2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5789d0ceb1750bc199247fd2fc798bd4">_ITC_VECT26SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1:0] (in _ITC_SPR7)  <a href="#ga5789d0ceb1750bc199247fd2fc798bd4">More...</a><br /></td></tr>
<tr class="separator:ga5789d0ceb1750bc199247fd2fc798bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d98115b8cc679190a9eba3e32ce72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gae0d98115b8cc679190a9eba3e32ce72d">_ITC_VECT26SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae0d98115b8cc679190a9eba3e32ce72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [0] (in _ITC_SPR7)  <a href="#gae0d98115b8cc679190a9eba3e32ce72d">More...</a><br /></td></tr>
<tr class="separator:gae0d98115b8cc679190a9eba3e32ce72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga40c7e2e8bf1c452f18606a3088ebcc93">_ITC_VECT26SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1] (in _ITC_SPR7)  <a href="#ga40c7e2e8bf1c452f18606a3088ebcc93">More...</a><br /></td></tr>
<tr class="separator:ga40c7e2e8bf1c452f18606a3088ebcc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b4f882899adfb351a0068225b511f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga21b4f882899adfb351a0068225b511f6">_ITC_VECT27SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga21b4f882899adfb351a0068225b511f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1:0] (in _ITC_SPR7)  <a href="#ga21b4f882899adfb351a0068225b511f6">More...</a><br /></td></tr>
<tr class="separator:ga21b4f882899adfb351a0068225b511f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ef401805f32d216125269ae32022c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga52ef401805f32d216125269ae32022c7">_ITC_VECT27SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga52ef401805f32d216125269ae32022c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [0] (in _ITC_SPR7)  <a href="#ga52ef401805f32d216125269ae32022c7">More...</a><br /></td></tr>
<tr class="separator:ga52ef401805f32d216125269ae32022c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#gaf703a1c3b14a0744eba2e4c3098e970d">_ITC_VECT27SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1] (in _ITC_SPR7)  <a href="#gaf703a1c3b14a0744eba2e4c3098e970d">More...</a><br /></td></tr>
<tr class="separator:gaf703a1c3b14a0744eba2e4c3098e970d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090e09af0c01b327ff876ea5d926d4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga090e09af0c01b327ff876ea5d926d4e0">_ITC_VECT28SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga090e09af0c01b327ff876ea5d926d4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1:0] (in _ITC_SPR8)  <a href="#ga090e09af0c01b327ff876ea5d926d4e0">More...</a><br /></td></tr>
<tr class="separator:ga090e09af0c01b327ff876ea5d926d4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga450e8fed1918c7958275ba8d35ed267d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga450e8fed1918c7958275ba8d35ed267d">_ITC_VECT28SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga450e8fed1918c7958275ba8d35ed267d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [0] (in _ITC_SPR8)  <a href="#ga450e8fed1918c7958275ba8d35ed267d">More...</a><br /></td></tr>
<tr class="separator:ga450e8fed1918c7958275ba8d35ed267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e93d43b2647bde77745922794952b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga19e93d43b2647bde77745922794952b0">_ITC_VECT28SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga19e93d43b2647bde77745922794952b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1] (in _ITC_SPR8)  <a href="#ga19e93d43b2647bde77745922794952b0">More...</a><br /></td></tr>
<tr class="separator:ga19e93d43b2647bde77745922794952b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga1aa8c0fe60eda7bb1345a666c46dbb11">_ITC_VECT29SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1:0] (in _ITC_SPR8)  <a href="#ga1aa8c0fe60eda7bb1345a666c46dbb11">More...</a><br /></td></tr>
<tr class="separator:ga1aa8c0fe60eda7bb1345a666c46dbb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dd56a0460e5787d201b67747a561a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga9dd56a0460e5787d201b67747a561a18">_ITC_VECT29SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga9dd56a0460e5787d201b67747a561a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [0] (in _ITC_SPR8)  <a href="#ga9dd56a0460e5787d201b67747a561a18">More...</a><br /></td></tr>
<tr class="separator:ga9dd56a0460e5787d201b67747a561a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1a5cf512f9089ef80dca778d022f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m8_t_l5_x.html#ga5b1a5cf512f9089ef80dca778d022f22">_ITC_VECT29SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5b1a5cf512f9089ef80dca778d022f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1] (in _ITC_SPR8)  <a href="#ga5b1a5cf512f9089ef80dca778d022f22">More...</a><br /></td></tr>
<tr class="separator:ga5b1a5cf512f9089ef80dca778d022f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga1c8939b36783781bcad22591f9140724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c8939b36783781bcad22591f9140724">&#9670;&nbsp;</a></span>__AWU_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AWU_VECTOR__&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq4 - Auto Wake Up from Halt interrupt (AWU) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00246">246</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf6148eef019f1ea304e7dfc8bf42841a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6148eef019f1ea304e7dfc8bf42841a">&#9670;&nbsp;</a></span>__EXTI0_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI0_VECTOR__&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq8 - External interrupt 0 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00250">250</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab48657a8267e692029bb17fcc87846d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab48657a8267e692029bb17fcc87846d3">&#9670;&nbsp;</a></span>__EXTI1_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI1_VECTOR__&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq9 - External interrupt 1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00251">251</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac55df58e0e9ea508e1e21bf2273bafdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac55df58e0e9ea508e1e21bf2273bafdb">&#9670;&nbsp;</a></span>__EXTI2_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI2_VECTOR__&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq10 - External interrupt 2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00252">252</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga98d113b20d6bdfcdb9fa2874f9c0b025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d113b20d6bdfcdb9fa2874f9c0b025">&#9670;&nbsp;</a></span>__EXTI3_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI3_VECTOR__&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq11 - External interrupt 3 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00253">253</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadd10f88f30365d08e14f88ffec0ee617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd10f88f30365d08e14f88ffec0ee617">&#9670;&nbsp;</a></span>__EXTI4_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI4_VECTOR__&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq12 - External interrupt 4 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00254">254</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83220066afab4ff333e0776eae2e99f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83220066afab4ff333e0776eae2e99f4">&#9670;&nbsp;</a></span>__EXTI5_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI5_VECTOR__&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq13 - External interrupt 5 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00255">255</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4fb033ae980135e18fbe319ff6f09275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fb033ae980135e18fbe319ff6f09275">&#9670;&nbsp;</a></span>__EXTI6_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI6_VECTOR__&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq14 - External interrupt 6 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00256">256</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaca4e7bd10888963c0369d23b3f35e5f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca4e7bd10888963c0369d23b3f35e5f3">&#9670;&nbsp;</a></span>__EXTI7_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __EXTI7_VECTOR__&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq15 - External interrupt 7 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00257">257</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2fa9842adeda8fdb5e6d550adbb7aaa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fa9842adeda8fdb5e6d550adbb7aaa8">&#9670;&nbsp;</a></span>__FLASH_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __FLASH_VECTOR__&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq1 - flash interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00243">243</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5f5f7f387ab84a66166d97d86313fc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f5f7f387ab84a66166d97d86313fc02">&#9670;&nbsp;</a></span>__I2C_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C_VECTOR__&#160;&#160;&#160;29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq29 - I2C interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00271">271</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83532626326ed14f1bbda7d7a0fad37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83532626326ed14f1bbda7d7a0fad37a">&#9670;&nbsp;</a></span>__PORTB_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PORTB_VECTOR__&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq6 - External interrupt port B </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00248">248</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae699cbd2f9f65abd748948082e0de8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae699cbd2f9f65abd748948082e0de8e4">&#9670;&nbsp;</a></span>__PORTD_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PORTD_VECTOR__&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq7 - External interrupt port D </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00249">249</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga600250d7d930ed7df93f793b2f3f82a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600250d7d930ed7df93f793b2f3f82a9">&#9670;&nbsp;</a></span>__PXS_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PXS_VECTOR__&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq2 - proximity sense interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00244">244</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga329ec716ed4f8b967e6144f111c133f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga329ec716ed4f8b967e6144f111c133f7">&#9670;&nbsp;</a></span>__SPI_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI_VECTOR__&#160;&#160;&#160;26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq26 - SPI End of transfer interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00268">268</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga97c4a27daf181403bfc42fb4a22d6aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c4a27daf181403bfc42fb4a22d6aab">&#9670;&nbsp;</a></span>__TIM2_CAPCOM_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_CAPCOM_VECTOR__&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq20 - TIM2 Capture/Compare interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00262">262</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad5e2d410ea9a4bb9d5089a493c02cbdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e2d410ea9a4bb9d5089a493c02cbdc">&#9670;&nbsp;</a></span>__TIM2_UPD_OVF_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_UPD_OVF_VECTOR__&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq19 - TIM2 Update/overflow/trigger/break interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00261">261</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2554a332f0d8e5c044b2567869e6a375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2554a332f0d8e5c044b2567869e6a375">&#9670;&nbsp;</a></span>__TIM3_CAPCOM_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_CAPCOM_VECTOR__&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq22 - TIM3 Capture/Compare interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00264">264</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1bb52b427591bce91ab11ad4d683b415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bb52b427591bce91ab11ad4d683b415">&#9670;&nbsp;</a></span>__TIM3_UPD_OVF_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_UPD_OVF_VECTOR__&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq21 - TIM3 Update/overflow/break interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00263">263</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga00b1051199d0f0b888cc0238e57bc2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00b1051199d0f0b888cc0238e57bc2ab">&#9670;&nbsp;</a></span>__TIM4_UPD_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM4_UPD_VECTOR__&#160;&#160;&#160;25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq25 - TIM4 Update/trigger interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00267">267</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9004f711692a9e3a67f0d8d9b0e6e1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9004f711692a9e3a67f0d8d9b0e6e1cd">&#9670;&nbsp;</a></span>__USART_RXF_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART_RXF_VECTOR__&#160;&#160;&#160;28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq28 - USART receive (RX full) interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00270">270</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3b9c86310b1edd3af3f87b96f6252c44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9c86310b1edd3af3f87b96f6252c44">&#9670;&nbsp;</a></span>__USART_TXE_VECTOR__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART_TXE_VECTOR__&#160;&#160;&#160;27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>irq27 - USART send (TX empty) interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00269">269</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad33730d8b3d5d35cd03539b7daddd369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad33730d8b3d5d35cd03539b7daddd369">&#9670;&nbsp;</a></span>_AWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_a_w_u__t.html">AWU_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Wake-Up struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00959">959</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga69e00aa258ea4a7ad643252b3e8ec779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e00aa258ea4a7ad643252b3e8ec779">&#9670;&nbsp;</a></span>_AWU_APR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Wake-Up Asynchronous prescaler register (AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00961">961</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad271f680cb4d73b020a13bac440a56fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad271f680cb4d73b020a13bac440a56fa">&#9670;&nbsp;</a></span>_AWU_APR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x3F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Wake-Up Asynchronous prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00966">966</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf4890142f9aa08581bcd35de6eec1865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4890142f9aa08581bcd35de6eec1865">&#9670;&nbsp;</a></span>_AWU_APRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APRE&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup asynchronous prescaler divider [5:0] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00977">977</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab570599ae343e26a26b8b66c6b142447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab570599ae343e26a26b8b66c6b142447">&#9670;&nbsp;</a></span>_AWU_APRE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APRE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup asynchronous prescaler divider [0] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00978">978</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9a1d55df678f679280df6ecebf2882c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9a1d55df678f679280df6ecebf2882c">&#9670;&nbsp;</a></span>_AWU_APRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APRE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup asynchronous prescaler divider [1] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00979">979</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga978e26933f21eded9b37d35c85ae9fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga978e26933f21eded9b37d35c85ae9fb7">&#9670;&nbsp;</a></span>_AWU_APRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APRE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup asynchronous prescaler divider [2] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00980">980</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad82ccb5fa00935eddf1fb798c61f5a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad82ccb5fa00935eddf1fb798c61f5a89">&#9670;&nbsp;</a></span>_AWU_APRE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APRE3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup asynchronous prescaler divider [3] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00981">981</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga99af5f230510ae93363cd82fd4e0e316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99af5f230510ae93363cd82fd4e0e316">&#9670;&nbsp;</a></span>_AWU_APRE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APRE4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup asynchronous prescaler divider [4] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00982">982</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaee7d2d18ac56a07d3c0136ab6943db07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee7d2d18ac56a07d3c0136ab6943db07">&#9670;&nbsp;</a></span>_AWU_APRE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_APRE5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup asynchronous prescaler divider [5] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00983">983</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga496f1ce02fa339788ccdc3c991f23de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga496f1ce02fa339788ccdc3c991f23de6">&#9670;&nbsp;</a></span>_AWU_AWUEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_AWUEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup enable [0] (in _AWU_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00972">972</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4fce72ffa5a6be60b6a7b48fbb7a57ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fce72ffa5a6be60b6a7b48fbb7a57ae">&#9670;&nbsp;</a></span>_AWU_AWUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_AWUF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup status flag [0] (in _AWU_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00973">973</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga857b2f36c44e6d4ced1ed9c4cd9d5ec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga857b2f36c44e6d4ced1ed9c4cd9d5ec4">&#9670;&nbsp;</a></span>_AWU_AWUTB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_AWUTB&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup timebase selection [3:0] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00987">987</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0722500310e87b5083164cddf259e05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0722500310e87b5083164cddf259e05d">&#9670;&nbsp;</a></span>_AWU_AWUTB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_AWUTB0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup timebase selection [0] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00988">988</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaa7add1244d37308f1714077acc5a8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa7add1244d37308f1714077acc5a8dd">&#9670;&nbsp;</a></span>_AWU_AWUTB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_AWUTB1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup timebase selection [1] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00989">989</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga29e1864ad2304a5998ab8f34e2a3cddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29e1864ad2304a5998ab8f34e2a3cddd">&#9670;&nbsp;</a></span>_AWU_AWUTB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_AWUTB2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup timebase selection [2] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00990">990</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bb540368c275f65a8f8804adf890c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bb540368c275f65a8f8804adf890c6f">&#9670;&nbsp;</a></span>_AWU_AWUTB3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_AWUTB3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-wakeup timebase selection [3] (in _AWU_APR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00991">991</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaded9e5807774aa0dd0077e056c5622ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaded9e5807774aa0dd0077e056c5622ca">&#9670;&nbsp;</a></span>_AWU_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Wake-Up Control/status register (AWU_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00960">960</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaf9b1517f28801a70a24c9322b182f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf9b1517f28801a70a24c9322b182f03">&#9670;&nbsp;</a></span>_AWU_CSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_CSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Wake-Up Control/status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00965">965</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae77b389e1670fbe74ec86ba81cb6cbeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae77b389e1670fbe74ec86ba81cb6cbeb">&#9670;&nbsp;</a></span>_AWU_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_MSR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Wake-Up LSI measurement enable [0] (in _AWU_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00970">970</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9966791d20b224abd1b21ef11e7504c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9966791d20b224abd1b21ef11e7504c">&#9670;&nbsp;</a></span>_AWU_TBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_TBR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Wake-Up Timebase selection register (AWU_TBR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00962">962</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga57561fdf166636c49380e227e742554b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57561fdf166636c49380e227e742554b">&#9670;&nbsp;</a></span>_AWU_TBR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _AWU_TBR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto Wake-Up Timebase selection register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00967">967</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0edfa48316e450aaa370938de228fd25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0edfa48316e450aaa370938de228fd25">&#9670;&nbsp;</a></span>_BEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_b_e_e_p__t.html">BEEP_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01016">1016</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1f5d4f192a09dabe0df309b578f9fbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f5d4f192a09dabe0df309b578f9fbac">&#9670;&nbsp;</a></span>_BEEP_BEEPDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPDIV&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper clock prescaler divider [4:0] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01023">1023</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacd56ee7d42ee7675038dc18c59c7d20f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd56ee7d42ee7675038dc18c59c7d20f">&#9670;&nbsp;</a></span>_BEEP_BEEPDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPDIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper clock prescaler divider [0] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01024">1024</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabbf8b12d8d980bcf73abfe16a11fc509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf8b12d8d980bcf73abfe16a11fc509">&#9670;&nbsp;</a></span>_BEEP_BEEPDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPDIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper clock prescaler divider [1] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01025">1025</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4c30d9550287a6168beeedaaf6f1da57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c30d9550287a6168beeedaaf6f1da57">&#9670;&nbsp;</a></span>_BEEP_BEEPDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPDIV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper clock prescaler divider [2] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01026">1026</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d42936f89310cf765f1d7e6d22ce3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d42936f89310cf765f1d7e6d22ce3f9">&#9670;&nbsp;</a></span>_BEEP_BEEPDIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPDIV3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper clock prescaler divider [3] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01027">1027</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga275be3d9b8d8a9b1385b063c1caceb31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275be3d9b8d8a9b1385b063c1caceb31">&#9670;&nbsp;</a></span>_BEEP_BEEPDIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPDIV4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper clock prescaler divider [4] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01028">1028</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa12dae4e4d7cbddfd25e510ca17c6af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa12dae4e4d7cbddfd25e510ca17c6af9">&#9670;&nbsp;</a></span>_BEEP_BEEPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper enable [0] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01029">1029</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga63a5fddb16d70f2e1c7d40cc9ee710ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63a5fddb16d70f2e1c7d40cc9ee710ae">&#9670;&nbsp;</a></span>_BEEP_BEEPSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPSEL&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper frequency selection [1:0] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01030">1030</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga108fa0bdd9d214295ef17cbca1f66c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga108fa0bdd9d214295ef17cbca1f66c79">&#9670;&nbsp;</a></span>_BEEP_BEEPSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPSEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper frequency selection [0] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01031">1031</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2fef4d5f57efee65556946d4cc0bd0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fef4d5f57efee65556946d4cc0bd0a4">&#9670;&nbsp;</a></span>_BEEP_BEEPSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_BEEPSEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper frequency selection [1] (in _BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01032">1032</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga986ddf0035c4ab7eb8a85a00108ed618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986ddf0035c4ab7eb8a85a00108ed618">&#9670;&nbsp;</a></span>_BEEP_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga1f0c22f3a304472bf479248b24752ee2">BEEP_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper control/status register (BEEP_CSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01017">1017</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga865e42dd546ae89cc22f516211414b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga865e42dd546ae89cc22f516211414b00">&#9670;&nbsp;</a></span>_BEEP_CSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BEEP_CSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Beeper control/status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01020">1020</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga71c13b591e31e775a43f76d75390ad66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71c13b591e31e775a43f76d75390ad66">&#9670;&nbsp;</a></span>_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _BITS&#160;&#160;&#160;unsigned int</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>data type in bit structs (follow C90 standard) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00177">177</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab3c73e4690ae9a4f2d8dafe9930e6331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3c73e4690ae9a4f2d8dafe9930e6331">&#9670;&nbsp;</a></span>_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_f_g__t.html">CFG_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CFG struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03233">3233</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga62193af9c12c16ba237be191868255b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62193af9c12c16ba237be191868255b8">&#9670;&nbsp;</a></span>_CFG_AL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_AL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Activation level [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03241">3241</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf7679b5517847c80083efb7f9df207c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7679b5517847c80083efb7f9df207c1">&#9670;&nbsp;</a></span>_CFG_GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global configuration register (CFG_GCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03234">3234</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1ac998e464bee8246900227f404dd76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac998e464bee8246900227f404dd76a">&#9670;&nbsp;</a></span>_CFG_GCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_GCR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03237">3237</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabb23fec33a6eadc2e746aabd944b810b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb23fec33a6eadc2e746aabd944b810b">&#9670;&nbsp;</a></span>_CFG_SWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CFG_SWD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWIM disable [0]. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03240">3240</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga14a9340046e00525071a3099825538c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14a9340046e00525071a3099825538c6">&#9670;&nbsp;</a></span>_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_c_l_k__t.html">CLK_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock module struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00760">760</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2105df11a961b15c898f55ba1a2aef3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2105df11a961b15c898f55ba1a2aef3c">&#9670;&nbsp;</a></span>_CLK_AWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_AWU&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable AWU [0] (in _CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00791">791</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga97ae1bf52095a02372e71c1eef0fec6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ae1bf52095a02372e71c1eef0fec6f">&#9670;&nbsp;</a></span>_CLK_CCOEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output enable [0] (in _CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00799">799</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac4418b427c51ffc0c1a8828641f55519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4418b427c51ffc0c1a8828641f55519">&#9670;&nbsp;</a></span>_CLK_CCOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00765">765</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5cd1ab223328ce8f83928607bec6ab49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd1ab223328ce8f83928607bec6ab49">&#9670;&nbsp;</a></span>_CLK_CCOR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00771">771</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacf344645f0104960ecace2498382e31b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf344645f0104960ecace2498382e31b">&#9670;&nbsp;</a></span>_CLK_CCOSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOSEL&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output selection [2:0] (in _CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00800">800</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga934d4bbea666ddbf5670abc81f6ccf52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga934d4bbea666ddbf5670abc81f6ccf52">&#9670;&nbsp;</a></span>_CLK_CCOSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOSEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output selection [0] (in _CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00801">801</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3495f3087f36f974b88e03d07399e9c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3495f3087f36f974b88e03d07399e9c6">&#9670;&nbsp;</a></span>_CLK_CCOSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOSEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output selection [1] (in _CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00802">802</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf30510e5f580a770b4f78627a6e297fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf30510e5f580a770b4f78627a6e297fa">&#9670;&nbsp;</a></span>_CLK_CCOSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOSEL2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output selection [2] (in _CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00803">803</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b89a5b6d6bc6dbea18aaeb3e5bd5a4">&#9670;&nbsp;</a></span>_CLK_CCOSLP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOSLP&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output buffer slope [1:0] (in _CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00804">804</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3d137e3bcb993e70ce098302ab4ac98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d137e3bcb993e70ce098302ab4ac98d">&#9670;&nbsp;</a></span>_CLK_CCOSLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOSLP0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output buffer slope [0] (in _CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00805">805</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga52bbddb2335e4ede92dbda099fe0f064"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52bbddb2335e4ede92dbda099fe0f064">&#9670;&nbsp;</a></span>_CLK_CCOSLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CCOSLP1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable clock output buffer slope [1] (in _CLK_CCOR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00806">806</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac7a526ae03eae4cbb2c289cae8799d23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7a526ae03eae4cbb2c289cae8799d23">&#9670;&nbsp;</a></span>_CLK_CKDIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Divider Register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00761">761</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga89837a77d8dfb37b6e450ebca0d86ba5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89837a77d8dfb37b6e450ebca0d86ba5">&#9670;&nbsp;</a></span>_CLK_CKDIVR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_CKDIVR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock divider register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00768">768</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1514a54368c2612b3ee2d96a7fe42af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1514a54368c2612b3ee2d96a7fe42af5">&#9670;&nbsp;</a></span>_CLK_HSIDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSIDIV&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal clock prescaler [1:0] (in _CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00774">774</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ad7148ac8e4c1b942b64847e1cf65d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad7148ac8e4c1b942b64847e1cf65d8">&#9670;&nbsp;</a></span>_CLK_HSIDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSIDIV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal clock prescaler [0] (in _CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00775">775</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga10c96b162cf6bb3e0a9b97019db16ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c96b162cf6bb3e0a9b97019db16ea0">&#9670;&nbsp;</a></span>_CLK_HSIDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSIDIV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High speed internal clock prescaler [1] (in _CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00776">776</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6fefc7f3943e583a9f30c88c7d9422e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fefc7f3943e583a9f30c88c7d9422e6">&#9670;&nbsp;</a></span>_CLK_HSIDIV_DIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSIDIV_DIV1&#160;&#160;&#160;((uint8_t) (0x00 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set HSI prescaler to 1 (in _CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00779">779</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabc3ecea331e8024ee20db374799be849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc3ecea331e8024ee20db374799be849">&#9670;&nbsp;</a></span>_CLK_HSIDIV_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSIDIV_DIV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set HSI prescaler to 1/2 (in _CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00780">780</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga582740990f0abe4d4a5ab7b01e9f6682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga582740990f0abe4d4a5ab7b01e9f6682">&#9670;&nbsp;</a></span>_CLK_HSIDIV_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSIDIV_DIV4&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set HSI prescaler to 1/4 (in _CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00781">781</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5cc23b8e12492d16dd45ac36bf267a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cc23b8e12492d16dd45ac36bf267a86">&#9670;&nbsp;</a></span>_CLK_HSIDIV_DIV8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_HSIDIV_DIV8&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set HSI prescaler to 1/8 (in _CLK_CKDIVR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00782">782</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga916fddfb1cd5750fb60d4d4b1a2fc87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga916fddfb1cd5750fb60d4d4b1a2fc87d">&#9670;&nbsp;</a></span>_CLK_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_I2C&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable I2C [0] (in _CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00788">788</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7215ff37307f028d95a08ac66f0c95ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7215ff37307f028d95a08ac66f0c95ce">&#9670;&nbsp;</a></span>_CLK_PCKENR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock gating register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00763">763</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9c85eb48efcda576e5c891f12400a3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c85eb48efcda576e5c891f12400a3d9">&#9670;&nbsp;</a></span>_CLK_PCKENR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock gating register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00769">769</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5b40782bfcfbdafafa0fdc0ebc2f767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5b40782bfcfbdafafa0fdc0ebc2f767">&#9670;&nbsp;</a></span>_CLK_PCKENR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock gating register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00764">764</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafa29b8ab9a967c3780897778aa870947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa29b8ab9a967c3780897778aa870947">&#9670;&nbsp;</a></span>_CLK_PCKENR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PCKENR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock gating register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00770">770</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3a73e680b6cb1a4105ee68d6a23c7120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a73e680b6cb1a4105ee68d6a23c7120">&#9670;&nbsp;</a></span>_CLK_PXS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_PXS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable PXS [0] (in _CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00792">792</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa569d9ab9c3a2cd4d6f2ad8532938766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa569d9ab9c3a2cd4d6f2ad8532938766">&#9670;&nbsp;</a></span>_CLK_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_SPI&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable SPI [0] (in _CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00789">789</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa6fa9285c27aca48d1d9f90ce38bf289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6fa9285c27aca48d1d9f90ce38bf289">&#9670;&nbsp;</a></span>_CLK_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_TIM2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM2 [0] (in _CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00785">785</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga28ae15c207187473dd209a226f50c9d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28ae15c207187473dd209a226f50c9d4">&#9670;&nbsp;</a></span>_CLK_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_TIM3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM3 [0] (in _CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00786">786</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaca25d007f6c72b338b31bbba1a22d401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca25d007f6c72b338b31bbba1a22d401">&#9670;&nbsp;</a></span>_CLK_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_TIM4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable TIM4 [0] (in _CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00787">787</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae6007d7f6f900432463a84dceb057014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6007d7f6f900432463a84dceb057014">&#9670;&nbsp;</a></span>_CLK_USART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_USART&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable USART [0] (in _CLK_PCKENR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00790">790</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3beba1e4ec518f87a77c5b75f8fa5d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3beba1e4ec518f87a77c5b75f8fa5d83">&#9670;&nbsp;</a></span>_CLK_WWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CLK_WWDG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock enable WWDG [0] (in _CLK_PCKENR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00795">795</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f895fc1fd37e0eaed06028750d86dfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f895fc1fd37e0eaed06028750d86dfd">&#9670;&nbsp;</a></span>_EXTI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_e_x_t_i__t.html">EXTI_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00590">590</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga72b0c346fa5c9b7f35a57027fc05986e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b0c346fa5c9b7f35a57027fc05986e">&#9670;&nbsp;</a></span>_EXTI_CONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CONF&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt port selector (EXTI_CONF) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00596">596</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadc3e954841ddab33c0f5017f7eb7e95f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc3e954841ddab33c0f5017f7eb7e95f">&#9670;&nbsp;</a></span>_EXTI_CONF_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CONF_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt port selector reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00604">604</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab1a99e285d96d7449adfb7d227983223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1a99e285d96d7449adfb7d227983223">&#9670;&nbsp;</a></span>_EXTI_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 1 (EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00591">591</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4a1f2667ecf89a34b02a1635e1929bed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a1f2667ecf89a34b02a1635e1929bed">&#9670;&nbsp;</a></span>_EXTI_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00599">599</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadf83b47df9818c05cceb75d7ed8bc6d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf83b47df9818c05cceb75d7ed8bc6d2">&#9670;&nbsp;</a></span>_EXTI_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 2 (EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00592">592</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaef67152e39dfb527795e0ae2286e1950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef67152e39dfb527795e0ae2286e1950">&#9670;&nbsp;</a></span>_EXTI_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00600">600</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa6d64b6995f66ca7a1e3792f8ecfe257"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6d64b6995f66ca7a1e3792f8ecfe257">&#9670;&nbsp;</a></span>_EXTI_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 3 (EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00593">593</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6eeb82c3030cc99589bd0846ded324ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6eeb82c3030cc99589bd0846ded324ce">&#9670;&nbsp;</a></span>_EXTI_CR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_CR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt control register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00601">601</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga255a7565533a75fa826c1214dd71d417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga255a7565533a75fa826c1214dd71d417">&#9670;&nbsp;</a></span>_EXTI_P0F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P0F&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 0 external interrupt flag (in _EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00644">644</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga82d8bb7fc4ea4abd4f15105e81a3c23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d8bb7fc4ea4abd4f15105e81a3c23d">&#9670;&nbsp;</a></span>_EXTI_P0IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P0IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 0 [1:0] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00607">607</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf897d409b5ad5d137503633dc497ab58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf897d409b5ad5d137503633dc497ab58">&#9670;&nbsp;</a></span>_EXTI_P0IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P0IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 0 [0] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00608">608</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab0f76a53d5c0201c44efb8eb1aec0d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0f76a53d5c0201c44efb8eb1aec0d5d">&#9670;&nbsp;</a></span>_EXTI_P0IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P0IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 0 [1] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00609">609</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacb3a75974cbb45dcacb6bf95cc940608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb3a75974cbb45dcacb6bf95cc940608">&#9670;&nbsp;</a></span>_EXTI_P1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P1F&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 1 external interrupt flag (in _EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00645">645</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadc0067f27733945a8a807b4289495e4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc0067f27733945a8a807b4289495e4e">&#9670;&nbsp;</a></span>_EXTI_P1IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P1IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 1 [1:0] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00610">610</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6d5023f8b1a9c4107f001e86e45c50db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d5023f8b1a9c4107f001e86e45c50db">&#9670;&nbsp;</a></span>_EXTI_P1IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P1IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 1 [0] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00611">611</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab71febcc38df8d00f01fab445962d794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab71febcc38df8d00f01fab445962d794">&#9670;&nbsp;</a></span>_EXTI_P1IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P1IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 1 [1] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00612">612</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae608318f14952117f512a7ac35fbea80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae608318f14952117f512a7ac35fbea80">&#9670;&nbsp;</a></span>_EXTI_P2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P2F&#160;&#160;&#160;((uint8_t) (0x04 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 2 external interrupt flag (in _EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00646">646</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaad24b67b40a6c882b471486e3e579bd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad24b67b40a6c882b471486e3e579bd0">&#9670;&nbsp;</a></span>_EXTI_P2IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P2IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 2 [1:0] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00613">613</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6556bbc9b1507d928c91191f34743329"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6556bbc9b1507d928c91191f34743329">&#9670;&nbsp;</a></span>_EXTI_P2IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P2IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 2 [0] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00614">614</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3de7752fb4e0352acff0d160c44a1be6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3de7752fb4e0352acff0d160c44a1be6">&#9670;&nbsp;</a></span>_EXTI_P2IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P2IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 2 [1] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00615">615</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga30c5fa89c3129bef3f538d52a982e03e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30c5fa89c3129bef3f538d52a982e03e">&#9670;&nbsp;</a></span>_EXTI_P3F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P3F&#160;&#160;&#160;((uint8_t) (0x08 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 3 external interrupt flag (in _EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00647">647</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1145a607ef243d2fc0e4e551844b5eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1145a607ef243d2fc0e4e551844b5eff">&#9670;&nbsp;</a></span>_EXTI_P3IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P3IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 3 [1:0] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00616">616</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga79bc1161c4ce15e6f4c26198f6943747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79bc1161c4ce15e6f4c26198f6943747">&#9670;&nbsp;</a></span>_EXTI_P3IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P3IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 3 [0] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00617">617</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd9ad4d0a4ac8ddbccddd9cf7b2fcde9">&#9670;&nbsp;</a></span>_EXTI_P3IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P3IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 3 [1] (in _EXTI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00618">618</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9702f662a13d3db1d50545003f78e5db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9702f662a13d3db1d50545003f78e5db">&#9670;&nbsp;</a></span>_EXTI_P4F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P4F&#160;&#160;&#160;((uint8_t) (0x10 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 4 external interrupt flag (in _EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00648">648</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga26d4969050999223f545b3a682120dcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26d4969050999223f545b3a682120dcc">&#9670;&nbsp;</a></span>_EXTI_P4IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P4IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 4 [1:0] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00621">621</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga382c1daa264b30cb9b8c52bc7f2fadb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga382c1daa264b30cb9b8c52bc7f2fadb8">&#9670;&nbsp;</a></span>_EXTI_P4IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P4IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 4 [0] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00622">622</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa5aacb5dc30b22d4b8307f108098a4ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5aacb5dc30b22d4b8307f108098a4ae">&#9670;&nbsp;</a></span>_EXTI_P4IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P4IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 4 [1] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00623">623</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga59f4a90e5df23779729bc7cb848534f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59f4a90e5df23779729bc7cb848534f3">&#9670;&nbsp;</a></span>_EXTI_P5F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P5F&#160;&#160;&#160;((uint8_t) (0x20 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 5 external interrupt flag (in _EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00649">649</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8103e335741c7109ddd37c1c0725115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8103e335741c7109ddd37c1c0725115">&#9670;&nbsp;</a></span>_EXTI_P5IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P5IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 5 [1:0] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00624">624</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga580b572366ef09de7dfb05a428ddbf39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga580b572366ef09de7dfb05a428ddbf39">&#9670;&nbsp;</a></span>_EXTI_P5IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P5IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 5 [0] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00625">625</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga86520d8581045ce05e18b7d21da0a918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86520d8581045ce05e18b7d21da0a918">&#9670;&nbsp;</a></span>_EXTI_P5IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P5IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 5 [1] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00626">626</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga31eeafd939f41a132f86a66ff99eaf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31eeafd939f41a132f86a66ff99eaf6b">&#9670;&nbsp;</a></span>_EXTI_P6F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P6F&#160;&#160;&#160;((uint8_t) (0x40 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 6 external interrupt flag (in _EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00650">650</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga322de6ac0eb53afdf20ac2c184859577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga322de6ac0eb53afdf20ac2c184859577">&#9670;&nbsp;</a></span>_EXTI_P6IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P6IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 6 [1:0] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00627">627</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga03af486019b87d83bc0df3b081048112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03af486019b87d83bc0df3b081048112">&#9670;&nbsp;</a></span>_EXTI_P6IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P6IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 6 [0] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00628">628</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafa3b9a025502df4abcce7ffce7d1bd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa3b9a025502df4abcce7ffce7d1bd5a">&#9670;&nbsp;</a></span>_EXTI_P6IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P6IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 6 [1] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00629">629</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2e6c9936280809a72bebdec12bb34836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e6c9936280809a72bebdec12bb34836">&#9670;&nbsp;</a></span>_EXTI_P7F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P7F&#160;&#160;&#160;((uint8_t) (0x80 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx bit 7 external interrupt flag (in _EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00651">651</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaae63012abf1bc80cdfe163213af1c79a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae63012abf1bc80cdfe163213af1c79a">&#9670;&nbsp;</a></span>_EXTI_P7IS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P7IS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 7 [1:0] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00630">630</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5c1c27de490323aa52b60f68acfbca37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1c27de490323aa52b60f68acfbca37">&#9670;&nbsp;</a></span>_EXTI_P7IS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P7IS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 7 [0] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00631">631</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga56fa6e78c55e83f917bcc2f479a87a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56fa6e78c55e83f917bcc2f479a87a77">&#9670;&nbsp;</a></span>_EXTI_P7IS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_P7IS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt sensitivity for Portx bit 7 [1] (in _EXTI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00632">632</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga85498bce3828604c43772e1bc0da8e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85498bce3828604c43772e1bc0da8e04">&#9670;&nbsp;</a></span>_EXTI_PBF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PBF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B external interrupt flag (in _EXTI_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00654">654</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1b5284d3a7e648d8b797e6c53b71f87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b5284d3a7e648d8b797e6c53b71f87a">&#9670;&nbsp;</a></span>_EXTI_PBHIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PBHIS&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B, pins 4..7 external interrupt select (in _EXTI_CONF) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00660">660</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2d6fe958134427e891bb69a143a38cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6fe958134427e891bb69a143a38cb9">&#9670;&nbsp;</a></span>_EXTI_PBIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PBIS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B external interrupt sensitivity bits [1:0] (in _EXTI_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00635">635</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9f3fe62c68228d2bc26154d51b6c855b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f3fe62c68228d2bc26154d51b6c855b">&#9670;&nbsp;</a></span>_EXTI_PBIS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PBIS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B external interrupt sensitivity bits [0] (in _EXTI_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00636">636</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga934433b6a84084d6a5355f68b5d0390e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga934433b6a84084d6a5355f68b5d0390e">&#9670;&nbsp;</a></span>_EXTI_PBIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PBIS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B external interrupt sensitivity bits [1] (in _EXTI_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00637">637</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga14ba393ad55461177b1837ad3f35cb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14ba393ad55461177b1837ad3f35cb29">&#9670;&nbsp;</a></span>_EXTI_PBLIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PBLIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port B, pins 0..3 external interrupt select (in _EXTI_CONF) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00659">659</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga50f47919cc143d7f261bb4526788283c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50f47919cc143d7f261bb4526788283c">&#9670;&nbsp;</a></span>_EXTI_PDF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PDF&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D external interrupt flag (in _EXTI_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00655">655</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga33f184c5385b1e5eb623ef51e52a535b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f184c5385b1e5eb623ef51e52a535b">&#9670;&nbsp;</a></span>_EXTI_PDHIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PDHIS&#160;&#160;&#160;((uint8_t) (0x02 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D, pins 4..7 external interrupt select (in _EXTI_CONF) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00662">662</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6dadaa91c701943b872a1a04f3be74a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dadaa91c701943b872a1a04f3be74a6">&#9670;&nbsp;</a></span>_EXTI_PDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PDIS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D external interrupt sensitivity bits [1:0] (in _EXTI_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00638">638</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab14a8d2a2bd32cfe0eec7dcfb3df4be8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab14a8d2a2bd32cfe0eec7dcfb3df4be8">&#9670;&nbsp;</a></span>_EXTI_PDIS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PDIS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D external interrupt sensitivity bits [0] (in _EXTI_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00639">639</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9b2785bb3e3e49ab8fa45aa10b16fa88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b2785bb3e3e49ab8fa45aa10b16fa88">&#9670;&nbsp;</a></span>_EXTI_PDIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PDIS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D external interrupt sensitivity bits [1] (in _EXTI_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00640">640</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga04b50fef35b44a8341290904ad69dafd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04b50fef35b44a8341290904ad69dafd">&#9670;&nbsp;</a></span>_EXTI_PDLIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_PDLIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port D, pins 0..3 external interrupt select (in _EXTI_CONF) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00661">661</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga77d3a1c8abe609873a8a3625a6bc42ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77d3a1c8abe609873a8a3625a6bc42ca">&#9670;&nbsp;</a></span>_EXTI_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt status register 1 (EXTI_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00594">594</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga68e92a2e5016a76f6245f248bb67b6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68e92a2e5016a76f6245f248bb67b6d1">&#9670;&nbsp;</a></span>_EXTI_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt status register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00602">602</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8c15e078b7be549a7590a9edb67e629d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c15e078b7be549a7590a9edb67e629d">&#9670;&nbsp;</a></span>_EXTI_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga79283fbb6b0c8c86dfd1d6735a19ec71">EXTI_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt status register 2 (EXTI_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00595">595</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga02b625e9ff3ad4a1eefd9669789ffb9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b625e9ff3ad4a1eefd9669789ffb9a">&#9670;&nbsp;</a></span>_EXTI_SR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _EXTI_SR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External interrupt status register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00603">603</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga95b02c9549c0b2c0ffd21407561ec99c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b02c9549c0b2c0ffd21407561ec99c">&#9670;&nbsp;</a></span>_FLASH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_f_l_a_s_h__t.html">FLASH_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00450">450</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga641b9b38321993351e4a909a9fb0806e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga641b9b38321993351e4a909a9fb0806e">&#9670;&nbsp;</a></span>_FLASH_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash control register 1 (FLASH_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00451">451</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa6e5036159de774257d6ca677df91813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6e5036159de774257d6ca677df91813">&#9670;&nbsp;</a></span>_FLASH_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00458">458</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3fff078309f8c4b04d498ddc146d9a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fff078309f8c4b04d498ddc146d9a20">&#9670;&nbsp;</a></span>_FLASH_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash control register 2 (FLASH_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00452">452</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga47675a162c7237544c9dd2499da51618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47675a162c7237544c9dd2499da51618">&#9670;&nbsp;</a></span>_FLASH_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00459">459</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf2cbee7ac10c6492d2fa3b9d2796d3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">&#9670;&nbsp;</a></span>_FLASH_DUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_DUKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data EEPROM unprotection key register (FLASH_DUKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00454">454</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e220dc48a0b8c12bf0ff819f4f994d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e220dc48a0b8c12bf0ff819f4f994d0">&#9670;&nbsp;</a></span>_FLASH_DUKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_DUKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data EEPROM unprotection key reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00461">461</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacbdffb1a75eb35dc47e785216b62ab65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbdffb1a75eb35dc47e785216b62ab65">&#9670;&nbsp;</a></span>_FLASH_DUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_DUL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data EEPROM area unlocked flag [0] (in _FLASH_IAPSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00481">481</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeb7c96f29ca4a33f963344972e160b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb7c96f29ca4a33f963344972e160b80">&#9670;&nbsp;</a></span>_FLASH_EOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_EOP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of programming (write or erase operation) flag [0] (in _FLASH_IAPSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00480">480</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6381b7c7abc1c610f90123f13e32f982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6381b7c7abc1c610f90123f13e32f982">&#9670;&nbsp;</a></span>_FLASH_ERASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_ERASE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00473">473</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab94a36c2356efaef55c8e86314dfd371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab94a36c2356efaef55c8e86314dfd371">&#9670;&nbsp;</a></span>_FLASH_FIX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_FIX&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed Byte programming time [0] (in _FLASH_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00465">465</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeaa8832df456044d3d2c3d7f73597ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaa8832df456044d3d2c3d7f73597ab8">&#9670;&nbsp;</a></span>_FLASH_FPRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_FPRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00472">472</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2f2c0f361a341a0e8ae7b7699768f6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2c0f361a341a0e8ae7b7699768f6fc">&#9670;&nbsp;</a></span>_FLASH_IAPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash status register (FLASH_IAPSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00455">455</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga10c09fdeac27aea39eeb49d42dc595d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10c09fdeac27aea39eeb49d42dc595d5">&#9670;&nbsp;</a></span>_FLASH_IAPSR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IAPSR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00462">462</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf6b1bd4cf32c455908dcf1e7cb99649a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6b1bd4cf32c455908dcf1e7cb99649a">&#9670;&nbsp;</a></span>_FLASH_IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_IE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash Interrupt enable [0] (in _FLASH_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00466">466</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac70a5effce6b416b01b33e52ef7b7f56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac70a5effce6b416b01b33e52ef7b7f56">&#9670;&nbsp;</a></span>_FLASH_OPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_OPT&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00475">475</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga362b78ce85624b301b06edc2a573c5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga362b78ce85624b301b06edc2a573c5ea">&#9670;&nbsp;</a></span>_FLASH_PRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_PRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00470">470</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga659a44fd0291bd3b0ff615c0fb9f18af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga659a44fd0291bd3b0ff615c0fb9f18af">&#9670;&nbsp;</a></span>_FLASH_PUKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_PUKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash program memory unprotecting key register (FLASH_PUKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00453">453</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d17c0ad7272143724c535369189f937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d17c0ad7272143724c535369189f937">&#9670;&nbsp;</a></span>_FLASH_PUKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_PUKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash program memory unprotecting key reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00460">460</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0b4f6bfe3d739b9eba1fe4404ec0847a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b4f6bfe3d739b9eba1fe4404ec0847a">&#9670;&nbsp;</a></span>_FLASH_PUL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_PUL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flash Program memory unlocked flag [0] (in _FLASH_IAPSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00479">479</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7d51efc2e3b32545543542ea48fc7bce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d51efc2e3b32545543542ea48fc7bce">&#9670;&nbsp;</a></span>_FLASH_WPRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_WPRG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00474">474</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaddba52a9fc0000cbcd16a1a523d076b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddba52a9fc0000cbcd16a1a523d076b5">&#9670;&nbsp;</a></span>_FLASH_WR_PG_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _FLASH_WR_PG_DIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write attempted to protected page flag [0] (in _FLASH_IAPSR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00478">478</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac43eda343aa18e298b8a9725f746918c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac43eda343aa18e298b8a9725f746918c">&#9670;&nbsp;</a></span>_GPIO_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port control register 1 reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00382">382</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7c124e5b513b59f4aff7ae9ea7236738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c124e5b513b59f4aff7ae9ea7236738">&#9670;&nbsp;</a></span>_GPIO_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port control register 2 reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00383">383</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7dfeb98709566aa719794cf38215b0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dfeb98709566aa719794cf38215b0d4">&#9670;&nbsp;</a></span>_GPIO_DDR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_DDR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port direction register reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00381">381</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ffd2835c865d8a383e42fa378acc267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ffd2835c865d8a383e42fa378acc267">&#9670;&nbsp;</a></span>_GPIO_ODR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_ODR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port output register reset value </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00380">380</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga98ba3918a353a62d05f76fba0ca59988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98ba3918a353a62d05f76fba0ca59988">&#9670;&nbsp;</a></span>_GPIO_PIN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_PIN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port bit mask for pin 0 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00386">386</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac71d4433555c89f48ee1d17700cc4236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac71d4433555c89f48ee1d17700cc4236">&#9670;&nbsp;</a></span>_GPIO_PIN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_PIN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port bit mask for pin 1 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00387">387</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaccc926f0ade898751e63107c03baa809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccc926f0ade898751e63107c03baa809">&#9670;&nbsp;</a></span>_GPIO_PIN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_PIN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port bit mask for pin 2 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00388">388</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga983728272997e0b3b038bcfe02b08c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga983728272997e0b3b038bcfe02b08c82">&#9670;&nbsp;</a></span>_GPIO_PIN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_PIN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port bit mask for pin 3 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00389">389</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac50e2e26470e425a3e70c368444e07d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac50e2e26470e425a3e70c368444e07d3">&#9670;&nbsp;</a></span>_GPIO_PIN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_PIN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port bit mask for pin 4 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00390">390</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga016c05a6d96603c65c3d92d052dd8b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016c05a6d96603c65c3d92d052dd8b49">&#9670;&nbsp;</a></span>_GPIO_PIN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_PIN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port bit mask for pin 5 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00391">391</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabc72948ee63af8c3a5e2ba69eb89f12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc72948ee63af8c3a5e2ba69eb89f12c">&#9670;&nbsp;</a></span>_GPIO_PIN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_PIN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port bit mask for pin 6 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00392">392</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8e166a803b1fc4217c6f52dcff0d1dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e166a803b1fc4217c6f52dcff0d1dec">&#9670;&nbsp;</a></span>_GPIO_PIN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIO_PIN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port bit mask for pin 7 (in _GPIOI_ODR, _GPIOI_IDR, _GPIOI_DDR, _GPIOI_CR1, _GPIOI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00393">393</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga785b75aab26a91112fb8eaabb5d8d053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga785b75aab26a91112fb8eaabb5d8d053">&#9670;&nbsp;</a></span>_GPIOA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOA&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port A struct/bit access </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00351">351</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0f386357df5be3e0946c9792706ed7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f386357df5be3e0946c9792706ed7a2">&#9670;&nbsp;</a></span>_GPIOA_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOA_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port A control register 1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00355">355</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga48f1e38a562526aac191155db068d254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f1e38a562526aac191155db068d254">&#9670;&nbsp;</a></span>_GPIOA_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOA_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port A control register 2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00356">356</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab78802331260681388130f02b213311a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab78802331260681388130f02b213311a">&#9670;&nbsp;</a></span>_GPIOA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOA_DDR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port A direction register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00354">354</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f237052c83509d4b07ccb9b036d5c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f237052c83509d4b07ccb9b036d5c6a">&#9670;&nbsp;</a></span>_GPIOA_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOA_IDR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port A input register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00353">353</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6d1bd9351c66fbc48bdec1f518136930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d1bd9351c66fbc48bdec1f518136930">&#9670;&nbsp;</a></span>_GPIOA_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOA_ODR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga0a2cf0530ee31611ac3fa9b401be0928">PORTA_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port A output register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00352">352</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga19ebf06f9d07ee2ad15ac816fafccfd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19ebf06f9d07ee2ad15ac816fafccfd0">&#9670;&nbsp;</a></span>_GPIOB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOB&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port B struct/bit access </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00361">361</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga78c53e6b18e4693f999d3efa55728ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78c53e6b18e4693f999d3efa55728ee4">&#9670;&nbsp;</a></span>_GPIOB_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOB_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port B control register 1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00365">365</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1d2945822b14b4c44733b6cf722c147e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d2945822b14b4c44733b6cf722c147e">&#9670;&nbsp;</a></span>_GPIOB_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOB_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port B control register 2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00366">366</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3c6fc190e49262bd7df3b546e651be45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6fc190e49262bd7df3b546e651be45">&#9670;&nbsp;</a></span>_GPIOB_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOB_DDR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port B direction register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00364">364</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa77daf520f43ed33805b178acf87a8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77daf520f43ed33805b178acf87a8f2">&#9670;&nbsp;</a></span>_GPIOB_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOB_IDR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port B input register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00363">363</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d837a006960989967c50aa6b8d9b3bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d837a006960989967c50aa6b8d9b3bc">&#9670;&nbsp;</a></span>_GPIOB_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOB_ODR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga8eaebb5b3edea6d7b01f27d842ea70f8">PORTB_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port B output register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00362">362</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga87e504590c788fbfb6169c92e6cf6a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e504590c788fbfb6169c92e6cf6a40">&#9670;&nbsp;</a></span>_GPIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOD&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_o_r_t__t.html">PORT_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port D struct/bit access </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00371">371</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaef4f8b72d25eee7d01a82a449938f0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef4f8b72d25eee7d01a82a449938f0da">&#9670;&nbsp;</a></span>_GPIOD_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOD_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port D control register 1 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00375">375</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7119c97096f63eec1704bb3b345a95d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7119c97096f63eec1704bb3b345a95d7">&#9670;&nbsp;</a></span>_GPIOD_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOD_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port D control register 2 </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00376">376</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga10549d3834b7736a4b65bec2265b60ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10549d3834b7736a4b65bec2265b60ce">&#9670;&nbsp;</a></span>_GPIOD_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOD_DDR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port D direction register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00374">374</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3d3198e89b1aebd7271aa7927dbf22ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d3198e89b1aebd7271aa7927dbf22ff">&#9670;&nbsp;</a></span>_GPIOD_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOD_IDR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port D input register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00373">373</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8aa54d3ccb36aebf97a7f5b4981ed228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8aa54d3ccb36aebf97a7f5b4981ed228">&#9670;&nbsp;</a></span>_GPIOD_ODR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GPIOD_ODR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t, <a class="el" href="group___s_t_m8_t_l5_x.html#ga3d375e088262a88d57d7117737801345">PORTD_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>port D output register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00372">372</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga652434952edf35361b67df1e7c003cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga652434952edf35361b67df1e7c003cf1">&#9670;&nbsp;</a></span>_I2C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i2_c__t.html">I2C_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>register for SPI control </p>
<p>I2C struct/bit access </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01288">1288</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5f10fd666beebf60ad4238342168f7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f10fd666beebf60ad4238342168f7d3">&#9670;&nbsp;</a></span>_I2C_ACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ACK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Acknowledge enable [0] (in _I2C_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01329">1329</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2db55dc7a535ebcb9014135db25c374d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2db55dc7a535ebcb9014135db25c374d">&#9670;&nbsp;</a></span>_I2C_ADD10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD10&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C 10-bit header sent (Master mode) [0] (in _I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01377">1377</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad74079923773482929982cf773558b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74079923773482929982cf773558b54">&#9670;&nbsp;</a></span>_I2C_ADD1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [0] (in 10-bit address mode) (in _I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01345">1345</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab8d7fdcc799e0145c70e9750b22e1855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8d7fdcc799e0145c70e9750b22e1855">&#9670;&nbsp;</a></span>_I2C_ADD1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [1] (in _I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01346">1346</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8d8763c05c6ffa3a1eff1cf0e65685bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d8763c05c6ffa3a1eff1cf0e65685bd">&#9670;&nbsp;</a></span>_I2C_ADD1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [2] (in _I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01347">1347</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga85917da3a971b4e748122dcb62f5b8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85917da3a971b4e748122dcb62f5b8d1">&#9670;&nbsp;</a></span>_I2C_ADD1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [3] (in _I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01348">1348</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab0cf8080e36e6988903339c8c86a203c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0cf8080e36e6988903339c8c86a203c">&#9670;&nbsp;</a></span>_I2C_ADD1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [4] (in _I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01349">1349</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga388102c27d3535c31920000a17af1237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga388102c27d3535c31920000a17af1237">&#9670;&nbsp;</a></span>_I2C_ADD1_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [5] (in _I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01350">1350</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga056b1cd46407f531fd12e1b8a8f4f000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga056b1cd46407f531fd12e1b8a8f4f000">&#9670;&nbsp;</a></span>_I2C_ADD1_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [6] (in _I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01351">1351</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8123b483ce49791b2a52bef5eeb45ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8123b483ce49791b2a52bef5eeb45ce">&#9670;&nbsp;</a></span>_I2C_ADD1_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [7] (in _I2C_OAR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01352">1352</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf6bc4096625ebdf639474fd1044694d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6bc4096625ebdf639474fd1044694d2">&#9670;&nbsp;</a></span>_I2C_ADD1_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [8] (in _I2C_OAR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01357">1357</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3b5f7d9eb11720bae7a78d298cb0ffb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b5f7d9eb11720bae7a78d298cb0ffb1">&#9670;&nbsp;</a></span>_I2C_ADD1_8_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_8_9&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [9:8] (in 10-bit address mode) (in _I2C_OAR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01356">1356</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadf0c68a992d4cbdbbe1add5ad4212b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf0c68a992d4cbdbbe1add5ad4212b4a">&#9670;&nbsp;</a></span>_I2C_ADD1_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD1_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 1 [9] (in _I2C_OAR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01358">1358</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9bd8174c06d2758e63ec6a39be081dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd8174c06d2758e63ec6a39be081dc6">&#9670;&nbsp;</a></span>_I2C_ADD2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD2_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 2 [1] (in _I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01365">1365</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4114eea6d4a039409c90f1987515d6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4114eea6d4a039409c90f1987515d6cc">&#9670;&nbsp;</a></span>_I2C_ADD2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD2_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 2 [2] (in _I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01366">1366</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaf7e499f7202627702d1538e5b3b28e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf7e499f7202627702d1538e5b3b28e9">&#9670;&nbsp;</a></span>_I2C_ADD2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD2_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 2 [3] (in _I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01367">1367</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga90a9fc3c780a3b6e0325d9107cfd5d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90a9fc3c780a3b6e0325d9107cfd5d4c">&#9670;&nbsp;</a></span>_I2C_ADD2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD2_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 2 [4] (in _I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01368">1368</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga29a7bc06d8ab5352480bf835a2b16beb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29a7bc06d8ab5352480bf835a2b16beb">&#9670;&nbsp;</a></span>_I2C_ADD2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD2_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 2 [5] (in _I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01369">1369</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9ffd94fbcf8c7983666d2fd9717ee48e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ffd94fbcf8c7983666d2fd9717ee48e">&#9670;&nbsp;</a></span>_I2C_ADD2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD2_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 2 [6] (in _I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01370">1370</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6dc9e97f11e78cd7d8a053afc9b7ac77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dc9e97f11e78cd7d8a053afc9b7ac77">&#9670;&nbsp;</a></span>_I2C_ADD2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADD2_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interface address 2 [7] (in _I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01371">1371</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2e54c0bbaa290c21c460a327e57bc17f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e54c0bbaa290c21c460a327e57bc17f">&#9670;&nbsp;</a></span>_I2C_ADDCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADDCONF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Address mode configuration [0] (in _I2C_OAR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01360">1360</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5382660fab56b52d48f63bf7e79a3bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5382660fab56b52d48f63bf7e79a3bbd">&#9670;&nbsp;</a></span>_I2C_ADDMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADDMODE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C 7-/10-bit addressing mode (Slave mode) [0] (in _I2C_OAR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01361">1361</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafec2ed9ce57bef72fc74c146a46d9b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec2ed9ce57bef72fc74c146a46d9b3c">&#9670;&nbsp;</a></span>_I2C_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ADDR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Address sent (Master mode) / matched (Slave mode) [0] (in _I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01375">1375</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaad92ddb67ea08324cc0e55eb41d5f332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad92ddb67ea08324cc0e55eb41d5f332">&#9670;&nbsp;</a></span>_I2C_AF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_AF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Acknowledge failure [0] (in _I2C_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01386">1386</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac7d08dcc18604b3da2397d4d2a69ed32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d08dcc18604b3da2397d4d2a69ed32">&#9670;&nbsp;</a></span>_I2C_ARLO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ARLO&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Arbitration lost (Master mode) [0] (in _I2C_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01385">1385</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0cf440dc86ef78b04eda812ee77a4db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf440dc86ef78b04eda812ee77a4db8">&#9670;&nbsp;</a></span>_I2C_BERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_BERR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Bus error [0] (in _I2C_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01384">1384</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga53543c795e564534bcd9d78522481f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53543c795e564534bcd9d78522481f35">&#9670;&nbsp;</a></span>_I2C_BTF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_BTF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Byte transfer finished [0] (in _I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01376">1376</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga100568139d23d25edeebcd8276c268b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga100568139d23d25edeebcd8276c268b5">&#9670;&nbsp;</a></span>_I2C_BUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_BUSY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Bus busy [0] (in _I2C_SR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01394">1394</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga647863aae58e7ca9f44386c7c546ce36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga647863aae58e7ca9f44386c7c546ce36">&#9670;&nbsp;</a></span>_I2C_CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCR&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register (Master mode) [3:0] (in _I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01408">1408</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabbe41cedfd3e4c0dba2a7f255e2589e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbe41cedfd3e4c0dba2a7f255e2589e1">&#9670;&nbsp;</a></span>_I2C_CCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register (Master mode) [0] (in _I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01409">1409</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacdbe561594eaf8b55e86f14690d079d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdbe561594eaf8b55e86f14690d079d9">&#9670;&nbsp;</a></span>_I2C_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register (Master mode) [1] (in _I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01410">1410</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga414c94f1f0220d3cd0a3868708a5002a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga414c94f1f0220d3cd0a3868708a5002a">&#9670;&nbsp;</a></span>_I2C_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCR2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register (Master mode) [2] (in _I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01411">1411</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga25b449292ae8f0abd8495c31e6692458"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25b449292ae8f0abd8495c31e6692458">&#9670;&nbsp;</a></span>_I2C_CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCR3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register (Master mode) [3] (in _I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01412">1412</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad1a166db6841a2da3b5326a1c85d2dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1a166db6841a2da3b5326a1c85d2dae">&#9670;&nbsp;</a></span>_I2C_CCRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01301">1301</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3195eafb353b4fa0fb318321b94074cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3195eafb353b4fa0fb318321b94074cb">&#9670;&nbsp;</a></span>_I2C_CCRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01317">1317</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaff34045e4691af531348744328f8f19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff34045e4691af531348744328f8f19a">&#9670;&nbsp;</a></span>_I2C_CCRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01300">1300</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0d600a878a58f3ce77af6502787d9db5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d600a878a58f3ce77af6502787d9db5">&#9670;&nbsp;</a></span>_I2C_CCRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CCRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock control register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01316">1316</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6f2931a5b93d432193b1c694ff8a30b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f2931a5b93d432193b1c694ff8a30b9">&#9670;&nbsp;</a></span>_I2C_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01289">1289</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga717418aca058678340babf80920fcd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717418aca058678340babf80920fcd48">&#9670;&nbsp;</a></span>_I2C_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01305">1305</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga70111f44c2d04e68b193ccd1ea2c0fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70111f44c2d04e68b193ccd1ea2c0fe6">&#9670;&nbsp;</a></span>_I2C_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01290">1290</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0d83eb7669d4e4248be3dfe4ec60bfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d83eb7669d4e4248be3dfe4ec60bfbc">&#9670;&nbsp;</a></span>_I2C_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01306">1306</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae8918e9208528a94e457c29fcb46db4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8918e9208528a94e457c29fcb46db4f">&#9670;&nbsp;</a></span>_I2C_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_DR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01295">1295</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad54a55d3f2d409dad7434aa1aa9ba0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54a55d3f2d409dad7434aa1aa9ba0c4">&#9670;&nbsp;</a></span>_I2C_DR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_DR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C data register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01311">1311</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga22e9af49d78b99c63f1547ea6f915ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22e9af49d78b99c63f1547ea6f915ee0">&#9670;&nbsp;</a></span>_I2C_DUALF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_DUALF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dual flag (Slave mode) [0] (in _I2C_SR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01399">1399</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac4d3b33a09349eb7c6749e84e36c684d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4d3b33a09349eb7c6749e84e36c684d">&#9670;&nbsp;</a></span>_I2C_DUTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_DUTY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Fast mode duty cycle [0] (in _I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01414">1414</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7c4e3d82048998b1402ab62d838727f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c4e3d82048998b1402ab62d838727f9">&#9670;&nbsp;</a></span>_I2C_ENDUAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ENDUAL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Dual addressing mode enable (in _I2C_OAR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01364">1364</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8cb9aad2dd24552d98c70f04f67029ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cb9aad2dd24552d98c70f04f67029ff">&#9670;&nbsp;</a></span>_I2C_ENGC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ENGC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C General call enable [0] (in _I2C_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01323">1323</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac5ad0e2ce4a3f81b95785c5191e4c2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5ad0e2ce4a3f81b95785c5191e4c2bc">&#9670;&nbsp;</a></span>_I2C_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQ&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Peripheral clock frequency [5:0] (in _I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01335">1335</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga95f6ae1e4190881a6cbb440f330eea14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95f6ae1e4190881a6cbb440f330eea14">&#9670;&nbsp;</a></span>_I2C_FREQ0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQ0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Peripheral clock frequency [0] (in _I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01336">1336</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1ad671f118c7b9064f9acf0696a7f617"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ad671f118c7b9064f9acf0696a7f617">&#9670;&nbsp;</a></span>_I2C_FREQ1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQ1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Peripheral clock frequency [1] (in _I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01337">1337</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga736a1a842a3cb7bd919b60d48563981a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736a1a842a3cb7bd919b60d48563981a">&#9670;&nbsp;</a></span>_I2C_FREQ2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQ2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Peripheral clock frequency [2] (in _I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01338">1338</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac167bf5aa087cb5acd504f4faff98058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac167bf5aa087cb5acd504f4faff98058">&#9670;&nbsp;</a></span>_I2C_FREQ3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQ3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Peripheral clock frequency [3] (in _I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01339">1339</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaebd48190bdd6f6565b61e3ebe9c635eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebd48190bdd6f6565b61e3ebe9c635eb">&#9670;&nbsp;</a></span>_I2C_FREQ4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQ4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Peripheral clock frequency [4] (in _I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01340">1340</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaced88d1049953f40f92df6a0f48c596c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced88d1049953f40f92df6a0f48c596c">&#9670;&nbsp;</a></span>_I2C_FREQ5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQ5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Peripheral clock frequency [5] (in _I2C_FREQR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01341">1341</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf8d48c46a717b1cee08069dbc9903ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8d48c46a717b1cee08069dbc9903ad6">&#9670;&nbsp;</a></span>_I2C_FREQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Frequency register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01291">1291</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4e29ba197771d0483a654ffd555d6ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e29ba197771d0483a654ffd555d6ef7">&#9670;&nbsp;</a></span>_I2C_FREQR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FREQR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Frequency register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01307">1307</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga90726473129b9bcc6b1f2f48dee0aa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90726473129b9bcc6b1f2f48dee0aa94">&#9670;&nbsp;</a></span>_I2C_FS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_FS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Master mode selection [0] (in _I2C_CCRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01415">1415</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga46d13882fca723a94bb57fbd340a5052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46d13882fca723a94bb57fbd340a5052">&#9670;&nbsp;</a></span>_I2C_GENCALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_GENCALL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C General call header (Slave mode) [0] (in _I2C_SR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01397">1397</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1aba63c6484519eae12c65ab88a1e34c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aba63c6484519eae12c65ab88a1e34c">&#9670;&nbsp;</a></span>_I2C_ITBUFEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITBUFEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Buffer interrupt enable [0] (in _I2C_ITR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01404">1404</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaa724111e3530219a0f83506cb6bf53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa724111e3530219a0f83506cb6bf53f">&#9670;&nbsp;</a></span>_I2C_ITERREN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITERREN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Error interrupt enable [0] (in _I2C_ITR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01402">1402</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7c6232f19cef14f036bdfc469015753e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c6232f19cef14f036bdfc469015753e">&#9670;&nbsp;</a></span>_I2C_ITEVTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITEVTEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Event interrupt enable [0] (in _I2C_ITR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01403">1403</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad3136622895b986271aba1e3a4d4c0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3136622895b986271aba1e3a4d4c0f0">&#9670;&nbsp;</a></span>_I2C_ITR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interrupt register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01299">1299</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga145eedd92c93ccc2bdaba27220e447c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145eedd92c93ccc2bdaba27220e447c3">&#9670;&nbsp;</a></span>_I2C_ITR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_ITR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Interrupt register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01315">1315</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga42d84bccdcacaae798b5e1ec3f41295c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42d84bccdcacaae798b5e1ec3f41295c">&#9670;&nbsp;</a></span>_I2C_MSL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_MSL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Master/Slave [0] (in _I2C_SR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01393">1393</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae48725c10fe5a409e73f4884c05c86c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae48725c10fe5a409e73f4884c05c86c4">&#9670;&nbsp;</a></span>_I2C_NOSTRETCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_NOSTRETCH&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Clock stretching disable (Slave mode) [0] (in _I2C_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01324">1324</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7d64888be43da117a63d2b33ded17214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d64888be43da117a63d2b33ded17214">&#9670;&nbsp;</a></span>_I2C_OAR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01293">1293</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf264a7ecc47b81208274d51326022b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf264a7ecc47b81208274d51326022b32">&#9670;&nbsp;</a></span>_I2C_OAR1H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1H_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register 1 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01309">1309</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad54b1e15a1e7d472512cd44a53b1ffeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad54b1e15a1e7d472512cd44a53b1ffeb">&#9670;&nbsp;</a></span>_I2C_OAR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01292">1292</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga271efecc19ade61af8495b9b9567bcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga271efecc19ade61af8495b9b9567bcf2">&#9670;&nbsp;</a></span>_I2C_OAR1L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR1L_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register 1 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01308">1308</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga45dcbcb2121e463c3988d921ba365200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45dcbcb2121e463c3988d921ba365200">&#9670;&nbsp;</a></span>_I2C_OAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01294">1294</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2aa29ed4a665d60b19d11202fa88552b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2aa29ed4a665d60b19d11202fa88552b">&#9670;&nbsp;</a></span>_I2C_OAR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OAR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C own address register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01310">1310</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3e36035f1f50835aed5f41268b75effa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e36035f1f50835aed5f41268b75effa">&#9670;&nbsp;</a></span>_I2C_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_OVR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Overrun/underrun [0] (in _I2C_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01387">1387</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga95a7a84abec743aa32095c0df072f20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95a7a84abec743aa32095c0df072f20b">&#9670;&nbsp;</a></span>_I2C_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Peripheral enable [0] (in _I2C_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01321">1321</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3a0cd16b0715782ebafbad9fb6004367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a0cd16b0715782ebafbad9fb6004367">&#9670;&nbsp;</a></span>_I2C_POS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_POS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Acknowledge position (for data reception) [0] (in _I2C_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01330">1330</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0ef584f3e1e3ecb8b3d53995e8f99e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ef584f3e1e3ecb8b3d53995e8f99e6c">&#9670;&nbsp;</a></span>_I2C_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_RXNE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Data register not empty (receivers) [0] (in _I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01380">1380</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga933f1e6be59e9a0e3d8270b01403b15f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga933f1e6be59e9a0e3d8270b01403b15f">&#9670;&nbsp;</a></span>_I2C_SB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SB&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Start bit (Master mode) [0] (in _I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01374">1374</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a2eb9d4c886151585978f66fd80f4d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a2eb9d4c886151585978f66fd80f4d2">&#9670;&nbsp;</a></span>_I2C_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01296">1296</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab2867dfbe04d633919aa334bc17315b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2867dfbe04d633919aa334bc17315b6">&#9670;&nbsp;</a></span>_I2C_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01312">1312</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafe3c89059c4294e39a47011444ae4a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe3c89059c4294e39a47011444ae4a29">&#9670;&nbsp;</a></span>_I2C_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01297">1297</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaed40504a91b659f709803ec2c644c9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed40504a91b659f709803ec2c644c9ed">&#9670;&nbsp;</a></span>_I2C_SR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01313">1313</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab223d9454cd6f0158a216a4b9bbb9027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab223d9454cd6f0158a216a4b9bbb9027">&#9670;&nbsp;</a></span>_I2C_SR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01298">1298</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1104c7b3464a5cc2e608fc1efe01f977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1104c7b3464a5cc2e608fc1efe01f977">&#9670;&nbsp;</a></span>_I2C_SR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Status register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01314">1314</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5974cda6843dd1976707f906685ae280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5974cda6843dd1976707f906685ae280">&#9670;&nbsp;</a></span>_I2C_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_START&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Start generation [0] (in _I2C_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01327">1327</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaad00fcd831057083b2bdcaa421851b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad00fcd831057083b2bdcaa421851b3f">&#9670;&nbsp;</a></span>_I2C_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_STOP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Stop generation [0] (in _I2C_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01328">1328</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad1cd8af28eb094b6db82ecdbdd7ceacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1cd8af28eb094b6db82ecdbdd7ceacb">&#9670;&nbsp;</a></span>_I2C_STOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_STOPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Stop detection (Slave mode) [0] (in _I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01378">1378</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0af662d9b8b4be95c17333d505609841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af662d9b8b4be95c17333d505609841">&#9670;&nbsp;</a></span>_I2C_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_SWRST&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Software reset [0] (in _I2C_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01332">1332</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga69886fb2d17dc0999773012d6fc1d7ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69886fb2d17dc0999773012d6fc1d7ba">&#9670;&nbsp;</a></span>_I2C_TRA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Transmitter/Receiver [0] (in _I2C_SR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01395">1395</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3b1445c3e4baf23dfc61b272a2941d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b1445c3e4baf23dfc61b272a2941d0a">&#9670;&nbsp;</a></span>_I2C_TRISE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISE&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Maximum rise time (Master mode) [5:0] (in _I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01418">1418</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6c212b53720d8222ef3f7a86c1770aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c212b53720d8222ef3f7a86c1770aeb">&#9670;&nbsp;</a></span>_I2C_TRISE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Maximum rise time (Master mode) [0] (in _I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01419">1419</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaafbfa1873f8bc86f4cfffc59da359a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafbfa1873f8bc86f4cfffc59da359a44">&#9670;&nbsp;</a></span>_I2C_TRISE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Maximum rise time (Master mode) [1] (in _I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01420">1420</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac1fd56182768a892581622a1815532c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1fd56182768a892581622a1815532c2">&#9670;&nbsp;</a></span>_I2C_TRISE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Maximum rise time (Master mode) [2] (in _I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01421">1421</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacead072c459febecb1e58c9c2b7cc89c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacead072c459febecb1e58c9c2b7cc89c">&#9670;&nbsp;</a></span>_I2C_TRISE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISE3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Maximum rise time (Master mode) [3] (in _I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01422">1422</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga04a0b430f2e98bb38aebcf3a65d8a98a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04a0b430f2e98bb38aebcf3a65d8a98a">&#9670;&nbsp;</a></span>_I2C_TRISE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISE4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Maximum rise time (Master mode) [4] (in _I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01423">1423</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab9b75503d00953908984970f06476131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b75503d00953908984970f06476131">&#9670;&nbsp;</a></span>_I2C_TRISE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISE5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Maximum rise time (Master mode) [5] (in _I2C_TRISER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01424">1424</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga618f31047ebb9762715495558836fc5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga618f31047ebb9762715495558836fc5f">&#9670;&nbsp;</a></span>_I2C_TRISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C rise time register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01302">1302</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bc8f4690acc04eb606cad04b7915fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc8f4690acc04eb606cad04b7915fa5">&#9670;&nbsp;</a></span>_I2C_TRISER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TRISER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C rise time register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01318">1318</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga03291e5b89e0c7bbf2da92b27026ce03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03291e5b89e0c7bbf2da92b27026ce03">&#9670;&nbsp;</a></span>_I2C_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_TXE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Data register empty (transmitters) [0] (in _I2C_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01381">1381</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa8b03bacfb7491227a40b3a03e805d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b03bacfb7491227a40b3a03e805d5c">&#9670;&nbsp;</a></span>_I2C_WUFH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _I2C_WUFH&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2C Wakeup from Halt [0] (in _I2C_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01389">1389</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga698008bf28582986c8fe2f6447acdc7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga698008bf28582986c8fe2f6447acdc7c">&#9670;&nbsp;</a></span>_ITC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i_t_c__t.html">ITC_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03327">3327</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga367b681dc479c8ee39f4e76b5ed55af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga367b681dc479c8ee39f4e76b5ed55af5">&#9670;&nbsp;</a></span>_ITC_SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 1/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03328">3328</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8c6b7d75b0394e72f748257537f77c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c6b7d75b0394e72f748257537f77c3a">&#9670;&nbsp;</a></span>_ITC_SPR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 1/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03338">3338</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga07eada758494172adef7affc15bafc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga07eada758494172adef7affc15bafc23">&#9670;&nbsp;</a></span>_ITC_SPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 2/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03329">3329</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4a68033a4995662ffe1eb6f4a1bba41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a68033a4995662ffe1eb6f4a1bba41d">&#9670;&nbsp;</a></span>_ITC_SPR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 2/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03339">3339</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5d81daa3a39664da4b2460f6e2d6aa02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d81daa3a39664da4b2460f6e2d6aa02">&#9670;&nbsp;</a></span>_ITC_SPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 3/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03330">3330</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf31d3e75b89b5bd0efdf2ac12faca114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf31d3e75b89b5bd0efdf2ac12faca114">&#9670;&nbsp;</a></span>_ITC_SPR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 3/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03340">3340</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8ddc1ed491c3fd780418d592f14247b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ddc1ed491c3fd780418d592f14247b8">&#9670;&nbsp;</a></span>_ITC_SPR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 4/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03331">3331</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaba9e7b662438863dc20111d417353b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba9e7b662438863dc20111d417353b13">&#9670;&nbsp;</a></span>_ITC_SPR4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 4/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03341">3341</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga48ccf0ac1f9ea89dbe1fa37de67426b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ccf0ac1f9ea89dbe1fa37de67426b9">&#9670;&nbsp;</a></span>_ITC_SPR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 5/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03332">3332</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac032a4c32fbbe53d913ef2e7baa127e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac032a4c32fbbe53d913ef2e7baa127e4">&#9670;&nbsp;</a></span>_ITC_SPR5_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR5_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 5/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03342">3342</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga420d208dc3cb9c70b1a12bfd77da474b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga420d208dc3cb9c70b1a12bfd77da474b">&#9670;&nbsp;</a></span>_ITC_SPR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 6/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03333">3333</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga933e07fe969af04d1788bde095d544ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga933e07fe969af04d1788bde095d544ad">&#9670;&nbsp;</a></span>_ITC_SPR6_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR6_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 6/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03343">3343</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga328e92977f925591fb57f5b918bbd456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga328e92977f925591fb57f5b918bbd456">&#9670;&nbsp;</a></span>_ITC_SPR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 7/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03334">3334</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9ebd827cc7c14075cfde917df65afc64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ebd827cc7c14075cfde917df65afc64">&#9670;&nbsp;</a></span>_ITC_SPR7_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR7_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 7/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03344">3344</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga52a4cc4405f1e3ce8d1763d5da488b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a4cc4405f1e3ce8d1763d5da488b32">&#9670;&nbsp;</a></span>_ITC_SPR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 8/8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03335">3335</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga59420d1c7bde78f40459a4387d07c4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59420d1c7bde78f40459a4387d07c4a6">&#9670;&nbsp;</a></span>_ITC_SPR8_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_SPR8_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt priority register 8/8 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03345">3345</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa51915df0e2d51e958825184a2401e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa51915df0e2d51e958825184a2401e73">&#9670;&nbsp;</a></span>_ITC_VECT10SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT10SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 10 [1:0] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03376">3376</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaedb453ea7804b9ae6a6e5ef376606937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedb453ea7804b9ae6a6e5ef376606937">&#9670;&nbsp;</a></span>_ITC_VECT10SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT10SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 10 [0] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03377">3377</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga98b0e161e4f066f07fab5add18927a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98b0e161e4f066f07fab5add18927a97">&#9670;&nbsp;</a></span>_ITC_VECT10SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT10SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 10 [1] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03378">3378</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga08b94bfda28ea2d9e762b9bda3f799cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b94bfda28ea2d9e762b9bda3f799cd">&#9670;&nbsp;</a></span>_ITC_VECT11SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT11SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 11 [1:0] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03379">3379</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga02fadab7de5e9fcec623d8f31909c3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02fadab7de5e9fcec623d8f31909c3c4">&#9670;&nbsp;</a></span>_ITC_VECT11SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT11SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 11 [0] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03380">3380</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaf625dae85c76f325b2d2452f279939d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf625dae85c76f325b2d2452f279939d">&#9670;&nbsp;</a></span>_ITC_VECT11SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT11SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 11 [1] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03381">3381</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa57f56bddc857e9d4288aa030ae0c573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa57f56bddc857e9d4288aa030ae0c573">&#9670;&nbsp;</a></span>_ITC_VECT12SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT12SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 12 [1:0] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03384">3384</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae389a1bf07b186b625482e321b5d8b09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae389a1bf07b186b625482e321b5d8b09">&#9670;&nbsp;</a></span>_ITC_VECT12SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT12SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 12 [0] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03385">3385</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae1388aaadd3a01aae93d2a28d980ce1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1388aaadd3a01aae93d2a28d980ce1c">&#9670;&nbsp;</a></span>_ITC_VECT12SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT12SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 12 [1] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03386">3386</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga86b4b2fcb8e1844b37e52489980f5ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86b4b2fcb8e1844b37e52489980f5ad3">&#9670;&nbsp;</a></span>_ITC_VECT13SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT13SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 13 [1:0] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03387">3387</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga94af0f2fcaf29d1cad079c3fc6c585dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94af0f2fcaf29d1cad079c3fc6c585dc">&#9670;&nbsp;</a></span>_ITC_VECT13SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT13SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 13 [0] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03388">3388</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf3b4ea8d80b196c06315241da9be1738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3b4ea8d80b196c06315241da9be1738">&#9670;&nbsp;</a></span>_ITC_VECT13SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT13SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 13 [1] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03389">3389</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf45eeb5a221ec0432417e65eccb5e000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf45eeb5a221ec0432417e65eccb5e000">&#9670;&nbsp;</a></span>_ITC_VECT14SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT14SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 14 [1:0] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03390">3390</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gace6b80240a8b591d32fcbbc059707287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace6b80240a8b591d32fcbbc059707287">&#9670;&nbsp;</a></span>_ITC_VECT14SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT14SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 14 [0] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03391">3391</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga16a858d5f1bd35703e9ccd7c67a65f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a858d5f1bd35703e9ccd7c67a65f9d">&#9670;&nbsp;</a></span>_ITC_VECT14SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT14SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 14 [1] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03392">3392</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab92cf9de0eb050b291a5aa4f186b8ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab92cf9de0eb050b291a5aa4f186b8ef1">&#9670;&nbsp;</a></span>_ITC_VECT15SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT15SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 15 [1:0] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03393">3393</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga56e276351c7da71b52bdae618b996a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e276351c7da71b52bdae618b996a6f">&#9670;&nbsp;</a></span>_ITC_VECT15SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT15SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 15 [0] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03394">3394</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga628415f64793a85b1cc1e1c493b33b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga628415f64793a85b1cc1e1c493b33b9d">&#9670;&nbsp;</a></span>_ITC_VECT15SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT15SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 15 [1] (in _ITC_SPR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03395">3395</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga565b6ad012b443718f3486781e98fb9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565b6ad012b443718f3486781e98fb9b">&#9670;&nbsp;</a></span>_ITC_VECT19SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT19SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 19 [1:0] (in _ITC_SPR5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03399">3399</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga85a587fdab046f9e5f22ef38a0f5ac3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85a587fdab046f9e5f22ef38a0f5ac3d">&#9670;&nbsp;</a></span>_ITC_VECT19SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT19SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 19 [0] (in _ITC_SPR5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03400">3400</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7dc1334402d2a009a1ea058aa617d903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dc1334402d2a009a1ea058aa617d903">&#9670;&nbsp;</a></span>_ITC_VECT19SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT19SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 19 [1] (in _ITC_SPR5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03401">3401</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae6c58e876bfbcc3ed96cd8215e9853c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c58e876bfbcc3ed96cd8215e9853c8">&#9670;&nbsp;</a></span>_ITC_VECT1SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT1SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 1 [1:0] (in _ITC_SPR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03349">3349</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeff5c50b05a695bb8dc4a2467212710f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeff5c50b05a695bb8dc4a2467212710f">&#9670;&nbsp;</a></span>_ITC_VECT1SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT1SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 1 [0] (in _ITC_SPR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03350">3350</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa42404a90f88ae294834a18feb98a935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa42404a90f88ae294834a18feb98a935">&#9670;&nbsp;</a></span>_ITC_VECT1SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT1SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 1 [1] (in _ITC_SPR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03351">3351</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8c9da736d510318f2c75cd73fc1a0e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c9da736d510318f2c75cd73fc1a0e5a">&#9670;&nbsp;</a></span>_ITC_VECT20SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT20SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 20 [1:0] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03404">3404</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5af497078d404a8c84911184a5da3dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5af497078d404a8c84911184a5da3dbf">&#9670;&nbsp;</a></span>_ITC_VECT20SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT20SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 20 [0] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03405">3405</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadb88094a3ebbfb623b1f2b98607fc5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb88094a3ebbfb623b1f2b98607fc5c9">&#9670;&nbsp;</a></span>_ITC_VECT20SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT20SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 20 [1] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03406">3406</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1d67b7b645c4c9979a8305e270460917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d67b7b645c4c9979a8305e270460917">&#9670;&nbsp;</a></span>_ITC_VECT21SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT21SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 21 [1:0] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03407">3407</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4bd3a55a309ff73fa80efe0dc2aedae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bd3a55a309ff73fa80efe0dc2aedae7">&#9670;&nbsp;</a></span>_ITC_VECT21SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT21SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 21 [0] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03408">3408</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab1c523ff340e23d85fb83e1f824ecb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1c523ff340e23d85fb83e1f824ecb0d">&#9670;&nbsp;</a></span>_ITC_VECT21SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT21SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 21 [1] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03409">3409</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4e8b93ed2bb2ec0d77c57eb052d7604c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e8b93ed2bb2ec0d77c57eb052d7604c">&#9670;&nbsp;</a></span>_ITC_VECT22SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT22SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 22 [1:0] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03410">3410</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaad422661da3f0c4c27ebd1ce98f2caef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad422661da3f0c4c27ebd1ce98f2caef">&#9670;&nbsp;</a></span>_ITC_VECT22SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT22SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 22 [0] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03411">3411</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabec72fa81395ffc372b5dd675b02467e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabec72fa81395ffc372b5dd675b02467e">&#9670;&nbsp;</a></span>_ITC_VECT22SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT22SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 22 [1] (in _ITC_SPR6) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03412">3412</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6921fbcc08513a86e88a4f728f70bc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6921fbcc08513a86e88a4f728f70bc79">&#9670;&nbsp;</a></span>_ITC_VECT25SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT25SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 25 [1:0] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03417">3417</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1711d38fc49c6c7263d14f04bbb7a060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1711d38fc49c6c7263d14f04bbb7a060">&#9670;&nbsp;</a></span>_ITC_VECT25SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT25SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 25 [0] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03418">3418</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8b00e34f06e206e460f0dcf29e5aa2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b00e34f06e206e460f0dcf29e5aa2ca">&#9670;&nbsp;</a></span>_ITC_VECT25SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT25SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 25 [1] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03419">3419</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5789d0ceb1750bc199247fd2fc798bd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5789d0ceb1750bc199247fd2fc798bd4">&#9670;&nbsp;</a></span>_ITC_VECT26SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT26SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 26 [1:0] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03420">3420</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae0d98115b8cc679190a9eba3e32ce72d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0d98115b8cc679190a9eba3e32ce72d">&#9670;&nbsp;</a></span>_ITC_VECT26SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT26SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 26 [0] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03421">3421</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga40c7e2e8bf1c452f18606a3088ebcc93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40c7e2e8bf1c452f18606a3088ebcc93">&#9670;&nbsp;</a></span>_ITC_VECT26SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT26SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 26 [1] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03422">3422</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga21b4f882899adfb351a0068225b511f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21b4f882899adfb351a0068225b511f6">&#9670;&nbsp;</a></span>_ITC_VECT27SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT27SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 27 [1:0] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03423">3423</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga52ef401805f32d216125269ae32022c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ef401805f32d216125269ae32022c7">&#9670;&nbsp;</a></span>_ITC_VECT27SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT27SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 27 [0] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03424">3424</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf703a1c3b14a0744eba2e4c3098e970d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf703a1c3b14a0744eba2e4c3098e970d">&#9670;&nbsp;</a></span>_ITC_VECT27SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT27SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 27 [1] (in _ITC_SPR7) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03425">3425</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga090e09af0c01b327ff876ea5d926d4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090e09af0c01b327ff876ea5d926d4e0">&#9670;&nbsp;</a></span>_ITC_VECT28SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT28SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 28 [1:0] (in _ITC_SPR8) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03428">3428</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga450e8fed1918c7958275ba8d35ed267d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga450e8fed1918c7958275ba8d35ed267d">&#9670;&nbsp;</a></span>_ITC_VECT28SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT28SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 28 [0] (in _ITC_SPR8) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03429">3429</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga19e93d43b2647bde77745922794952b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19e93d43b2647bde77745922794952b0">&#9670;&nbsp;</a></span>_ITC_VECT28SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT28SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 28 [1] (in _ITC_SPR8) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03430">3430</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1aa8c0fe60eda7bb1345a666c46dbb11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1aa8c0fe60eda7bb1345a666c46dbb11">&#9670;&nbsp;</a></span>_ITC_VECT29SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT29SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 29 [1:0] (in _ITC_SPR8) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03431">3431</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9dd56a0460e5787d201b67747a561a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dd56a0460e5787d201b67747a561a18">&#9670;&nbsp;</a></span>_ITC_VECT29SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT29SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 29 [0] (in _ITC_SPR8) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03432">3432</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5b1a5cf512f9089ef80dca778d022f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b1a5cf512f9089ef80dca778d022f22">&#9670;&nbsp;</a></span>_ITC_VECT29SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT29SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 29 [1] (in _ITC_SPR8) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03433">3433</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga08f230b833ab939fac0d0674f711c239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08f230b833ab939fac0d0674f711c239">&#9670;&nbsp;</a></span>_ITC_VECT2SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT2SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 2 [1:0] (in _ITC_SPR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03352">3352</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3fe32bee0137eb5e59e2a5f52799326e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fe32bee0137eb5e59e2a5f52799326e">&#9670;&nbsp;</a></span>_ITC_VECT2SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT2SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 2 [0] (in _ITC_SPR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03353">3353</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga35cf40b27d595b72b7a4ab028d1408b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35cf40b27d595b72b7a4ab028d1408b2">&#9670;&nbsp;</a></span>_ITC_VECT2SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT2SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 2 [1] (in _ITC_SPR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03354">3354</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga18af64c2e5e16ef5bd5ecae415a49fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18af64c2e5e16ef5bd5ecae415a49fb2">&#9670;&nbsp;</a></span>_ITC_VECT4SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT4SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 4 [1:0] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03358">3358</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8d87f5b6936a31506192c245aa7fca31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d87f5b6936a31506192c245aa7fca31">&#9670;&nbsp;</a></span>_ITC_VECT4SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT4SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 4 [0] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03359">3359</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac372440818d9cc28897677e7c5388352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac372440818d9cc28897677e7c5388352">&#9670;&nbsp;</a></span>_ITC_VECT4SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT4SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 4 [1] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03360">3360</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacc92c7a72258f2a838e2a975aa8086cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc92c7a72258f2a838e2a975aa8086cb">&#9670;&nbsp;</a></span>_ITC_VECT6SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT6SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 6 [1:0] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03362">3362</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0a9008e6a60e61119e39e9f8d1499482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a9008e6a60e61119e39e9f8d1499482">&#9670;&nbsp;</a></span>_ITC_VECT6SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT6SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 6 [0] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03363">3363</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf0a1058ccb4fa4c0c61e66f7e324b034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0a1058ccb4fa4c0c61e66f7e324b034">&#9670;&nbsp;</a></span>_ITC_VECT6SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT6SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 6 [1] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03364">3364</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaced8dc0e419b84ae117dc986766caf1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced8dc0e419b84ae117dc986766caf1c">&#9670;&nbsp;</a></span>_ITC_VECT7SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT7SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 7 [1:0] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03365">3365</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac5599159ee318c97fd0b60279c07f5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5599159ee318c97fd0b60279c07f5bc">&#9670;&nbsp;</a></span>_ITC_VECT7SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT7SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 7 [0] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03366">3366</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad4b3ad81e82424159b7a22ed05815d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4b3ad81e82424159b7a22ed05815d1e">&#9670;&nbsp;</a></span>_ITC_VECT7SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT7SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 7 [1] (in _ITC_SPR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03367">3367</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4b0c7961f25c54c6f1b720e1aa572bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b0c7961f25c54c6f1b720e1aa572bcc">&#9670;&nbsp;</a></span>_ITC_VECT8SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT8SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 8 [1:0] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03370">3370</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadec54ea8a2f1b2d6dd2dfc1aaad88ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadec54ea8a2f1b2d6dd2dfc1aaad88ac9">&#9670;&nbsp;</a></span>_ITC_VECT8SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT8SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 8 [0] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03371">3371</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga55d97d2088e4d9021d1764c1e8dde6ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55d97d2088e4d9021d1764c1e8dde6ff">&#9670;&nbsp;</a></span>_ITC_VECT8SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT8SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 8 [1] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03372">3372</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga674bfd561ddaf18bbc8e0509a4476fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga674bfd561ddaf18bbc8e0509a4476fb9">&#9670;&nbsp;</a></span>_ITC_VECT9SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT9SPR&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 9 [1:0] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03373">3373</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8d832bd669992706c227f2e512199520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d832bd669992706c227f2e512199520">&#9670;&nbsp;</a></span>_ITC_VECT9SPR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT9SPR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 9 [0] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03374">3374</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaed6d4d89ed84063725d5fe587b3ea2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed6d4d89ed84063725d5fe587b3ea2ca">&#9670;&nbsp;</a></span>_ITC_VECT9SPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _ITC_VECT9SPR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ITC interrupt priority vector 9 [1] (in _ITC_SPR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03375">3375</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeab11bc629203f764f7b31ee4d07aa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab11bc629203f764f7b31ee4d07aa6d">&#9670;&nbsp;</a></span>_IWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_i_w_d_g__t.html">IWDG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00900">900</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadf5fc0653294cfee938d2aab9981396d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf5fc0653294cfee938d2aab9981396d">&#9670;&nbsp;</a></span>_IWDG_KEY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KEY_ACCESS&#160;&#160;&#160;((uint8_t) 0x55)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog unlock write to IWDG_PR and IWDG_RLR (in _IWDG_KR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00912">912</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae24b006d5a87c461a1e5b3ab9e4c2e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24b006d5a87c461a1e5b3ab9e4c2e48">&#9670;&nbsp;</a></span>_IWDG_KEY_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KEY_ENABLE&#160;&#160;&#160;((uint8_t) 0xCC)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog enable (in _IWDG_KR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00910">910</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7737c837d02afdd8969ed28f184d33f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7737c837d02afdd8969ed28f184d33f1">&#9670;&nbsp;</a></span>_IWDG_KEY_REFRESH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KEY_REFRESH&#160;&#160;&#160;((uint8_t) 0xAA)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog refresh (in _IWDG_KR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00911">911</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f911b06b6c2ea8bf5e72f7561c2ef79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f911b06b6c2ea8bf5e72f7561c2ef79">&#9670;&nbsp;</a></span>_IWDG_KR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_KR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Key register (IWDG_KR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00901">901</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9db1f6ea905cc7afda429d913b90b2b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9db1f6ea905cc7afda429d913b90b2b9">&#9670;&nbsp;</a></span>_IWDG_PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Prescaler register (IWDG_PR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00902">902</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3e308017bceb71e0a744efe4d34de6a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e308017bceb71e0a744efe4d34de6a5">&#9670;&nbsp;</a></span>_IWDG_PR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00906">906</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad79fa3811d084e0d167e7d550b5ec94c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad79fa3811d084e0d167e7d550b5ec94c">&#9670;&nbsp;</a></span>_IWDG_PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PRE&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Prescaler divider [2:0] (in _IWDG_PR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00915">915</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaec49e207974a6ecb999e2b5e73d1c372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec49e207974a6ecb999e2b5e73d1c372">&#9670;&nbsp;</a></span>_IWDG_PRE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PRE0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Prescaler divider [0] (in _IWDG_PR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00916">916</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad2e5c614224ad956a2d61aa835f5c430"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e5c614224ad956a2d61aa835f5c430">&#9670;&nbsp;</a></span>_IWDG_PRE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PRE1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Prescaler divider [1] (in _IWDG_PR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00917">917</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf42130218ba2ec781b14db4e1321ad02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf42130218ba2ec781b14db4e1321ad02">&#9670;&nbsp;</a></span>_IWDG_PRE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_PRE2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Prescaler divider [2] (in _IWDG_PR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00918">918</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3b9a49f1bb7940087c77b12304fe9364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b9a49f1bb7940087c77b12304fe9364">&#9670;&nbsp;</a></span>_IWDG_RLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_RLR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Reload register (IWDG_RLR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00903">903</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga656171bb413ef9421fdc289808a4ebe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656171bb413ef9421fdc289808a4ebe9">&#9670;&nbsp;</a></span>_IWDG_RLR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _IWDG_RLR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Timeout Watchdog Reload register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00907">907</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab1eef30a65b7daa456f9368396c29f00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1eef30a65b7daa456f9368396c29f00">&#9670;&nbsp;</a></span>_PXS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_p_x_s__t.html">PXS_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02914">2914</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6e1c13cb93b20ed957ca8d3a9f03ba7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e1c13cb93b20ed957ca8d3a9f03ba7b">&#9670;&nbsp;</a></span>_PXS_ANADEAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ANADEAD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense ensure UP-PASS deadtime using analog delay [0] (in _PXS_CKCR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03057">3057</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab733c68941a1e6c22532db1e7ea360af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab733c68941a1e6c22532db1e7ea360af">&#9670;&nbsp;</a></span>_PXS_BIAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_BIAS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sample and hold strength selection [1:0] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03039">3039</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga12fc37e14b2cad182d796ffbd8c7403c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12fc37e14b2cad182d796ffbd8c7403c">&#9670;&nbsp;</a></span>_PXS_BIAS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_BIAS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sample and hold strength selection [0] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03040">3040</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9ace14cd7254b009eaa03a2399e29427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ace14cd7254b009eaa03a2399e29427">&#9670;&nbsp;</a></span>_PXS_BIAS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_BIAS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sample and hold strength selection [1] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03041">3041</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1989989038a6d2cf612ba5d229f417fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1989989038a6d2cf612ba5d229f417fd">&#9670;&nbsp;</a></span>_PXS_CIPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CIPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Conversion in progress flag [0] (in _PXS_ISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03050">3050</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga00e0d65d3e85f6d4712800cecd3a892c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00e0d65d3e85f6d4712800cecd3a892c">&#9670;&nbsp;</a></span>_PXS_CKCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Clock Control Register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02921">2921</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5febf067988d309e93bc3d3b1f927790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5febf067988d309e93bc3d3b1f927790">&#9670;&nbsp;</a></span>_PXS_CKCR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR1_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Clock Control Register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02992">2992</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad7bfacb4630f12ed77380030af40d036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7bfacb4630f12ed77380030af40d036">&#9670;&nbsp;</a></span>_PXS_CKCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Clock Control Register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02922">2922</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6c05dab340d641e2b1ab25f4833150db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c05dab340d641e2b1ab25f4833150db">&#9670;&nbsp;</a></span>_PXS_CKCR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CKCR2_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Clock Control Register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02993">2993</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga53bc41beb2795879628a3cfdf7d29735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53bc41beb2795879628a3cfdf7d29735">&#9670;&nbsp;</a></span>_PXS_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02915">2915</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga98e3858884cecfad04860600333affb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e3858884cecfad04860600333affb6">&#9670;&nbsp;</a></span>_PXS_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02988">2988</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8ce5722d39ae5a6560912785c33272cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ce5722d39ae5a6560912785c33272cd">&#9670;&nbsp;</a></span>_PXS_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02916">2916</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga55e4a2bcfb5cfee7a0b420b454b48d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55e4a2bcfb5cfee7a0b420b454b48d50">&#9670;&nbsp;</a></span>_PXS_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02989">2989</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafbcc019be1b08ba2cbeb31d7362f5d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbcc019be1b08ba2cbeb31d7362f5d80">&#9670;&nbsp;</a></span>_PXS_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02917">2917</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3494beea6b4c819fe76cc6977d23aa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3494beea6b4c819fe76cc6977d23aa9d">&#9670;&nbsp;</a></span>_PXS_CR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_CR3_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Control Register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02990">2990</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac10e4c05e26f3e8a48dd24ab5b440da7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac10e4c05e26f3e8a48dd24ab5b440da7">&#9670;&nbsp;</a></span>_PXS_EOCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_EOCF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense End of conversion flag [0] (in _PXS_ISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03053">3053</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga656b95801a7fd45dbe4baf1f04ff3075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga656b95801a7fd45dbe4baf1f04ff3075">&#9670;&nbsp;</a></span>_PXS_EOCITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_EOCITEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense End of conversion interrupt enable [0] (in_PXS_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03031">3031</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9e6f201d13d8b390b73cfc5e110b448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9e6f201d13d8b390b73cfc5e110b448">&#9670;&nbsp;</a></span>_PXS_FCCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_FCCF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense First conversion completion flag [0] (in _PXS_ISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03052">3052</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga580ba3820db29350eae3eefb657482d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga580ba3820db29350eae3eefb657482d3">&#9670;&nbsp;</a></span>_PXS_FCCITEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_FCCITEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense First conversion completion interrupt enable [0] (in_PXS_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03030">3030</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga667294cc7e1f8be80a2a7bd8cefb9b00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga667294cc7e1f8be80a2a7bd8cefb9b00">&#9670;&nbsp;</a></span>_PXS_INCPHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_INCPHASE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Increase length of UP and PASS by 1/2 clock cycle [0] (in _PXS_CKCR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03056">3056</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga231dead82c0c533fa0d7bf00f27fd56d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga231dead82c0c533fa0d7bf00f27fd56d">&#9670;&nbsp;</a></span>_PXS_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Interrupt and Status Register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02919">2919</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa114a7a4b2625b4ff38fe74abf156c9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa114a7a4b2625b4ff38fe74abf156c9a">&#9670;&nbsp;</a></span>_PXS_ISR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_ISR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Interrupt and Status Register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02991">2991</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaca7928b9855d5eae7ee15f0397c33321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca7928b9855d5eae7ee15f0397c33321">&#9670;&nbsp;</a></span>_PXS_LOW_POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_LOW_POWER&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Low power mode [0] (in _PXS_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03019">3019</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1daa4b33f397019d5973d3d11a4c2da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1daa4b33f397019d5973d3d11a4c2da8">&#9670;&nbsp;</a></span>_PXS_MAXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 0 [0] (in _PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03178">3178</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac9c60fd35fae30d821d48929fe575717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9c60fd35fae30d821d48929fe575717">&#9670;&nbsp;</a></span>_PXS_MAXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 1 [0] (in _PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03179">3179</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad2fcc13f372105e96e28d68d9ecb4196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fcc13f372105e96e28d68d9ecb4196">&#9670;&nbsp;</a></span>_PXS_MAXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 2 [0] (in _PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03180">3180</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaebcfdfa9127512199ec5d72626cb9f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebcfdfa9127512199ec5d72626cb9f6f">&#9670;&nbsp;</a></span>_PXS_MAXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 3 [0] (in _PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03181">3181</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bc8ff202c1116235e4c8892f92de360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc8ff202c1116235e4c8892f92de360">&#9670;&nbsp;</a></span>_PXS_MAXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 4 [0] (in _PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03182">3182</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga741c6052339f56214b33b8aaa78ab322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga741c6052339f56214b33b8aaa78ab322">&#9670;&nbsp;</a></span>_PXS_MAXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 5 [0] (in _PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03183">3183</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga75fb80d681253b0161ceeff203a9f49c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75fb80d681253b0161ceeff203a9f49c">&#9670;&nbsp;</a></span>_PXS_MAXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 6 [0] (in _PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03184">3184</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga62e705b16759d0751e0dd0d04c75e8b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62e705b16759d0751e0dd0d04c75e8b9">&#9670;&nbsp;</a></span>_PXS_MAXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 7 [0] (in _PXS_MAXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03185">3185</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bbd44eb6b6fc83f899af41b7e8c2695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bbd44eb6b6fc83f899af41b7e8c2695">&#9670;&nbsp;</a></span>_PXS_MAXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 8 [0] (in _PXS_MAXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03173">3173</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab122d655078802e97d4c146386749f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab122d655078802e97d4c146386749f2b">&#9670;&nbsp;</a></span>_PXS_MAXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXEN9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enabled counter limit for Receive channel 9 [0] (in _PXS_MAXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03174">3174</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f7a10646f248585618c7c2605bf9a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f7a10646f248585618c7c2605bf9a75">&#9670;&nbsp;</a></span>_PXS_MAXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Enable Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02940">2940</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa86c272278264b519d007b0b565f700f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86c272278264b519d007b0b565f700f">&#9670;&nbsp;</a></span>_PXS_MAXENRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Enable Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03008">3008</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0a986453cce2c1cdd12b5896f77c633f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a986453cce2c1cdd12b5896f77c633f">&#9670;&nbsp;</a></span>_PXS_MAXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Enable Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02941">2941</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadfbc90ba6f54cc23aa6f5f0c1af43f6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfbc90ba6f54cc23aa6f5f0c1af43f6a">&#9670;&nbsp;</a></span>_PXS_MAXENRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXENRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Enable Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03009">3009</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga76c56eb611f77bc50c24785a4a817bde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76c56eb611f77bc50c24785a4a817bde">&#9670;&nbsp;</a></span>_PXS_MAXRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Value Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02938">2938</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad14a38d3a06ea5ade56b3bd8acecd289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14a38d3a06ea5ade56b3bd8acecd289">&#9670;&nbsp;</a></span>_PXS_MAXRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Value Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03006">3006</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3a6a17c66c3ff0d179d5755edb74d3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a6a17c66c3ff0d179d5755edb74d3e0">&#9670;&nbsp;</a></span>_PXS_MAXRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Value Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02939">2939</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga53dc83e8e6e42c8ae26d23b4f2984051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53dc83e8e6e42c8ae26d23b4f2984051">&#9670;&nbsp;</a></span>_PXS_MAXRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_MAXRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Maximum Counter Value Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03007">3007</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacd0feff7b3b320116949cb2492186101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd0feff7b3b320116949cb2492186101">&#9670;&nbsp;</a></span>_PXS_NOISEDETEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_NOISEDETEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Noise detection enable [0] (in_PXS_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03029">3029</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaab708783e5f5d003ff9ee77a33a84bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab708783e5f5d003ff9ee77a33a84bac">&#9670;&nbsp;</a></span>_PXS_NOISEDETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_NOISEDETF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Noise detection flag [0] (in _PXS_ISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03051">3051</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacf6adfc26f8124b3500fd5564aa3074e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf6adfc26f8124b3500fd5564aa3074e">&#9670;&nbsp;</a></span>_PXS_PASSLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PASSLEN&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Length of PASS phase [2:0] (in _PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03066">3066</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacce1ebe42fd9079815f41d9e5fe390ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacce1ebe42fd9079815f41d9e5fe390ef">&#9670;&nbsp;</a></span>_PXS_PASSLEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PASSLEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Length of PASS phase [0] (in _PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03067">3067</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad1296cfd7f873fd5ddde80d25442a649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1296cfd7f873fd5ddde80d25442a649">&#9670;&nbsp;</a></span>_PXS_PASSLEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PASSLEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Length of PASS phase [1] (in _PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03068">3068</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga519b90cea3a50a69b569888898540eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga519b90cea3a50a69b569888898540eba">&#9670;&nbsp;</a></span>_PXS_PASSLEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PASSLEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Length of PASS phase [2] (in _PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03069">3069</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac47efabc9cdf58f5abcdc54d0ea59b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac47efabc9cdf58f5abcdc54d0ea59b56">&#9670;&nbsp;</a></span>_PXS_PRESC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PRESC&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Conversion in progress flag [2:0] (in _PXS_CKCR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03059">3059</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaee16b63d4630c51b1e6b1ac458acb20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee16b63d4630c51b1e6b1ac458acb20b">&#9670;&nbsp;</a></span>_PXS_PRESC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PRESC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Conversion in progress flag [0] (in _PXS_CKCR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03060">3060</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga301f56806cad14b774ee9ff4aae0e42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga301f56806cad14b774ee9ff4aae0e42b">&#9670;&nbsp;</a></span>_PXS_PRESC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PRESC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Conversion in progress flag [1] (in _PXS_CKCR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03061">3061</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga306a460a297e2c53b99a1152ec8c4e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga306a460a297e2c53b99a1152ec8c4e5d">&#9670;&nbsp;</a></span>_PXS_PRESC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PRESC2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Conversion in progress flag [2] (in _PXS_CKCR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03062">3062</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1b6dc47ba4008c3182f30e8d3bee4582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b6dc47ba4008c3182f30e8d3bee4582">&#9670;&nbsp;</a></span>_PXS_PXSEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_PXSEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense enable [0] (in _PXS_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03021">3021</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga425f13baa5ddc49b3820403dbb0b6729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga425f13baa5ddc49b3820403dbb0b6729">&#9670;&nbsp;</a></span>_PXS_RX0CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX0CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 0 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02944">2944</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadcfdfdcd1e7ca241965e99e816453e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcfdfdcd1e7ca241965e99e816453e03">&#9670;&nbsp;</a></span>_PXS_RX0CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX0CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 0 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02945">2945</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3bd7a8d282b6c74fc7861b17242f1e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd7a8d282b6c74fc7861b17242f1e4f">&#9670;&nbsp;</a></span>_PXS_RX0CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX0CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02965">2965</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga844021259b5f304e9434f020f992d148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844021259b5f304e9434f020f992d148">&#9670;&nbsp;</a></span>_PXS_RX0EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX0EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x50)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02976">2976</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaee6ad4253dea5f66e3cadf4fd23a77dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee6ad4253dea5f66e3cadf4fd23a77dd">&#9670;&nbsp;</a></span>_PXS_RX1CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX1CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02946">2946</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa8e46914eb640efd49f3494bb0d56b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e46914eb640efd49f3494bb0d56b2a">&#9670;&nbsp;</a></span>_PXS_RX1CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX1CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02947">2947</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga47b5883dd59d2ca14f10820b246d6e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47b5883dd59d2ca14f10820b246d6e65">&#9670;&nbsp;</a></span>_PXS_RX1CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX1CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x41)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02966">2966</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8834b50c4498397ce6a1920ae8a0bf44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8834b50c4498397ce6a1920ae8a0bf44">&#9670;&nbsp;</a></span>_PXS_RX1EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX1EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x51)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02977">2977</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8fecb75bcb2c489f3348537c24780cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8fecb75bcb2c489f3348537c24780cf">&#9670;&nbsp;</a></span>_PXS_RX2CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX2CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 2 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02948">2948</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4118ef8e8b04f7833871789e6fa66728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4118ef8e8b04f7833871789e6fa66728">&#9670;&nbsp;</a></span>_PXS_RX2CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX2CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 2 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02949">2949</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0dfcdc2b43b1ea1da0eae91101ce971c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dfcdc2b43b1ea1da0eae91101ce971c">&#9670;&nbsp;</a></span>_PXS_RX2CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX2CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x42)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02967">2967</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad781a3a5016db0b21b551796e971d2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad781a3a5016db0b21b551796e971d2c5">&#9670;&nbsp;</a></span>_PXS_RX2EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX2EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x52)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02978">2978</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae654b0b12b5d1cfe3daa4912aada343c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae654b0b12b5d1cfe3daa4912aada343c">&#9670;&nbsp;</a></span>_PXS_RX3CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX3CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 3 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02950">2950</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga44998b0e38c87a0e9931e3a759d34548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44998b0e38c87a0e9931e3a759d34548">&#9670;&nbsp;</a></span>_PXS_RX3CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX3CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 3 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02951">2951</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83096c8b5ecb2651c090a49971959fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83096c8b5ecb2651c090a49971959fb9">&#9670;&nbsp;</a></span>_PXS_RX3CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX3CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x43)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02968">2968</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2bd9e138ae6e5fde54cb303858af5f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bd9e138ae6e5fde54cb303858af5f47">&#9670;&nbsp;</a></span>_PXS_RX3EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX3EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x53)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02979">2979</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga020e1997c8b44f8152177a43211f2ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga020e1997c8b44f8152177a43211f2ec0">&#9670;&nbsp;</a></span>_PXS_RX4CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX4CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 4 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02952">2952</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga401905484ce0deb77805d862174f1d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga401905484ce0deb77805d862174f1d5a">&#9670;&nbsp;</a></span>_PXS_RX4CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX4CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 4 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02953">2953</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaadd69a003fe2b694d5ae151a133e64d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadd69a003fe2b694d5ae151a133e64d0">&#9670;&nbsp;</a></span>_PXS_RX4CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX4CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02969">2969</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga25a554deff6e1573abd131812239c410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a554deff6e1573abd131812239c410">&#9670;&nbsp;</a></span>_PXS_RX4EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX4EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x54)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02980">2980</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf5238f810e4de2c1841c3d1acdf0d11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5238f810e4de2c1841c3d1acdf0d11e">&#9670;&nbsp;</a></span>_PXS_RX5CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX5CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 5 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02954">2954</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga079e2ff31d930852728d30c6ee9140cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga079e2ff31d930852728d30c6ee9140cf">&#9670;&nbsp;</a></span>_PXS_RX5CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX5CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 5 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02955">2955</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga16db5f2f01adfd24294418a3191bb22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16db5f2f01adfd24294418a3191bb22d">&#9670;&nbsp;</a></span>_PXS_RX5CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX5CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x45)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02970">2970</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6e995eaf2c6cafb327707968d9431939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e995eaf2c6cafb327707968d9431939">&#9670;&nbsp;</a></span>_PXS_RX5EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX5EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x55)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 5. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02981">2981</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga28a872594d0fc4a52bd121534db7b7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a872594d0fc4a52bd121534db7b7b2">&#9670;&nbsp;</a></span>_PXS_RX6CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX6CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 6 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02956">2956</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga621eacb1732459236c48ed9fe2070f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga621eacb1732459236c48ed9fe2070f68">&#9670;&nbsp;</a></span>_PXS_RX6CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX6CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 6 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02957">2957</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga11cbb82366cdc22a57c9bc5284bdb2c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11cbb82366cdc22a57c9bc5284bdb2c6">&#9670;&nbsp;</a></span>_PXS_RX6CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX6CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x46)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02971">2971</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga79e04dff592faf450e119d890c94d6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e04dff592faf450e119d890c94d6e5">&#9670;&nbsp;</a></span>_PXS_RX6EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX6EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x56)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 6. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02982">2982</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5d6090570e3cc9b0969e971785b403d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5d6090570e3cc9b0969e971785b403d">&#9670;&nbsp;</a></span>_PXS_RX7CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX7CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 7 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02958">2958</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1a057f8f1626a909d0553daa87671db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a057f8f1626a909d0553daa87671db7">&#9670;&nbsp;</a></span>_PXS_RX7CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX7CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x2F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 7 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02959">2959</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2d4949dae2083a8fe84ecde934841e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d4949dae2083a8fe84ecde934841e58">&#9670;&nbsp;</a></span>_PXS_RX7CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX7CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x47)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02972">2972</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa076d17d61ef2b5e334c03c95e3e2673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa076d17d61ef2b5e334c03c95e3e2673">&#9670;&nbsp;</a></span>_PXS_RX7EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX7EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x57)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 7. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02983">2983</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga462ae392a7ce8af435f0fee6a43286cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga462ae392a7ce8af435f0fee6a43286cb">&#9670;&nbsp;</a></span>_PXS_RX8CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX8CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 8 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02960">2960</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7340b17ed898731976d84f613ddbb71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7340b17ed898731976d84f613ddbb71e">&#9670;&nbsp;</a></span>_PXS_RX8CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX8CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 8 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02961">2961</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a95e0dadb3958d018bbafcab39adc10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a95e0dadb3958d018bbafcab39adc10">&#9670;&nbsp;</a></span>_PXS_RX8CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX8CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x48)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02973">2973</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa740e5fb6f5a770ae4bbf209c3ff4e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa740e5fb6f5a770ae4bbf209c3ff4e53">&#9670;&nbsp;</a></span>_PXS_RX8EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX8EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x58)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 8. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02984">2984</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae1aeb822c7fb807a5d348b9627e1ea11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1aeb822c7fb807a5d348b9627e1ea11">&#9670;&nbsp;</a></span>_PXS_RX9CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX9CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 9 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02962">2962</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga58988349f0fe4d06c6d014881ea751ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58988349f0fe4d06c6d014881ea751ad">&#9670;&nbsp;</a></span>_PXS_RX9CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX9CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x33)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel 9 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02963">2963</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa2a3ab17f94f6f3fd215515dcee23cb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a3ab17f94f6f3fd215515dcee23cb9">&#9670;&nbsp;</a></span>_PXS_RX9CSSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX9CSSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x49)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02974">2974</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0819c1a065e794596b42e1c85cd2fbe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0819c1a065e794596b42e1c85cd2fbe7">&#9670;&nbsp;</a></span>_PXS_RX9EPCCSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RX9EPCCSELR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x59)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel 9. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02985">2985</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga63dcecd74b7ace0398287086a71634c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63dcecd74b7ace0398287086a71634c2">&#9670;&nbsp;</a></span>_PXS_RXCOUPLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCOUPLING&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Reduce coupling between receiver lines [0] (in_PXS_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03026">3026</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8e380c3afcf0aba137626cdcd341d3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e380c3afcf0aba137626cdcd341d3ab">&#9670;&nbsp;</a></span>_PXS_RXCR1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 0 [0] (in _PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03098">3098</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga287436a7fcbe16cfbe443eb961376d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga287436a7fcbe16cfbe443eb961376d93">&#9670;&nbsp;</a></span>_PXS_RXCR1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 1 [0] (in _PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03099">3099</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga37abf3f1e6a6b8bbe4339814d2faf841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37abf3f1e6a6b8bbe4339814d2faf841">&#9670;&nbsp;</a></span>_PXS_RXCR1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 2 [0] (in _PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03100">3100</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga55482408b54d19b615273aa64765c096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55482408b54d19b615273aa64765c096">&#9670;&nbsp;</a></span>_PXS_RXCR1_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 3 [0] (in _PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03101">3101</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6a3a12b0498fe2912a5ddb07e7fce88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a3a12b0498fe2912a5ddb07e7fce88c">&#9670;&nbsp;</a></span>_PXS_RXCR1_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 4 [0] (in _PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03102">3102</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga04ebaaf1b40ee21dfe2737b019d55569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04ebaaf1b40ee21dfe2737b019d55569">&#9670;&nbsp;</a></span>_PXS_RXCR1_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 5 [0] (in _PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03103">3103</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga220ad6d6c19fd1f1b9486d41b92168bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga220ad6d6c19fd1f1b9486d41b92168bf">&#9670;&nbsp;</a></span>_PXS_RXCR1_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 6 [0] (in _PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03104">3104</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacea59d1eaf70867229a2514a9596ff6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea59d1eaf70867229a2514a9596ff6c">&#9670;&nbsp;</a></span>_PXS_RXCR1_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 7 [0] (in _PXS_RXCR1L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03105">3105</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab9667c4a8ba09577e825aec679877327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9667c4a8ba09577e825aec679877327">&#9670;&nbsp;</a></span>_PXS_RXCR1_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 8 [0] (in _PXS_RXCR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03093">3093</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga03aa04b6d5fe007f431837ad0b7206da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03aa04b6d5fe007f431837ad0b7206da">&#9670;&nbsp;</a></span>_PXS_RXCR1_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 Conversion mode 9 [0] (in _PXS_RXCR1H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03094">3094</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga20e13cf4f04e84df00d8a07da5bed4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20e13cf4f04e84df00d8a07da5bed4e0">&#9670;&nbsp;</a></span>_PXS_RXCR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02925">2925</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1726ccab72dcad0f2cfb35fbdd807b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1726ccab72dcad0f2cfb35fbdd807b1f">&#9670;&nbsp;</a></span>_PXS_RXCR1H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 1 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02996">2996</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf50de75145c6df3b7fbe957eeca905e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf50de75145c6df3b7fbe957eeca905e8">&#9670;&nbsp;</a></span>_PXS_RXCR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02926">2926</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae945a7af8dd5c1756605363b228c09b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae945a7af8dd5c1756605363b228c09b9">&#9670;&nbsp;</a></span>_PXS_RXCR1L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR1L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 1 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02997">2997</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9092a1d06768e3f54d9d7938f6a75fe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9092a1d06768e3f54d9d7938f6a75fe6">&#9670;&nbsp;</a></span>_PXS_RXCR2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 0 [0] (in _PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03113">3113</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad3263ec000259d58464261b61b5ac8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3263ec000259d58464261b61b5ac8a4">&#9670;&nbsp;</a></span>_PXS_RXCR2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 1 [0] (in _PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03114">3114</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga68bf2474b749390a084681f4fb058763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68bf2474b749390a084681f4fb058763">&#9670;&nbsp;</a></span>_PXS_RXCR2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 2 [0] (in _PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03115">3115</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf2ef3d8bf2afa4db3312b8fe8a0546a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2ef3d8bf2afa4db3312b8fe8a0546a4">&#9670;&nbsp;</a></span>_PXS_RXCR2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 3 [0] (in _PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03116">3116</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga251068b57c6d76f696def5a7ea40936d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga251068b57c6d76f696def5a7ea40936d">&#9670;&nbsp;</a></span>_PXS_RXCR2_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 4 [0] (in _PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03117">3117</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab9cc5fa3d245ad79108c1b0ba9f8fa67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9cc5fa3d245ad79108c1b0ba9f8fa67">&#9670;&nbsp;</a></span>_PXS_RXCR2_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 5 [0] (in _PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03118">3118</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0d130b0b8d2ec082ff00e373e9549da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d130b0b8d2ec082ff00e373e9549da9">&#9670;&nbsp;</a></span>_PXS_RXCR2_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 6 [0] (in _PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03119">3119</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa7c8b420e4578861854bbd1c0f8d8468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c8b420e4578861854bbd1c0f8d8468">&#9670;&nbsp;</a></span>_PXS_RXCR2_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 7 [0] (in _PXS_RXCR2L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03120">3120</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2b51663b34ef6d72214f3cfc358aefe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b51663b34ef6d72214f3cfc358aefe6">&#9670;&nbsp;</a></span>_PXS_RXCR2_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 8 [0] (in _PXS_RXCR2H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03108">3108</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0617357d60e5490cb50bd3fa53ac6cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0617357d60e5490cb50bd3fa53ac6cde">&#9670;&nbsp;</a></span>_PXS_RXCR2_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 Conversion mode 9 [0] (in _PXS_RXCR2H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03109">3109</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3a6b89f03599b3933fc31930ca7d86d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a6b89f03599b3933fc31930ca7d86d7">&#9670;&nbsp;</a></span>_PXS_RXCR2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 2 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02927">2927</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadf58956a3626eceee77c424ab6c9138d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf58956a3626eceee77c424ab6c9138d">&#9670;&nbsp;</a></span>_PXS_RXCR2H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 2 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02998">2998</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga98164b73466ff2a1552c425c30dfb7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98164b73466ff2a1552c425c30dfb7da">&#9670;&nbsp;</a></span>_PXS_RXCR2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 2 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02928">2928</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga23c1d83a5fab726e21c6d94283e3eb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23c1d83a5fab726e21c6d94283e3eb8b">&#9670;&nbsp;</a></span>_PXS_RXCR2L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR2L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 2 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02999">2999</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8cf22d4798ed0721825668c0a84371b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cf22d4798ed0721825668c0a84371b7">&#9670;&nbsp;</a></span>_PXS_RXCR3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 0 [0] (in _PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03128">3128</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga16d50f7310a0eee9bdf099b32e7985c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16d50f7310a0eee9bdf099b32e7985c1">&#9670;&nbsp;</a></span>_PXS_RXCR3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 1 [0] (in _PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03129">3129</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac6d68318ea2a165a993badaff7078eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6d68318ea2a165a993badaff7078eb1">&#9670;&nbsp;</a></span>_PXS_RXCR3_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 2 [0] (in _PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03130">3130</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3825d1134374551cf5ee62593676f011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3825d1134374551cf5ee62593676f011">&#9670;&nbsp;</a></span>_PXS_RXCR3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 3 [0] (in _PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03131">3131</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1ddf1c2a265e7d431241283ef116dcf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ddf1c2a265e7d431241283ef116dcf2">&#9670;&nbsp;</a></span>_PXS_RXCR3_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 4 [0] (in _PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03132">3132</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6f306edf7869f77aec9ccda1b7a1515c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f306edf7869f77aec9ccda1b7a1515c">&#9670;&nbsp;</a></span>_PXS_RXCR3_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 5 [0] (in _PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03133">3133</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e1e17a549c28511fb4e16cc1c4aae65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1e17a549c28511fb4e16cc1c4aae65">&#9670;&nbsp;</a></span>_PXS_RXCR3_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 6 [0] (in _PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03134">3134</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadcecf2625a995d3a60d266e7bca39dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcecf2625a995d3a60d266e7bca39dc4">&#9670;&nbsp;</a></span>_PXS_RXCR3_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 7 [0] (in _PXS_RXCR3L) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03135">3135</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac56ca93a431b3155e50cc962fd7e7e7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac56ca93a431b3155e50cc962fd7e7e7a">&#9670;&nbsp;</a></span>_PXS_RXCR3_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 8 [0] (in _PXS_RXCR3H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03123">3123</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga027571c3f84c4609d780d0bbbd908553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga027571c3f84c4609d780d0bbbd908553">&#9670;&nbsp;</a></span>_PXS_RXCR3_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 Conversion mode 9 [0] (in _PXS_RXCR3H) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03124">3124</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga76f7b955201652e9daee1f80abf9f7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f7b955201652e9daee1f80abf9f7d8">&#9670;&nbsp;</a></span>_PXS_RXCR3H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 3 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02929">2929</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga37ac6f81cf1a8b0a5b75fccbd8b79f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37ac6f81cf1a8b0a5b75fccbd8b79f4b">&#9670;&nbsp;</a></span>_PXS_RXCR3H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3H_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 3 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03000">3000</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9616860e01fbc038aa1a79d1e1f2975f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9616860e01fbc038aa1a79d1e1f2975f">&#9670;&nbsp;</a></span>_PXS_RXCR3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 3 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02930">2930</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga30822a4f4b69bbcb507daf877a793c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30822a4f4b69bbcb507daf877a793c5d">&#9670;&nbsp;</a></span>_PXS_RXCR3L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXCR3L_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Control Register 3 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03001">3001</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0aa51e1fb8a2ebb1aa9ad5adffe795c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0aa51e1fb8a2ebb1aa9ad5adffe795c8">&#9670;&nbsp;</a></span>_PXS_RXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 0 [0] (in _PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03083">3083</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7265e1414111ec05c6c28cf828b26d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7265e1414111ec05c6c28cf828b26d06">&#9670;&nbsp;</a></span>_PXS_RXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 1 [0] (in _PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03084">3084</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae163b0f85df88e0307f8f733aa79a86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae163b0f85df88e0307f8f733aa79a86f">&#9670;&nbsp;</a></span>_PXS_RXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 2 [0] (in _PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03085">3085</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae4339edb1b0f6e69f884ec232a05a122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4339edb1b0f6e69f884ec232a05a122">&#9670;&nbsp;</a></span>_PXS_RXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 3 [0] (in _PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03086">3086</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8ad1f9b7f8d7060d2393bb0b27e91d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad1f9b7f8d7060d2393bb0b27e91d99">&#9670;&nbsp;</a></span>_PXS_RXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 4 [0] (in _PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03087">3087</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga05a4ecac0ab9e2c0b6bf238e05058fad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05a4ecac0ab9e2c0b6bf238e05058fad">&#9670;&nbsp;</a></span>_PXS_RXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 5 [0] (in _PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03088">3088</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga738e0102683c74276156c1fb74e19d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga738e0102683c74276156c1fb74e19d62">&#9670;&nbsp;</a></span>_PXS_RXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 6 [0] (in _PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03089">3089</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga647deaa9fc58bf1b6d296233d9c6ba76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga647deaa9fc58bf1b6d296233d9c6ba76">&#9670;&nbsp;</a></span>_PXS_RXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 7 [0] (in _PXS_RXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03090">3090</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5b38f1efe5d5be6639131476f6344c88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b38f1efe5d5be6639131476f6344c88">&#9670;&nbsp;</a></span>_PXS_RXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 8 [0] (in _PXS_RXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03078">3078</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1f1377525f786778869e4990f0e74077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1377525f786778869e4990f0e74077">&#9670;&nbsp;</a></span>_PXS_RXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXEN9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable receiver channel 9 [0] (in _PXS_RXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03079">3079</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7aad9ee0c55681fbf488e21bef11c077"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aad9ee0c55681fbf488e21bef11c077">&#9670;&nbsp;</a></span>_PXS_RXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Enable Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02923">2923</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga920e54ccf13e7291d8693ca68ad7e473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga920e54ccf13e7291d8693ca68ad7e473">&#9670;&nbsp;</a></span>_PXS_RXENRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Enable Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02994">2994</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga192e71f1a11db60fe3a7ab8fe2a28a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga192e71f1a11db60fe3a7ab8fe2a28a9f">&#9670;&nbsp;</a></span>_PXS_RXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Enable Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02924">2924</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2ebac82d0736166b16e727893c6e9796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ebac82d0736166b16e727893c6e9796">&#9670;&nbsp;</a></span>_PXS_RXENRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXENRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Enable Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02995">2995</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5fdefba645c650d3682da81c374752b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fdefba645c650d3682da81c374752b0">&#9670;&nbsp;</a></span>_PXS_RXGROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXGROUP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Rx group selection [0] (in_PXS_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03027">3027</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac583e6082d1db32b0c9c0036dcb38e59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac583e6082d1db32b0c9c0036dcb38e59">&#9670;&nbsp;</a></span>_PXS_RXINS_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 0 inactive state selection [0] (in _PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03143">3143</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga975e7dd971cacabe0e9b40bc8a3dbde9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga975e7dd971cacabe0e9b40bc8a3dbde9">&#9670;&nbsp;</a></span>_PXS_RXINS_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 1 inactive state selection [0] (in _PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03144">3144</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga497e6038677c68b4be0fe4713b6535ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga497e6038677c68b4be0fe4713b6535ab">&#9670;&nbsp;</a></span>_PXS_RXINS_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 2 inactive state selection [0] (in _PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03145">3145</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga18859ef00ef05bf282b1db7de3f44881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18859ef00ef05bf282b1db7de3f44881">&#9670;&nbsp;</a></span>_PXS_RXINS_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 3 inactive state selection [0] (in _PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03146">3146</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab191ebe3e8238cc75657e5f2a138f7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab191ebe3e8238cc75657e5f2a138f7de">&#9670;&nbsp;</a></span>_PXS_RXINS_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 4 inactive state selection [0] (in _PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03147">3147</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae4125f36835e652e78eed6aa18efd07d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4125f36835e652e78eed6aa18efd07d">&#9670;&nbsp;</a></span>_PXS_RXINS_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 5 inactive state selection [0] (in _PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03148">3148</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga337141b3e271e602e3a9c5460bb8217f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga337141b3e271e602e3a9c5460bb8217f">&#9670;&nbsp;</a></span>_PXS_RXINS_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 6 inactive state selection [0] (in _PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03149">3149</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2e3663a170585be3c2164f6902c54157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e3663a170585be3c2164f6902c54157">&#9670;&nbsp;</a></span>_PXS_RXINS_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 7 inactive state selection [0] (in _PXS_RXINSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03150">3150</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaab402e534272d4f7f4dc26e4d01388e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab402e534272d4f7f4dc26e4d01388e5">&#9670;&nbsp;</a></span>_PXS_RXINS_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 8 inactive state selection [0] (in _PXS_RXINSRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03138">3138</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0dc905ca9173b123ab85c85f51aa259e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dc905ca9173b123ab85c85f51aa259e">&#9670;&nbsp;</a></span>_PXS_RXINS_9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINS_9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver channel 9 inactive state selection [0] (in _PXS_RXINSRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03139">3139</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7b56fad67efbf7b2ae51d16c817e3651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b56fad67efbf7b2ae51d16c817e3651">&#9670;&nbsp;</a></span>_PXS_RXINSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Inactive State Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02932">2932</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad27b23f41c034cabf915e39757238cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad27b23f41c034cabf915e39757238cf4">&#9670;&nbsp;</a></span>_PXS_RXINSRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Inactive State Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03002">3002</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafb80b2bf39bbcd278012a228418d720b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb80b2bf39bbcd278012a228418d720b">&#9670;&nbsp;</a></span>_PXS_RXINSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Inactive State Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02933">2933</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga15bc1a5fcfda01641462cd5edcc70a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15bc1a5fcfda01641462cd5edcc70a8c">&#9670;&nbsp;</a></span>_PXS_RXINSRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXINSRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Inactive State Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03003">3003</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga59be8a633de81ff0ec6139bd40fc3c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59be8a633de81ff0ec6139bd40fc3c8e">&#9670;&nbsp;</a></span>_PXS_RXNCNTRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXNCNTRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel n (0..9) high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03012">3012</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac0f962d8a18ee14d0f7223d4544b25f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0f962d8a18ee14d0f7223d4544b25f2">&#9670;&nbsp;</a></span>_PXS_RXNCNTRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXNCNTRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter Register of Receiver Channel n (0..9) low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03013">3013</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga52138677195173a66c66c252963d77a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52138677195173a66c66c252963d77a8">&#9670;&nbsp;</a></span>_PXS_RXnCSSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSEL&#160;&#160;&#160;((uint8_t) (0x1F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [4:0] (in _PXS_RXnCSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03203">3203</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga82f93958622ca72c6347eab75e5118d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82f93958622ca72c6347eab75e5118d5">&#9670;&nbsp;</a></span>_PXS_RXnCSSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSEL0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [0] (in _PXS_RXnCSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03204">3204</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga34707cca77a37ef78496cf7bc6461af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34707cca77a37ef78496cf7bc6461af9">&#9670;&nbsp;</a></span>_PXS_RXnCSSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSEL1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [1] (in _PXS_RXnCSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03205">3205</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga172bab184c1963ae232011b286e99461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172bab184c1963ae232011b286e99461">&#9670;&nbsp;</a></span>_PXS_RXnCSSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSEL2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [2] (in _PXS_RXnCSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03206">3206</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9138c8322d0f540b32a59cd014c9581d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9138c8322d0f540b32a59cd014c9581d">&#9670;&nbsp;</a></span>_PXS_RXnCSSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSEL3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [3] (in _PXS_RXnCSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03207">3207</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga016cdd52f39a0132882d3948932d3f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga016cdd52f39a0132882d3948932d3f43">&#9670;&nbsp;</a></span>_PXS_RXnCSSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXnCSSEL4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Sampling capacitor size of Receiver Channel 0 [4] (in _PXS_RXnCSSELR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03208">3208</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8fc667712792f46b5df96573dec320ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fc667712792f46b5df96573dec320ff">&#9670;&nbsp;</a></span>_PXS_RXNCSSELR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXNCSSELR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Sampling Capacitor Selection for Channel n (0..9) reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03014">3014</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga66b401aaf0aa41d74f17f9981ce0ee9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66b401aaf0aa41d74f17f9981ce0ee9e">&#9670;&nbsp;</a></span>_PXS_RXNEPCCSELR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXNEPCCSELR_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Compensation Capacitor Selection for Channel n (0..9) reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03015">3015</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab91a00d2d056caf66696d0478d468b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91a00d2d056caf66696d0478d468b5f">&#9670;&nbsp;</a></span>_PXS_RXSRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Status Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02942">2942</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae2a3a04b07dcc2c7170a90b0541e147c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2a3a04b07dcc2c7170a90b0541e147c">&#9670;&nbsp;</a></span>_PXS_RXSRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Status Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03010">3010</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3bd6e9c5f504edff72fe57f39c2f7152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd6e9c5f504edff72fe57f39c2f7152">&#9670;&nbsp;</a></span>_PXS_RXSRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Status Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02943">2943</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab4334ced9e7500292bd9b8b0824322ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4334ced9e7500292bd9b8b0824322ac">&#9670;&nbsp;</a></span>_PXS_RXSRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_RXSRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Receiver Status Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03011">3011</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga639727805849920c3219dd98b9428239"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga639727805849920c3219dd98b9428239">&#9670;&nbsp;</a></span>_PXS_STAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_STAB&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Selection for stabilization time after ProxSense power-on [1:0] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03042">3042</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae36876f6997b7d53088f506037a05e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae36876f6997b7d53088f506037a05e68">&#9670;&nbsp;</a></span>_PXS_STAB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_STAB0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Selection for stabilization time after ProxSense power-on [0] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03043">3043</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ee6032d2fc67dfa49da023484214d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ee6032d2fc67dfa49da023484214d14">&#9670;&nbsp;</a></span>_PXS_STAB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_STAB1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Selection for stabilization time after ProxSense power-on [1] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03044">3044</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabb3e3a4f2339cb6b2b49ac0a3f33aeb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb3e3a4f2339cb6b2b49ac0a3f33aeb8">&#9670;&nbsp;</a></span>_PXS_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_START&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Start conversion [0] (in _PXS_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03020">3020</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83f2c54b89b5b949d28e20a8d7f0ae19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83f2c54b89b5b949d28e20a8d7f0ae19">&#9670;&nbsp;</a></span>_PXS_SYNC_OVRF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_SYNC_OVRF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Synchronization (SYNC) overflow flag [0] (in _PXS_ISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03048">3048</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4dbc42761b0df16cb114b27009709643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dbc42761b0df16cb114b27009709643">&#9670;&nbsp;</a></span>_PXS_SYNCEDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_SYNCEDGE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Synchronization edge selection [0] (in_PXS_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03024">3024</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad7593da3dbbf7c8289270565dc4442bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7593da3dbbf7c8289270565dc4442bc">&#9670;&nbsp;</a></span>_PXS_SYNCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_SYNCEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Enable synchronization (SYNC) feature [0] (in_PXS_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03025">3025</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3a79f425e03cc249f3238e66076ae07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a79f425e03cc249f3238e66076ae07c">&#9670;&nbsp;</a></span>_PXS_SYNCPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_SYNCPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Synchronization (SYNC) pending flag [0] (in _PXS_ISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03049">3049</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8d39fcbef7cfdf4bc97dfb9239821969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d39fcbef7cfdf4bc97dfb9239821969">&#9670;&nbsp;</a></span>_PXS_TXEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 0 function enable [0] (in _PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03163">3163</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga101cda216c7c219f32580189ea667d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga101cda216c7c219f32580189ea667d2f">&#9670;&nbsp;</a></span>_PXS_TXEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 1 function enable [0] (in _PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03164">3164</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga16a3162f4e74925cbd873322351c1bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16a3162f4e74925cbd873322351c1bf2">&#9670;&nbsp;</a></span>_PXS_TXEN10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN10&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 10 function enable [0] (in _PXS_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03155">3155</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5a50133b6a5b62211e98b0cf5c04c332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a50133b6a5b62211e98b0cf5c04c332">&#9670;&nbsp;</a></span>_PXS_TXEN11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN11&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 11 function enable [0] (in _PXS_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03156">3156</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga63847480008bf6a619e3464fd3fa227b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63847480008bf6a619e3464fd3fa227b">&#9670;&nbsp;</a></span>_PXS_TXEN12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN12&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 12 function enable [0] (in _PXS_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03157">3157</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1476742dc5b2f8e0201ef48b6efd148a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1476742dc5b2f8e0201ef48b6efd148a">&#9670;&nbsp;</a></span>_PXS_TXEN13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN13&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 13 function enable [0] (in _PXS_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03158">3158</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga026d99c66f796395a03f1d78619f5c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga026d99c66f796395a03f1d78619f5c51">&#9670;&nbsp;</a></span>_PXS_TXEN14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN14&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 14 function enable [0] (in _PXS_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03159">3159</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9085f64e3cdcd27ffe9556385a870015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9085f64e3cdcd27ffe9556385a870015">&#9670;&nbsp;</a></span>_PXS_TXEN15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN15&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 15 function enable [0] (in _PXS_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03160">3160</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga87c5a49d7a626644cb030b381ad5ab58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c5a49d7a626644cb030b381ad5ab58">&#9670;&nbsp;</a></span>_PXS_TXEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 2 function enable [0] (in _PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03165">3165</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga25412eec483f4c7204f7c9affb644860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25412eec483f4c7204f7c9affb644860">&#9670;&nbsp;</a></span>_PXS_TXEN3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 3 function enable [0] (in _PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03166">3166</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga96a9a78ff49813f741661ea17b0d3b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96a9a78ff49813f741661ea17b0d3b83">&#9670;&nbsp;</a></span>_PXS_TXEN4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 4 function enable [0] (in _PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03167">3167</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad807ddec36e31fc586244e41321843d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad807ddec36e31fc586244e41321843d1">&#9670;&nbsp;</a></span>_PXS_TXEN5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 5 function enable [0] (in _PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03168">3168</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga018b2c2c957d55f939e1a81db5662ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga018b2c2c957d55f939e1a81db5662ab6">&#9670;&nbsp;</a></span>_PXS_TXEN6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 6 function enable [0] (in _PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03169">3169</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga282f1f267eb955f656e9c3d32e263c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga282f1f267eb955f656e9c3d32e263c80">&#9670;&nbsp;</a></span>_PXS_TXEN7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 7 function enable [0] (in _PXS_TXENRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03170">3170</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaca18aa14a00a9d673b1880ab62b12ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca18aa14a00a9d673b1880ab62b12ad8">&#9670;&nbsp;</a></span>_PXS_TXEN8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 8 function enable [0] (in _PXS_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03153">3153</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad1acb0d76b1a142f320af267a612c140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1acb0d76b1a142f320af267a612c140">&#9670;&nbsp;</a></span>_PXS_TXEN9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXEN9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit output 9 function enable [0] (in _PXS_PXS_TXENRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03154">3154</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab279620671464cc04d4caa8d8e8d69a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab279620671464cc04d4caa8d8e8d69a6">&#9670;&nbsp;</a></span>_PXS_TXENRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit Enable Register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02935">2935</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga68af9c8332074a4842ab262669c56c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68af9c8332074a4842ab262669c56c4f">&#9670;&nbsp;</a></span>_PXS_TXENRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRH_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit Enable Register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03004">3004</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad0bb989c1d8f1653bf9352d7e61a8ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0bb989c1d8f1653bf9352d7e61a8ad3">&#9670;&nbsp;</a></span>_PXS_TXENRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gab953c62ad5ba6786102eb6d4470ba9cb">PXS_AddressBase</a>+0x17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit Enable Register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02936">2936</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaea79920f2314c3a7d50d170c6771708d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea79920f2314c3a7d50d170c6771708d">&#9670;&nbsp;</a></span>_PXS_TXENRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_TXENRL_RESET_VALUE&#160;&#160;&#160;((uint8_t)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Transmit Enable Register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03005">3005</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4082e33a3e185188e66fff6619eda989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4082e33a3e185188e66fff6619eda989">&#9670;&nbsp;</a></span>_PXS_UPLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_UPLEN&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Length of UP phase [2:0] (in _PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03071">3071</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga801e1cd972ab22852ad6a794c725f800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga801e1cd972ab22852ad6a794c725f800">&#9670;&nbsp;</a></span>_PXS_UPLEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_UPLEN0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Length of UP phase [0] (in _PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03072">3072</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e0a958968db0d68e4c5c9a093db84a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e0a958968db0d68e4c5c9a093db84a2">&#9670;&nbsp;</a></span>_PXS_UPLEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_UPLEN1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Length of UP phase [1] (in _PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03073">3073</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae7958ae08d1004919c4f5ae777a04079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7958ae08d1004919c4f5ae777a04079">&#9670;&nbsp;</a></span>_PXS_UPLEN2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_UPLEN2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Length of UP phase [2] (in _PXS_CKCR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03074">3074</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga34f6286ce0629b4caf92601657562f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34f6286ce0629b4caf92601657562f17">&#9670;&nbsp;</a></span>_PXS_VALID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 0 is valid [0] (in _PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03193">3193</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga16bb0b2ebf9bda6d4d72691fe37b73e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16bb0b2ebf9bda6d4d72691fe37b73e0">&#9670;&nbsp;</a></span>_PXS_VALID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 1 is valid [0] (in _PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03194">3194</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafc84bd0445f2eec002aca56b4b1ccd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc84bd0445f2eec002aca56b4b1ccd09">&#9670;&nbsp;</a></span>_PXS_VALID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 2 is valid [0] (in _PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03195">3195</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae91b66a6ea535e133a414a4da2f2c75a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae91b66a6ea535e133a414a4da2f2c75a">&#9670;&nbsp;</a></span>_PXS_VALID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 3 is valid [0] (in _PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03196">3196</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga034b8cd24c9771e530591201af1cb396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga034b8cd24c9771e530591201af1cb396">&#9670;&nbsp;</a></span>_PXS_VALID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 4 is valid [0] (in _PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03197">3197</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8f39b684ba874d061f78e6c64f3847e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8f39b684ba874d061f78e6c64f3847e">&#9670;&nbsp;</a></span>_PXS_VALID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 5 is valid [0] (in _PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03198">3198</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5c7bc92d758824a17f4d5574f5f26862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c7bc92d758824a17f4d5574f5f26862">&#9670;&nbsp;</a></span>_PXS_VALID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 6 is valid [0] (in _PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03199">3199</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1bf930c9d057200810758956a704e5c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bf930c9d057200810758956a704e5c3">&#9670;&nbsp;</a></span>_PXS_VALID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 7 is valid [0] (in _PXS_RXSRL) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03200">3200</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab776c746838df846e6e42e0e80cc7dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab776c746838df846e6e42e0e80cc7dc2">&#9670;&nbsp;</a></span>_PXS_VALID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 8 is valid [0] (in _PXS_RXSRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03188">3188</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gace1dddcd6068a95b75d4427ecaf4f261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace1dddcd6068a95b75d4427ecaf4f261">&#9670;&nbsp;</a></span>_PXS_VALID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VALID9&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Valid bit for conversion data for receiver channel 9 is valid [0] (in _PXS_RXSRH) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03189">3189</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a119aacd8dcf42bb223a88f1d052c73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a119aacd8dcf42bb223a88f1d052c73">&#9670;&nbsp;</a></span>_PXS_VTHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VTHR&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Threshold voltage (Vthr) selection [3:0] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03034">3034</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae254218c3733383c285a57e3da023340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae254218c3733383c285a57e3da023340">&#9670;&nbsp;</a></span>_PXS_VTHR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VTHR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Threshold voltage (Vthr) selection [0] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03035">3035</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga099f21092a3740b9f17ea40a7bfba502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099f21092a3740b9f17ea40a7bfba502">&#9670;&nbsp;</a></span>_PXS_VTHR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VTHR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Threshold voltage (Vthr) selection [1] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03036">3036</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83b2e35c302039b146b97d359ee9b76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83b2e35c302039b146b97d359ee9b76e">&#9670;&nbsp;</a></span>_PXS_VTHR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VTHR2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Threshold voltage (Vthr) selection [2] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03037">3037</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga09fec3731d8a129392ec13efba21c330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09fec3731d8a129392ec13efba21c330">&#9670;&nbsp;</a></span>_PXS_VTHR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PXS_VTHR3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ProxSense Threshold voltage (Vthr) selection [3] (in_PXS_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l03038">3038</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga44f69a4146a141cb4830f44fe74a3b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44f69a4146a141cb4830f44fe74a3b0b">&#9670;&nbsp;</a></span>_RST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_r_s_t__t.html">RST_t</a>,         <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset module struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00695">695</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga92f3fa42ef7e15cc935e1f0600203422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f3fa42ef7e15cc935e1f0600203422">&#9670;&nbsp;</a></span>_RST_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_CR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset pin configuration register (RST_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00696">696</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa03eb50922437bf4c4489c2de95481f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa03eb50922437bf4c4489c2de95481f5">&#9670;&nbsp;</a></span>_RST_ILLOPF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_ILLOPF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Illegal opcode reset flag [0] (in _RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00705">705</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2e4ccaead8685f3596fd1b6f25ae31a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e4ccaead8685f3596fd1b6f25ae31a4">&#9670;&nbsp;</a></span>_RST_IWDGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_IWDGF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Independent Watchdog reset flag [0] (in _RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00704">704</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa9248050d9175193287b365b4d292dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9248050d9175193287b365b4d292dc4">&#9670;&nbsp;</a></span>_RST_PIN_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_PIN_KEY&#160;&#160;&#160;((uint8_t) 0xD0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure PA1 as GPIO, else NRST (in _RST_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00700">700</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga66ea8a5c58afcdec7d8c925ec2b41b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66ea8a5c58afcdec7d8c925ec2b41b58">&#9670;&nbsp;</a></span>_RST_PORF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_PORF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power-on reset (POR) flag [0] (in _RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00703">703</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae8df0f3b5dc48d3a0af57126039f37ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8df0f3b5dc48d3a0af57126039f37ac">&#9670;&nbsp;</a></span>_RST_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset module status register (RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00697">697</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab1b088d2e32d15e9eabd60ae59d6613d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b088d2e32d15e9eabd60ae59d6613d">&#9670;&nbsp;</a></span>_RST_SWIMF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_SWIMF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SWIM reset flag [0] (in _RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00706">706</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7c25a0b37711af86fe69dfd0008ff578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c25a0b37711af86fe69dfd0008ff578">&#9670;&nbsp;</a></span>_RST_WWDGF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RST_WWDGF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog reset flag [0] (in _RST_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00707">707</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa2a3629fd36066aaa3b7191062dc9a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a3629fd36066aaa3b7191062dc9a1a">&#9670;&nbsp;</a></span>_SFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SFR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">addr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((volatile type*) (addr)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>peripheral register </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00187">187</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa9e44ba356b97be27806db7f96ff527d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9e44ba356b97be27806db7f96ff527d">&#9670;&nbsp;</a></span>_SPI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_s_p_i__t.html">SPI_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>register for SPI control </p>
<p>SPI struct/bit access </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01099">1099</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad9bf354ded8e43dcdb8f7f3c072d706d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9bf354ded8e43dcdb8f7f3c072d706d">&#9670;&nbsp;</a></span>_SPI_BDM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_BDM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Bidirectional data mode enable [0] (in _SPI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01130">1130</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab83cc9c5e72e85943a314a1f6a2a39f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab83cc9c5e72e85943a314a1f6a2a39f3">&#9670;&nbsp;</a></span>_SPI_BDOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_BDOE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Input/Output enable in bidirectional mode [0] (in _SPI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01129">1129</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga29d1387ef9ecb5df0efe9f638b2c7e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29d1387ef9ecb5df0efe9f638b2c7e53">&#9670;&nbsp;</a></span>_SPI_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_BR&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Baudrate control [2:0] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01117">1117</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaced8e9217d55d1508f3f77828066abc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaced8e9217d55d1508f3f77828066abc8">&#9670;&nbsp;</a></span>_SPI_BR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_BR0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Baudrate control [0] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01118">1118</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5eb90fb7e168dd2ba355813654514062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5eb90fb7e168dd2ba355813654514062">&#9670;&nbsp;</a></span>_SPI_BR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_BR1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Baudrate control [1] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01119">1119</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf8555e95e4d72041d5e1d97d829a69ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8555e95e4d72041d5e1d97d829a69ee">&#9670;&nbsp;</a></span>_SPI_BR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_BR2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Baudrate control [2] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01120">1120</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaee1a571af4d823f1372acde769c8e368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee1a571af4d823f1372acde769c8e368">&#9670;&nbsp;</a></span>_SPI_BSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_BSY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Busy flag [0] (in _SPI_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01147">1147</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafdae03f63038888e54414d18e6dc4a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdae03f63038888e54414d18e6dc4a71">&#9670;&nbsp;</a></span>_SPI_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CPHA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Clock phase [0] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01114">1114</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabafac7212013220a7560517068269dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabafac7212013220a7560517068269dc7">&#9670;&nbsp;</a></span>_SPI_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CPOL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Clock polarity [0] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01115">1115</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9d9fcc2e6142abdc27688f2499b9a4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d9fcc2e6142abdc27688f2499b9a4e4">&#9670;&nbsp;</a></span>_SPI_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01100">1100</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga393c498f4f0c95becd749a0aa3b83696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga393c498f4f0c95becd749a0aa3b83696">&#9670;&nbsp;</a></span>_SPI_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Control Register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01107">1107</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4f025b4cd374f51e9374903e35ecd5bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f025b4cd374f51e9374903e35ecd5bc">&#9670;&nbsp;</a></span>_SPI_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01101">1101</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga02528613772f477e86b6c3ffb660077a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02528613772f477e86b6c3ffb660077a">&#9670;&nbsp;</a></span>_SPI_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Control Register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01108">1108</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga46126584466df95dc574255363696bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga46126584466df95dc574255363696bf2">&#9670;&nbsp;</a></span>_SPI_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_DR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01104">1104</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0f53557c4a46029ab6fe567505971566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f53557c4a46029ab6fe567505971566">&#9670;&nbsp;</a></span>_SPI_DR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_DR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Data Register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01111">1111</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaee02648305bc1b324462606db8f5939b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee02648305bc1b324462606db8f5939b">&#9670;&nbsp;</a></span>_SPI_ERRIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ERRIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Error interrupt enable [0] (in _SPI_ICR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01135">1135</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa86c616f7196030be4f144e5c85a5102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86c616f7196030be4f144e5c85a5102">&#9670;&nbsp;</a></span>_SPI_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ICR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI interrupt control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01102">1102</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafe4d0dd3006f3ce3796cfebb7ece5940"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe4d0dd3006f3ce3796cfebb7ece5940">&#9670;&nbsp;</a></span>_SPI_ICR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_ICR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Interrupt Control Register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01109">1109</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa3eef494f9f03378a89e462c960a9e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3eef494f9f03378a89e462c960a9e66">&#9670;&nbsp;</a></span>_SPI_LSBFIRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_LSBFIRST&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Frame format [0] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01122">1122</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga16718c7cefad6ea5aae7872183d1d11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16718c7cefad6ea5aae7872183d1d11c">&#9670;&nbsp;</a></span>_SPI_MODF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_MODF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Mode fault [0] (in _SPI_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01145">1145</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga590cdc011d5af04357b200ee5d072853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga590cdc011d5af04357b200ee5d072853">&#9670;&nbsp;</a></span>_SPI_MSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_MSTR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Master/slave selection [0] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01116">1116</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacb1a438d449f1c27dfc5106a1b984a30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb1a438d449f1c27dfc5106a1b984a30">&#9670;&nbsp;</a></span>_SPI_OVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_OVR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Overrun flag [0] (in _SPI_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01146">1146</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad46be9708567520aa187ddb8129dc244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad46be9708567520aa187ddb8129dc244">&#9670;&nbsp;</a></span>_SPI_RXIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_RXIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Rx buffer not empty interrupt enable [0] (in _SPI_ICR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01136">1136</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga990f024eb5fe894ef70ab923cb3674a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga990f024eb5fe894ef70ab923cb3674a0">&#9670;&nbsp;</a></span>_SPI_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_RXNE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Receive buffer not empty [0] (in _SPI_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01140">1140</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga115054d5fa9902d1dba1885c35c61ae5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga115054d5fa9902d1dba1885c35c61ae5">&#9670;&nbsp;</a></span>_SPI_RXONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_RXONLY&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Receive only [0] (in _SPI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01127">1127</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga11650dff427722ee5c08bcdcf16adca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11650dff427722ee5c08bcdcf16adca8">&#9670;&nbsp;</a></span>_SPI_SPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SPE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI enable [0] (in _SPI_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01121">1121</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7bb3484d96be895cde965beae5cc3268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bb3484d96be895cde965beae5cc3268">&#9670;&nbsp;</a></span>_SPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaf86b85814656f0b182d74996f209d91d">SPI_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01103">1103</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6da01a65f0efbb1f0e085e2f6ea2801c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6da01a65f0efbb1f0e085e2f6ea2801c">&#9670;&nbsp;</a></span>_SPI_SR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Status Register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01110">1110</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6720afafc956dd8595b6309ae42dba59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6720afafc956dd8595b6309ae42dba59">&#9670;&nbsp;</a></span>_SPI_SSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SSI&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Internal slave select [0] (in _SPI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01125">1125</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9f7f721c038b8e20043da9d9f110e8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f7f721c038b8e20043da9d9f110e8ae">&#9670;&nbsp;</a></span>_SPI_SSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_SSM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Software slave management [0] (in _SPI_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01126">1126</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga72fb8783a598211f7c3ce97cdfe26522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72fb8783a598211f7c3ce97cdfe26522">&#9670;&nbsp;</a></span>_SPI_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_TXE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Transmit buffer empty [0] (in _SPI_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01141">1141</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7749a7ff47588ab56507e4a96d1e6af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7749a7ff47588ab56507e4a96d1e6af0">&#9670;&nbsp;</a></span>_SPI_TXIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_TXIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Tx buffer empty interrupt enable [0] (in _SPI_ICR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01137">1137</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7d56cfd28a16aecdb2e1c3d3fef3508b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d56cfd28a16aecdb2e1c3d3fef3508b">&#9670;&nbsp;</a></span>_SPI_WKIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_WKIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Wakeup interrupt enable [0] (in _SPI_ICR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01134">1134</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac9beb5a02fed03b6e733adba54c4410e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9beb5a02fed03b6e733adba54c4410e">&#9670;&nbsp;</a></span>_SPI_WKUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SPI_WKUP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI Wakeup flag [0] (in _SPI_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01143">1143</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga22670b243de9c7dd5d4352d9a88e1848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22670b243de9c7dd5d4352d9a88e1848">&#9670;&nbsp;</a></span>_SYSCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(RMPCR_t,  RMPCR_AddressBase)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System configuration controller struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00507">507</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaaaf67924aa4e2de3f2e2f8827d70bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaaf67924aa4e2de3f2e2f8827d70bc5">&#9670;&nbsp;</a></span>_SYSCFG_RMPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG_RMPCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  RMPCR_AddressBase+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System configuration control register (SYSCFG_RMPCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00508">508</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac403030c2e943822680e601fa87bde46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac403030c2e943822680e601fa87bde46">&#9670;&nbsp;</a></span>_SYSCFG_RMPCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG_RMPCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System configuration control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00511">511</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabca0eae9d0ffcb3b4cbea1e9da54c554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca0eae9d0ffcb3b4cbea1e9da54c554">&#9670;&nbsp;</a></span>_SYSCFG_TIM3_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG_TIM3_CH1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 channel 1 mapping [0] (in _SYSCFG_RMPCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00515">515</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gace97f6338f086fe89e3e2ddf9d25d081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace97f6338f086fe89e3e2ddf9d25d081">&#9670;&nbsp;</a></span>_SYSCFG_TIM3_CH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _SYSCFG_TIM3_CH2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 channel 2 mapping [0] (in _SYSCFG_RMPCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00516">516</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6a0a6ebdd503a9d2a226b262ea8e063b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a0a6ebdd503a9d2a226b262ea8e063b">&#9670;&nbsp;</a></span>_TIM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m2__3__t.html">TIM2_3_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01876">1876</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaffca7642703cc9f7fa7413a0dce527cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffca7642703cc9f7fa7413a0dce527cd">&#9670;&nbsp;</a></span>_TIM2_AOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_AOE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Automatic output enable [0] (in _TIM2_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02067">2067</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2044541cbe466002090107ec9ab24ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2044541cbe466002090107ec9ab24ccb">&#9670;&nbsp;</a></span>_TIM2_ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ARPE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Auto-reload preload enable [0] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01934">1934</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad6557578ddcf9a7d6b3336fd11ce68b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6557578ddcf9a7d6b3336fd11ce68b7">&#9670;&nbsp;</a></span>_TIM2_ARRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ARRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 auto-reload register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01891">1891</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga23a77d688b906af5fca8e2db58df5ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23a77d688b906af5fca8e2db58df5ea1">&#9670;&nbsp;</a></span>_TIM2_ARRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ARRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 auto-reload register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01915">1915</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6b366186cfa83bf1b39eecca607e1092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b366186cfa83bf1b39eecca607e1092">&#9670;&nbsp;</a></span>_TIM2_ARRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ARRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 auto-reload register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01892">1892</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga48df2e2a993a1d74dfdbb302c4b816ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48df2e2a993a1d74dfdbb302c4b816ee">&#9670;&nbsp;</a></span>_TIM2_ARRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ARRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 auto-reload register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01916">1916</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3944920fa65e7962e60f422fa561475b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3944920fa65e7962e60f422fa561475b">&#9670;&nbsp;</a></span>_TIM2_BG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_BG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Break generation [0] (in _TIM2_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01996">1996</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac423a5ba524193cd8af985fa2d778931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac423a5ba524193cd8af985fa2d778931">&#9670;&nbsp;</a></span>_TIM2_BIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_BIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Break interrupt enable [0] (in _TIM2_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01974">1974</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1c42242a61352813ccd9fc45671c62ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c42242a61352813ccd9fc45671c62ca">&#9670;&nbsp;</a></span>_TIM2_BIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_BIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Break interrupt flag [0] (in _TIM2_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01982">1982</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga61a4203db25a56a8f7d45ce5683183cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61a4203db25a56a8f7d45ce5683183cf">&#9670;&nbsp;</a></span>_TIM2_BKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_BKE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Break enable [0] (in _TIM2_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02065">2065</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1d6fcc98d48c855c628da30b3a7c8533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d6fcc98d48c855c628da30b3a7c8533">&#9670;&nbsp;</a></span>_TIM2_BKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_BKP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Break polarity [0] (in _TIM2_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02066">2066</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga119594770aaaeb938f2933edd26d1a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga119594770aaaeb938f2933edd26d1a2d">&#9670;&nbsp;</a></span>_TIM2_BKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_BKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Break register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01897">1897</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga96c9437ec23a4507d8f3605ddcadf4d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96c9437ec23a4507d8f3605ddcadf4d6">&#9670;&nbsp;</a></span>_TIM2_BKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_BKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Break register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01922">1922</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4dc3bf0bd0bdf589310aa79f1adf1912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc3bf0bd0bdf589310aa79f1adf1912">&#9670;&nbsp;</a></span>_TIM2_CC1E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1E&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 1 output enable [0] (in _TIM2_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02045">2045</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5e34e1bf126f5661c201715cf6097136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e34e1bf126f5661c201715cf6097136">&#9670;&nbsp;</a></span>_TIM2_CC1G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1G&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 1 generation [0] (in _TIM2_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01992">1992</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga92a0d687d3894ea6b2cd0c032e76806e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92a0d687d3894ea6b2cd0c032e76806e">&#9670;&nbsp;</a></span>_TIM2_CC1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1IE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 1 interrupt enable [0] (in _TIM2_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01970">1970</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga96fd20f65491c46ec6a314a1fbaf2e12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96fd20f65491c46ec6a314a1fbaf2e12">&#9670;&nbsp;</a></span>_TIM2_CC1IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1IF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 1 interrupt flag [0] (in _TIM2_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01978">1978</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0f9481bbd7ca5da5eeb5e21f342957c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f9481bbd7ca5da5eeb5e21f342957c6">&#9670;&nbsp;</a></span>_TIM2_CC1OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1OF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 1 overcapture flag [0] (in _TIM2_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01986">1986</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga92f5c27bd074e6fd84e2cc2c4e2e45fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92f5c27bd074e6fd84e2cc2c4e2e45fb">&#9670;&nbsp;</a></span>_TIM2_CC1P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1P&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 1 output polarity [0] (in _TIM2_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02046">2046</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6e517956ceb92633eaf3be3ddb27039a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e517956ceb92633eaf3be3ddb27039a">&#9670;&nbsp;</a></span>_TIM2_CC1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1S&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Compare 1 selection [1:0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01999">1999</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1b4919d1d2610955b18cffc74e8717c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4919d1d2610955b18cffc74e8717c8">&#9670;&nbsp;</a></span>_TIM2_CC1S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1S0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Compare 1 selection [0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02000">2000</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0084685f417ff1c3658edbc2be572dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0084685f417ff1c3658edbc2be572dff">&#9670;&nbsp;</a></span>_TIM2_CC1S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC1S1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Compare 1 selection [1] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02001">2001</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadaa562baa4127b917bf6cc4e4ff4d7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadaa562baa4127b917bf6cc4e4ff4d7cc">&#9670;&nbsp;</a></span>_TIM2_CC2E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2E&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 2 output enable [0] (in _TIM2_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02048">2048</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3d2682ba3b1b677695f51397e17b3946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d2682ba3b1b677695f51397e17b3946">&#9670;&nbsp;</a></span>_TIM2_CC2G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2G&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 2 generation [0] (in _TIM2_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01993">1993</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeb0c07b080b18f9c3d80a9e7a79ad716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0c07b080b18f9c3d80a9e7a79ad716">&#9670;&nbsp;</a></span>_TIM2_CC2IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2IE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 2 interrupt enable [0] (in _TIM2_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01971">1971</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga50fba008438299b220706d51b4fa4cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50fba008438299b220706d51b4fa4cad">&#9670;&nbsp;</a></span>_TIM2_CC2IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2IF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 2 interrupt flag [0] (in _TIM2_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01979">1979</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga02879cf72726a4b9e6f6c0b262dbbec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02879cf72726a4b9e6f6c0b262dbbec5">&#9670;&nbsp;</a></span>_TIM2_CC2OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2OF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 2 overcapture flag [0] (in _TIM2_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01987">1987</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga25a13347d8f9899461e694032adb6429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a13347d8f9899461e694032adb6429">&#9670;&nbsp;</a></span>_TIM2_CC2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2P&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare 2 output polarity [0] (in _TIM2_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02049">2049</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga913b74bc4a812b082c40e0581053c805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga913b74bc4a812b082c40e0581053c805">&#9670;&nbsp;</a></span>_TIM2_CC2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2S&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Compare 2 selection [1:0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02022">2022</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga570e9c1366cdeeedae3a3319175edad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga570e9c1366cdeeedae3a3319175edad3">&#9670;&nbsp;</a></span>_TIM2_CC2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2S0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Compare 2 selection [0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02023">2023</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0e558aaed3a44682dfee40271bcc1945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e558aaed3a44682dfee40271bcc1945">&#9670;&nbsp;</a></span>_TIM2_CC2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CC2S1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Compare 2 selection [1] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02024">2024</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf4f076ff80f1cefa4ebe006805475a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4f076ff80f1cefa4ebe006805475a1b">&#9670;&nbsp;</a></span>_TIM2_CCER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCER1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare enable register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01887">1887</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4da3ff9d87075fd1b11d4c43e182a110"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4da3ff9d87075fd1b11d4c43e182a110">&#9670;&nbsp;</a></span>_TIM2_CCER1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCER1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare enable register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01911">1911</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga286474ac74d8c46a6a1e24f457e7ea69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga286474ac74d8c46a6a1e24f457e7ea69">&#9670;&nbsp;</a></span>_TIM2_CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCMR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare mode register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01885">1885</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaae562fb9eb8d258557dbc398ac196728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae562fb9eb8d258557dbc398ac196728">&#9670;&nbsp;</a></span>_TIM2_CCMR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCMR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare mode register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01909">1909</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga163e32eacbda611a1cd4bbd25d6b3ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga163e32eacbda611a1cd4bbd25d6b3ed4">&#9670;&nbsp;</a></span>_TIM2_CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCMR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare mode register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01886">1886</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga09798015a68ecbc5b5f057cfa9268d62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09798015a68ecbc5b5f057cfa9268d62">&#9670;&nbsp;</a></span>_TIM2_CCMR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCMR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Capture/compare mode register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01910">1910</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaca425c741ad29ec4228bc7f15fb203cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca425c741ad29ec4228bc7f15fb203cc">&#9670;&nbsp;</a></span>_TIM2_CCR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCR1H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 16-bit capture/compare value 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01893">1893</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad3ee81caa1bf6619048160b0a72e9ab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3ee81caa1bf6619048160b0a72e9ab7">&#9670;&nbsp;</a></span>_TIM2_CCR1H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCR1H_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 16-bit capture/compare value 1 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01918">1918</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad59c0e55382db47c8c958688036a50a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad59c0e55382db47c8c958688036a50a7">&#9670;&nbsp;</a></span>_TIM2_CCR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCR1L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 16-bit capture/compare value 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01894">1894</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8d7d0ca72818b15dead92db1969b2338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d7d0ca72818b15dead92db1969b2338">&#9670;&nbsp;</a></span>_TIM2_CCR1L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCR1L_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 16-bit capture/compare value 1 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01919">1919</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2d67a0d3d61549e2bf55f6bff441eab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d67a0d3d61549e2bf55f6bff441eab5">&#9670;&nbsp;</a></span>_TIM2_CCR2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCR2H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 16-bit capture/compare value 2 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01895">1895</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa1d007d28375d64296ecd236e7eb429f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1d007d28375d64296ecd236e7eb429f">&#9670;&nbsp;</a></span>_TIM2_CCR2H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCR2H_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 16-bit capture/compare value 2 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01920">1920</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8fb42f2cc04ceb0e43c57a0eb678222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8fb42f2cc04ceb0e43c57a0eb678222">&#9670;&nbsp;</a></span>_TIM2_CCR2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCR2L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 16-bit capture/compare value 2 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01896">1896</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaad1b934ed7abb6ca2e71a409b6edb94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad1b934ed7abb6ca2e71a409b6edb94d">&#9670;&nbsp;</a></span>_TIM2_CCR2L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CCR2L_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 16-bit capture/compare value 2 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01921">1921</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4d0d54d3db419428ce9487555ec39a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d0d54d3db419428ce9487555ec39a86">&#9670;&nbsp;</a></span>_TIM2_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Counter enable [0] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01926">1926</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga65974f8c815ad46930cc9715d206995e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65974f8c815ad46930cc9715d206995e">&#9670;&nbsp;</a></span>_TIM2_CMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CMS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Center-aligned Mode Selection [0:1] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01931">1931</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaed3c394cfeb60e05f9f1cd7f1aa8c9f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed3c394cfeb60e05f9f1cd7f1aa8c9f6">&#9670;&nbsp;</a></span>_TIM2_CMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Center-aligned Mode Selection [0] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01932">1932</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaac7ed1fe5ba65af01cf7331eea95e952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac7ed1fe5ba65af01cf7331eea95e952">&#9670;&nbsp;</a></span>_TIM2_CMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Center-aligned Mode Selection [1] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01933">1933</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad088902b227c5e0ea66b534917900c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad088902b227c5e0ea66b534917900c58">&#9670;&nbsp;</a></span>_TIM2_CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 counter register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01888">1888</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf80aaf76548b5b529c76de7ce93b0a03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf80aaf76548b5b529c76de7ce93b0a03">&#9670;&nbsp;</a></span>_TIM2_CNTRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CNTRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 counter register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01912">1912</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8de76a27d9f851cdef1874e594dc0729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8de76a27d9f851cdef1874e594dc0729">&#9670;&nbsp;</a></span>_TIM2_CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 counter register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01889">1889</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1c2bfe06586787c41fe1596fbf4aeaf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c2bfe06586787c41fe1596fbf4aeaf0">&#9670;&nbsp;</a></span>_TIM2_CNTRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CNTRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 counter register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01913">1913</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga259ff2028d576b62fb2f65de582dd10f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga259ff2028d576b62fb2f65de582dd10f">&#9670;&nbsp;</a></span>_TIM2_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01877">1877</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3fd257efd4630bea294ceb69be8a9c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3fd257efd4630bea294ceb69be8a9c95">&#9670;&nbsp;</a></span>_TIM2_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01901">1901</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga92755f0f3aff3ddde2623d89f5565989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92755f0f3aff3ddde2623d89f5565989">&#9670;&nbsp;</a></span>_TIM2_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01878">1878</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2bdf4062e8e955c88b15773c48ff198b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bdf4062e8e955c88b15773c48ff198b">&#9670;&nbsp;</a></span>_TIM2_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01902">1902</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0fe35859bed4a0c883367628fdf61c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fe35859bed4a0c883367628fdf61c9e">&#9670;&nbsp;</a></span>_TIM2_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_DIR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Direction [0] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01930">1930</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga335122e8d88ea1f875603da9f764a64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga335122e8d88ea1f875603da9f764a64e">&#9670;&nbsp;</a></span>_TIM2_ECE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ECE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External clock enable [0] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01965">1965</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae84afe2e3ed990fbbd3e46aff3102085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae84afe2e3ed990fbbd3e46aff3102085">&#9670;&nbsp;</a></span>_TIM2_EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_EGR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Event generation register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01884">1884</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1f55252472e1149bc1556b879a530db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f55252472e1149bc1556b879a530db0">&#9670;&nbsp;</a></span>_TIM2_EGR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_EGR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Event generation register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01908">1908</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga37046fa16df23621cc0f582ce2609715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37046fa16df23621cc0f582ce2609715">&#9670;&nbsp;</a></span>_TIM2_ETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETF&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger filter [3:0] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01957">1957</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7f654695220985a81e48a5291b5274c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f654695220985a81e48a5291b5274c2">&#9670;&nbsp;</a></span>_TIM2_ETF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETF0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger filter [0] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01958">1958</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7e1a9f1cc93a4de0c6505851a8692705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e1a9f1cc93a4de0c6505851a8692705">&#9670;&nbsp;</a></span>_TIM2_ETF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETF1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger filter [1] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01959">1959</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1489acc6efb3b21452a74a56648ca9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1489acc6efb3b21452a74a56648ca9d2">&#9670;&nbsp;</a></span>_TIM2_ETF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETF2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger filter [2] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01960">1960</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga270ed56019b12d376aab2012ee113c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga270ed56019b12d376aab2012ee113c3c">&#9670;&nbsp;</a></span>_TIM2_ETF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETF3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger filter [3] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01961">1961</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafa42cb92a5868024b52371ab113b4b68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa42cb92a5868024b52371ab113b4b68">&#9670;&nbsp;</a></span>_TIM2_ETP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger polarity [0] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01966">1966</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gade0818e00ed4aeac4c205bbd9c66148e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade0818e00ed4aeac4c205bbd9c66148e">&#9670;&nbsp;</a></span>_TIM2_ETPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETPS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger prescaler [1:0] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01962">1962</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac363f35d1349a127e30eeada9f9e3770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac363f35d1349a127e30eeada9f9e3770">&#9670;&nbsp;</a></span>_TIM2_ETPS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETPS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger prescaler [0] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01963">1963</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1958d6a3ffcfe9967d0a8059a4f00b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1958d6a3ffcfe9967d0a8059a4f00b2f">&#9670;&nbsp;</a></span>_TIM2_ETPS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETPS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger prescaler [1] (in _TIM2_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01964">1964</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga295aa37fcaf14be3b0bcbf86cef394ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga295aa37fcaf14be3b0bcbf86cef394ec">&#9670;&nbsp;</a></span>_TIM2_ETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01880">1880</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafe26749012691cc3333286acc420ae3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe26749012691cc3333286acc420ae3d">&#9670;&nbsp;</a></span>_TIM2_ETR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_ETR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 External trigger register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01904">1904</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0debc2aa30160bf7dce9c290eb8e3db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0debc2aa30160bf7dce9c290eb8e3db0">&#9670;&nbsp;</a></span>_TIM2_IC1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC1F&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 1 mode [3:0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02015">2015</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab58593b26c52ab830701c34fc9d50caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab58593b26c52ab830701c34fc9d50caa">&#9670;&nbsp;</a></span>_TIM2_IC1F0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC1F0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 1 filter [0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02016">2016</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae1ef1f1146bfb15e1221363a345e9855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1ef1f1146bfb15e1221363a345e9855">&#9670;&nbsp;</a></span>_TIM2_IC1F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC1F1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 1 filter [1] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02017">2017</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf21d7d9149960e25f574d43517e8b17e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf21d7d9149960e25f574d43517e8b17e">&#9670;&nbsp;</a></span>_TIM2_IC1F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC1F2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 1 filter [2] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02018">2018</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa5fafe163fa624296c6c86e4365f0dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5fafe163fa624296c6c86e4365f0dca">&#9670;&nbsp;</a></span>_TIM2_IC1F3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC1F3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 1 filter [3] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02019">2019</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7b59da9c390a86970f742766d8f33f8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b59da9c390a86970f742766d8f33f8c">&#9670;&nbsp;</a></span>_TIM2_IC1PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC1PSC&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 1 prescaler [1:0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02012">2012</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga97c4c0cabc38009f19af2147a9f848e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97c4c0cabc38009f19af2147a9f848e3">&#9670;&nbsp;</a></span>_TIM2_IC1PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC1PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 1 prescaler [0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02013">2013</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga500ae9648ad0d75fb2f4b84019cb178d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga500ae9648ad0d75fb2f4b84019cb178d">&#9670;&nbsp;</a></span>_TIM2_IC1PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC1PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 1 prescaler [1] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02014">2014</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga613d6d1532814927c546c8facf4174c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga613d6d1532814927c546c8facf4174c6">&#9670;&nbsp;</a></span>_TIM2_IC2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC2F&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 2 mode [3:0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02038">2038</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabc27cec3aeb0c7576642a2e89bebd699"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc27cec3aeb0c7576642a2e89bebd699">&#9670;&nbsp;</a></span>_TIM2_IC2F0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC2F0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 2 filter [0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02039">2039</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga38915038f33a0040b3182604c023143d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38915038f33a0040b3182604c023143d">&#9670;&nbsp;</a></span>_TIM2_IC2F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC2F1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 2 filter [1] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02040">2040</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1cb6267a07239bfa0582a016e0a6edc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1cb6267a07239bfa0582a016e0a6edc7">&#9670;&nbsp;</a></span>_TIM2_IC2F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC2F2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 2 filter [2] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02041">2041</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1114956c2e25e5e14adc053e3c5bbaf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1114956c2e25e5e14adc053e3c5bbaf2">&#9670;&nbsp;</a></span>_TIM2_IC2F3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC2F3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 2 filter [3] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02042">2042</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaffa27f32a861b6f013414fa4c52cebca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa27f32a861b6f013414fa4c52cebca">&#9670;&nbsp;</a></span>_TIM2_IC2PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC2PSC&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 2 prescaler [1:0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02035">2035</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga38e4b4fc13b8ef669afcbf208e34435f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38e4b4fc13b8ef669afcbf208e34435f">&#9670;&nbsp;</a></span>_TIM2_IC2PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC2PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 2 prescaler [0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02036">2036</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga456380e16c62e3c7e4e843320d7545b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga456380e16c62e3c7e4e843320d7545b1">&#9670;&nbsp;</a></span>_TIM2_IC2PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IC2PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Input capture 2 prescaler [1] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02037">2037</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5db0bff36d08f4d61ac8908896310fc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5db0bff36d08f4d61ac8908896310fc2">&#9670;&nbsp;</a></span>_TIM2_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 interrupt enable register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01881">1881</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0a610d5292dd04abed7de2f6fc5c804a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a610d5292dd04abed7de2f6fc5c804a">&#9670;&nbsp;</a></span>_TIM2_IER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_IER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 interrupt enable register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01905">1905</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacb97f670344f8e095804ff0c220674a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb97f670344f8e095804ff0c220674a1">&#9670;&nbsp;</a></span>_TIM2_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_LOCK&#160;&#160;&#160;((int8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Lock configuration [1:0] (in _TIM2_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02060">2060</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac047b66162f239031988672fc2fd138a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac047b66162f239031988672fc2fd138a">&#9670;&nbsp;</a></span>_TIM2_LOCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_LOCK0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Lock configuration [0] (in _TIM2_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02061">2061</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga10b9fd00f5040918e8065b3db37bfdc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10b9fd00f5040918e8065b3db37bfdc9">&#9670;&nbsp;</a></span>_TIM2_LOCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_LOCK1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Lock configuration [1] (in _TIM2_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02062">2062</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2744f261f016a13bd9acb3589bd24427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2744f261f016a13bd9acb3589bd24427">&#9670;&nbsp;</a></span>_TIM2_MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_MMS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Master mode selection [2:0] (in _TIM2_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01938">1938</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga476db6a7b3805e6f46926c8d77c3ab5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga476db6a7b3805e6f46926c8d77c3ab5e">&#9670;&nbsp;</a></span>_TIM2_MMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_MMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Master mode selection [0] (in _TIM2_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01939">1939</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga50ff2744f7fb2288e4bd42b8c65d4596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50ff2744f7fb2288e4bd42b8c65d4596">&#9670;&nbsp;</a></span>_TIM2_MMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_MMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Master mode selection [1] (in _TIM2_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01940">1940</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae719a3858fff0109589ae112ffeb7636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae719a3858fff0109589ae112ffeb7636">&#9670;&nbsp;</a></span>_TIM2_MMS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_MMS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Master mode selection [2] (in _TIM2_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01941">1941</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5b4b39df45979e9edd6297248f7a5ec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b4b39df45979e9edd6297248f7a5ec0">&#9670;&nbsp;</a></span>_TIM2_MOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_MOE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Main output enable [0] (in _TIM2_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02068">2068</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0b82ebd67e672d8dbc939d7150786cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b82ebd67e672d8dbc939d7150786cf9">&#9670;&nbsp;</a></span>_TIM2_MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_MSM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Master/slave mode [0] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01954">1954</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga022c48a5c03a7b5c8c4cb967ad8f2971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022c48a5c03a7b5c8c4cb967ad8f2971">&#9670;&nbsp;</a></span>_TIM2_OC1FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC1FE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 1 fast enable [0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02002">2002</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad5341aec01be144d3ef04ecaa05fe010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5341aec01be144d3ef04ecaa05fe010">&#9670;&nbsp;</a></span>_TIM2_OC1M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC1M&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 1 mode [2:0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02004">2004</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaa5d7aa290b72341120f4ff6c1aa1dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa5d7aa290b72341120f4ff6c1aa1dd5">&#9670;&nbsp;</a></span>_TIM2_OC1M0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC1M0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 1 mode [0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02005">2005</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0e4a5f6e4ee6e938c8703debf90387b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e4a5f6e4ee6e938c8703debf90387b4">&#9670;&nbsp;</a></span>_TIM2_OC1M1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC1M1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 1 mode [1] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02006">2006</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab2fca2ac40cfffc059112877322e26bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2fca2ac40cfffc059112877322e26bb">&#9670;&nbsp;</a></span>_TIM2_OC1M2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC1M2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 1 mode [2] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02007">2007</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga456e651c5a48a00e8832616a4e89094f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga456e651c5a48a00e8832616a4e89094f">&#9670;&nbsp;</a></span>_TIM2_OC1PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC1PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 1 preload enable [0] (in _TIM2_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02003">2003</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7f5e444b5cd00da5f3175b472ea1164d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f5e444b5cd00da5f3175b472ea1164d">&#9670;&nbsp;</a></span>_TIM2_OC2FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC2FE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 2 fast enable [0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02025">2025</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga847971ea717ff933285397c7bb000afa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga847971ea717ff933285397c7bb000afa">&#9670;&nbsp;</a></span>_TIM2_OC2M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC2M&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 2 mode [2:0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02027">2027</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa224e2148ffefd81fbaf64a57692293c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa224e2148ffefd81fbaf64a57692293c">&#9670;&nbsp;</a></span>_TIM2_OC2M0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC2M0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 2 mode [0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02028">2028</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8c83bdae5c141c781e4e5a53a5a991e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c83bdae5c141c781e4e5a53a5a991e4">&#9670;&nbsp;</a></span>_TIM2_OC2M1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC2M1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 2 mode [1] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02029">2029</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga612781df9c577e0cdbb1b7651e144937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga612781df9c577e0cdbb1b7651e144937">&#9670;&nbsp;</a></span>_TIM2_OC2M2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC2M2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 2 mode [2] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02030">2030</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa0285ff1ff8e499c9733fb1b4e6ee6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0285ff1ff8e499c9733fb1b4e6ee6cd">&#9670;&nbsp;</a></span>_TIM2_OC2PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OC2PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output compare 2 preload enable [0] (in _TIM2_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02026">2026</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad4594b635dca19e22dea59fa84f3a5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4594b635dca19e22dea59fa84f3a5c4">&#9670;&nbsp;</a></span>_TIM2_OIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OIS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output idle state 1 (OC1 output) [0] (in _TIM2_OISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02071">2071</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga203a1322e4361e445ee6cf650ad4eda2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga203a1322e4361e445ee6cf650ad4eda2">&#9670;&nbsp;</a></span>_TIM2_OIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OIS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output idle state 2 (OC2 output) [0] (in _TIM2_OISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02073">2073</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaea5b1f3bf2ed80fcb1699133d506a95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5b1f3bf2ed80fcb1699133d506a95e">&#9670;&nbsp;</a></span>_TIM2_OISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OISR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output idle state register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01898">1898</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga59c54a2c75a4b05b0427e3b31e7e6cb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59c54a2c75a4b05b0427e3b31e7e6cb3">&#9670;&nbsp;</a></span>_TIM2_OISR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OISR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Output idle state register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01923">1923</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabdb0fbb1fc52a314d983cf9f3ae2def9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabdb0fbb1fc52a314d983cf9f3ae2def9">&#9670;&nbsp;</a></span>_TIM2_OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OPM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 One-pulse mode [0] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01929">1929</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4d62cf52938312c025ec8a2946e82f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d62cf52938312c025ec8a2946e82f79">&#9670;&nbsp;</a></span>_TIM2_OSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_OSSI&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Off state selection for idle mode [0] (in _TIM2_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02063">2063</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga004c5856d2f9b5652f4d9d063b7c8243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga004c5856d2f9b5652f4d9d063b7c8243">&#9670;&nbsp;</a></span>_TIM2_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_PSC&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 prescaler [2:0] (in _TIM2_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02053">2053</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga502225b7737a5bd7b3567db621f6ddbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga502225b7737a5bd7b3567db621f6ddbb">&#9670;&nbsp;</a></span>_TIM2_PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 prescaler [0] (in _TIM2_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02054">2054</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafd1d908f45a1de13e4b4c3d85a6d7640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd1d908f45a1de13e4b4c3d85a6d7640">&#9670;&nbsp;</a></span>_TIM2_PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 prescaler [1] (in _TIM2_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02055">2055</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6000823df049fc87092f4f897df5031b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6000823df049fc87092f4f897df5031b">&#9670;&nbsp;</a></span>_TIM2_PSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_PSC2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 prescaler [2] (in _TIM2_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02056">2056</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga43ac311914213e0346adb82d72e66cd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43ac311914213e0346adb82d72e66cd9">&#9670;&nbsp;</a></span>_TIM2_PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_PSCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 clock prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01890">1890</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac8d4fe296823929c8e0d8e42f79f8337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8d4fe296823929c8e0d8e42f79f8337">&#9670;&nbsp;</a></span>_TIM2_PSCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_PSCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 clock prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01914">1914</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf96818889d661a0a3df9359f3873f2e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf96818889d661a0a3df9359f3873f2e9">&#9670;&nbsp;</a></span>_TIM2_RCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_RCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Repetition counter reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01917">1917</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5c702b8975dd4bb057218cb4e207ac48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c702b8975dd4bb057218cb4e207ac48">&#9670;&nbsp;</a></span>_TIM2_SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SMCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Slave mode control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01879">1879</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad3dd020a9019cde352e01e16de2e5637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3dd020a9019cde352e01e16de2e5637">&#9670;&nbsp;</a></span>_TIM2_SMCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SMCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Slave mode control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01903">1903</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga94284f8b4658986c2f43848934f82283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94284f8b4658986c2f43848934f82283">&#9670;&nbsp;</a></span>_TIM2_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SMS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Clock/trigger/slave mode selection [2:0] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01945">1945</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafd3814b890ad42f2fd86d1672fb580a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd3814b890ad42f2fd86d1672fb580a6">&#9670;&nbsp;</a></span>_TIM2_SMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Clock/trigger/slave mode selection [0] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01946">1946</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaab02d3cb283c51255e8820c237438084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab02d3cb283c51255e8820c237438084">&#9670;&nbsp;</a></span>_TIM2_SMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Clock/trigger/slave mode selection [1] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01947">1947</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga40d8fc1163da4912b07243457ad67fc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d8fc1163da4912b07243457ad67fc6">&#9670;&nbsp;</a></span>_TIM2_SMS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SMS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Clock/trigger/slave mode selection [2] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01948">1948</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga086ab0027ced0aecf235f8b3ff687240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga086ab0027ced0aecf235f8b3ff687240">&#9670;&nbsp;</a></span>_TIM2_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 status register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01882">1882</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga48d9a5ad8c582f401afd6712277714dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48d9a5ad8c582f401afd6712277714dd">&#9670;&nbsp;</a></span>_TIM2_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 status register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01906">1906</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab98846caaf5051f3c41f004e3d3a2765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab98846caaf5051f3c41f004e3d3a2765">&#9670;&nbsp;</a></span>_TIM2_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5f251fa7aad78d0be43726b47ffe654b">TIM2_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 status register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01883">1883</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacd56e7836e5986613b08c311209aa048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd56e7836e5986613b08c311209aa048">&#9670;&nbsp;</a></span>_TIM2_SR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_SR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 status register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01907">1907</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf6373eb083403ae5d64b0cff9c354654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6373eb083403ae5d64b0cff9c354654">&#9670;&nbsp;</a></span>_TIM2_TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_TG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Trigger generation [0] (in _TIM2_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01995">1995</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga35c7f0afb8794f05255ee7d9c46ce913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35c7f0afb8794f05255ee7d9c46ce913">&#9670;&nbsp;</a></span>_TIM2_TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_TIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Trigger interrupt enable [0] (in _TIM2_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01973">1973</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga20652081ecbc76c40df7cdc98e7bb4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20652081ecbc76c40df7cdc98e7bb4bd">&#9670;&nbsp;</a></span>_TIM2_TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_TIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Trigger interrupt flag [0] (in _TIM2_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01981">1981</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6ef29604f9904b05ca9421dd3f88696a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ef29604f9904b05ca9421dd3f88696a">&#9670;&nbsp;</a></span>_TIM2_TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_TS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Trigger selection [2:0] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01950">1950</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf18f4d5ab6db763ddd5f2d08f7477fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf18f4d5ab6db763ddd5f2d08f7477fd4">&#9670;&nbsp;</a></span>_TIM2_TS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_TS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Trigger selection [0] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01951">1951</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabb2a71b392e22b6a62c739a0be270cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb2a71b392e22b6a62c739a0be270cbd">&#9670;&nbsp;</a></span>_TIM2_TS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_TS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Trigger selection [1] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01952">1952</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4993874591bb56ddf2910d713cc6adc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4993874591bb56ddf2910d713cc6adc9">&#9670;&nbsp;</a></span>_TIM2_TS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_TS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Trigger selection [2] (in _TIM2_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01953">1953</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga488ad93313916680e3367217c8a76146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga488ad93313916680e3367217c8a76146">&#9670;&nbsp;</a></span>_TIM2_UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_UDIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Update disable [0] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01927">1927</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5266adba8da88800d10a98c05a1bbf84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5266adba8da88800d10a98c05a1bbf84">&#9670;&nbsp;</a></span>_TIM2_UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_UG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Update generation [0] (in _TIM2_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01991">1991</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5382e3368a17c164079e4a991aa2a679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5382e3368a17c164079e4a991aa2a679">&#9670;&nbsp;</a></span>_TIM2_UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_UIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Update interrupt enable [0] (in _TIM2_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01969">1969</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5ab335b7c6e170360ccb59f24c06c0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ab335b7c6e170360ccb59f24c06c0be">&#9670;&nbsp;</a></span>_TIM2_UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_UIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Update interrupt flag [0] (in _TIM2_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01977">1977</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2c6acc91ac1d081ce0729457f87c48ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c6acc91ac1d081ce0729457f87c48ea">&#9670;&nbsp;</a></span>_TIM2_URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM2_URS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 Update request source [0] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01928">1928</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga01c74d48b0c680b04c101f30fa93f62e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c74d48b0c680b04c101f30fa93f62e">&#9670;&nbsp;</a></span>_TIM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m2__3__t.html">TIM2_3_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02081">2081</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac87144880cde2bd6f7296d43c6e3f048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac87144880cde2bd6f7296d43c6e3f048">&#9670;&nbsp;</a></span>_TIM3_AOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_AOE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Automatic output enable [0] (in _TIM3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02272">2272</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf138a4c05709cfc340750915b8266c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf138a4c05709cfc340750915b8266c4b">&#9670;&nbsp;</a></span>_TIM3_ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ARPE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Auto-reload preload enable [0] (in _TIM3_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02139">2139</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa400ce95c4c0b46d489ca0af0b808a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa400ce95c4c0b46d489ca0af0b808a27">&#9670;&nbsp;</a></span>_TIM3_ARRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ARRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0E)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 auto-reload register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02096">2096</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaeb6c08e667789eb5c3e3b8eec36a411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaeb6c08e667789eb5c3e3b8eec36a411">&#9670;&nbsp;</a></span>_TIM3_ARRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ARRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 auto-reload register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02120">2120</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0491aeea1a17862de2b628bb07b4a9db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0491aeea1a17862de2b628bb07b4a9db">&#9670;&nbsp;</a></span>_TIM3_ARRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ARRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 auto-reload register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02097">2097</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga639a4e035e2a78c68eb947228629e7a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga639a4e035e2a78c68eb947228629e7a9">&#9670;&nbsp;</a></span>_TIM3_ARRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ARRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 auto-reload register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02121">2121</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafd88fd5e44a287e253627490ab36082e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd88fd5e44a287e253627490ab36082e">&#9670;&nbsp;</a></span>_TIM3_BG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_BG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Break generation [0] (in _TIM3_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02201">2201</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4bf731d8d8ce9dadf5f8530b9b66ff86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bf731d8d8ce9dadf5f8530b9b66ff86">&#9670;&nbsp;</a></span>_TIM3_BIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_BIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Break interrupt enable [0] (in _TIM3_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02179">2179</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga57dfa22f5ec11bb984cd2216e1963635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57dfa22f5ec11bb984cd2216e1963635">&#9670;&nbsp;</a></span>_TIM3_BIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_BIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Break interrupt flag [0] (in _TIM3_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02187">2187</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga346699680e81cdd7434c329d5668da52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga346699680e81cdd7434c329d5668da52">&#9670;&nbsp;</a></span>_TIM3_BKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_BKE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Break enable [0] (in _TIM3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02270">2270</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4e69e739bcbfb9984988066765226994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e69e739bcbfb9984988066765226994">&#9670;&nbsp;</a></span>_TIM3_BKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_BKP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Break polarity [0] (in _TIM3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02271">2271</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2ce825eecd5709bd6e1668951b2cd759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ce825eecd5709bd6e1668951b2cd759">&#9670;&nbsp;</a></span>_TIM3_BKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_BKR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Break register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02102">2102</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga17020676dbb5becb8572f1a32e26bab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17020676dbb5becb8572f1a32e26bab4">&#9670;&nbsp;</a></span>_TIM3_BKR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_BKR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Break register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02127">2127</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab270aec1ac58ae82f6fc4628d0042319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab270aec1ac58ae82f6fc4628d0042319">&#9670;&nbsp;</a></span>_TIM3_CC1E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1E&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 1 output enable [0] (in _TIM3_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02250">2250</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6b968fe10f2d05cebd492b8c0b223f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b968fe10f2d05cebd492b8c0b223f7d">&#9670;&nbsp;</a></span>_TIM3_CC1G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1G&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 1 generation [0] (in _TIM3_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02197">2197</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf374a2ec15b7e0ff005998a77c3a2e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf374a2ec15b7e0ff005998a77c3a2e92">&#9670;&nbsp;</a></span>_TIM3_CC1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1IE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 1 interrupt enable [0] (in _TIM3_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02175">2175</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga210f7095973dda57a902a6988928b713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210f7095973dda57a902a6988928b713">&#9670;&nbsp;</a></span>_TIM3_CC1IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1IF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 1 interrupt flag [0] (in _TIM3_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02183">2183</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaba6cbd4376a5ebdc729f016bc04e0a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba6cbd4376a5ebdc729f016bc04e0a13">&#9670;&nbsp;</a></span>_TIM3_CC1OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1OF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 1 overcapture flag [0] (in _TIM3_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02191">2191</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5c6499c72801d86cf630db9bc376cced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c6499c72801d86cf630db9bc376cced">&#9670;&nbsp;</a></span>_TIM3_CC1P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1P&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 1 output polarity [0] (in _TIM3_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02251">2251</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga83cd522477cf3e80783c80dcb77cd7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83cd522477cf3e80783c80dcb77cd7f6">&#9670;&nbsp;</a></span>_TIM3_CC1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1S&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Compare 1 selection [1:0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02204">2204</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga18fee13d89b4fe37a830513509fa9cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18fee13d89b4fe37a830513509fa9cbc">&#9670;&nbsp;</a></span>_TIM3_CC1S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1S0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Compare 1 selection [0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02205">2205</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga76149dfbc4a8c04729aec8021e5c4218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76149dfbc4a8c04729aec8021e5c4218">&#9670;&nbsp;</a></span>_TIM3_CC1S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC1S1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Compare 1 selection [1] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02206">2206</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6fb70970917ebbe50ec03e1e159850bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fb70970917ebbe50ec03e1e159850bc">&#9670;&nbsp;</a></span>_TIM3_CC2E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2E&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 2 output enable [0] (in _TIM3_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02253">2253</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac7194c6790b7b75acb255c318af8063e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7194c6790b7b75acb255c318af8063e">&#9670;&nbsp;</a></span>_TIM3_CC2G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2G&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 2 generation [0] (in _TIM3_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02198">2198</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf86395fbf46e48c9938e7dedfc18206f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86395fbf46e48c9938e7dedfc18206f">&#9670;&nbsp;</a></span>_TIM3_CC2IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2IE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 2 interrupt enable [0] (in _TIM3_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02176">2176</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8e21341d7029fb0423f4b11650c346a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e21341d7029fb0423f4b11650c346a3">&#9670;&nbsp;</a></span>_TIM3_CC2IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2IF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 2 interrupt flag [0] (in _TIM3_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02184">2184</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8b4dab4faf16179f8b9cd82b4e7e12b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b4dab4faf16179f8b9cd82b4e7e12b4">&#9670;&nbsp;</a></span>_TIM3_CC2OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2OF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 2 overcapture flag [0] (in _TIM3_SR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02192">2192</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab91b66f0b9907bffba8fc4ef8b93461f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91b66f0b9907bffba8fc4ef8b93461f">&#9670;&nbsp;</a></span>_TIM3_CC2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2P&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare 2 output polarity [0] (in _TIM3_CCER1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02254">2254</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8995ab8850b5004afeb10bd4a1006d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8995ab8850b5004afeb10bd4a1006d5e">&#9670;&nbsp;</a></span>_TIM3_CC2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2S&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Compare 2 selection [1:0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02227">2227</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1d81b9eacdc6396a3adefff730c9cc01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d81b9eacdc6396a3adefff730c9cc01">&#9670;&nbsp;</a></span>_TIM3_CC2S0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2S0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Compare 2 selection [0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02228">2228</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacfd35656d0cae6a1611ac41dded29c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfd35656d0cae6a1611ac41dded29c43">&#9670;&nbsp;</a></span>_TIM3_CC2S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CC2S1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Compare 2 selection [1] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02229">2229</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafb9655e7b0efa6e9bbcc48edfc774d95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb9655e7b0efa6e9bbcc48edfc774d95">&#9670;&nbsp;</a></span>_TIM3_CCER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCER1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0A)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare enable register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02092">2092</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4d8d594f72a3c88e629424c4d7ece6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d8d594f72a3c88e629424c4d7ece6f8">&#9670;&nbsp;</a></span>_TIM3_CCER1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCER1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare enable register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02116">2116</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga920a0f8eb2829ec7e06e91a776f812c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga920a0f8eb2829ec7e06e91a776f812c2">&#9670;&nbsp;</a></span>_TIM3_CCMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCMR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare mode register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02090">2090</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaea6a605ca631f74d274aeb575102ea43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea6a605ca631f74d274aeb575102ea43">&#9670;&nbsp;</a></span>_TIM3_CCMR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCMR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare mode register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02114">2114</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga155b6c97c2a7d3942c41d0b6ba7055a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga155b6c97c2a7d3942c41d0b6ba7055a5">&#9670;&nbsp;</a></span>_TIM3_CCMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCMR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x09)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare mode register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02091">2091</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae7726330e7db3ad7249b2b70bbd6b334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7726330e7db3ad7249b2b70bbd6b334">&#9670;&nbsp;</a></span>_TIM3_CCMR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCMR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Capture/compare mode register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02115">2115</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga64f6a8c45c1f65b9c91f6effab297488"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64f6a8c45c1f65b9c91f6effab297488">&#9670;&nbsp;</a></span>_TIM3_CCR1H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCR1H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 16-bit capture/compare value 1 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02098">2098</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa4bda9f0d4c799132969818deb668f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4bda9f0d4c799132969818deb668f7a">&#9670;&nbsp;</a></span>_TIM3_CCR1H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCR1H_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 16-bit capture/compare value 1 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02123">2123</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga77bffec9a6830f10118258fa75bf0c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77bffec9a6830f10118258fa75bf0c0d">&#9670;&nbsp;</a></span>_TIM3_CCR1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCR1L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 16-bit capture/compare value 1 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02099">2099</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaae42ea3cab2a39b5318089dab93f558d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae42ea3cab2a39b5318089dab93f558d">&#9670;&nbsp;</a></span>_TIM3_CCR1L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCR1L_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 16-bit capture/compare value 1 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02124">2124</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga033e6c1e0bf90f6aee6cb805939f76ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga033e6c1e0bf90f6aee6cb805939f76ad">&#9670;&nbsp;</a></span>_TIM3_CCR2H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCR2H&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 16-bit capture/compare value 2 high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02100">2100</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga215c2b4ddd1588fa06569da54a32e9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga215c2b4ddd1588fa06569da54a32e9c4">&#9670;&nbsp;</a></span>_TIM3_CCR2H_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCR2H_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 16-bit capture/compare value 2 high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02125">2125</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga05f4662b7f205e5c1bbbda8c9050be8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05f4662b7f205e5c1bbbda8c9050be8d">&#9670;&nbsp;</a></span>_TIM3_CCR2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCR2L&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 16-bit capture/compare value 2 low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02101">2101</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga135adc82caf6a880274f3034954803df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga135adc82caf6a880274f3034954803df">&#9670;&nbsp;</a></span>_TIM3_CCR2L_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CCR2L_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 16-bit capture/compare value 2 low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02126">2126</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa3c9c1799aff12dba3968a7a8a03b824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c9c1799aff12dba3968a7a8a03b824">&#9670;&nbsp;</a></span>_TIM3_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Counter enable [0] (in _TIM3_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02131">2131</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1148ca89658f894a59204547574a4ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1148ca89658f894a59204547574a4ae0">&#9670;&nbsp;</a></span>_TIM3_CMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CMS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Center-aligned Mode Selection [0:1] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02136">2136</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga86ca54356674ac999e7dcfbf6b91411c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86ca54356674ac999e7dcfbf6b91411c">&#9670;&nbsp;</a></span>_TIM3_CMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Center-aligned Mode Selection [0] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02137">2137</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga87c0b63d78aae13f970f12d952bae81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87c0b63d78aae13f970f12d952bae81a">&#9670;&nbsp;</a></span>_TIM3_CMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Center-aligned Mode Selection [1] (in _TIM2_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02138">2138</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab24436a8ff308cf3a813579763c9c4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab24436a8ff308cf3a813579763c9c4a7">&#9670;&nbsp;</a></span>_TIM3_CNTRH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CNTRH&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0B)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 counter register high byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02093">2093</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9bb9ee75391745193adbd0493f3a70f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bb9ee75391745193adbd0493f3a70f7">&#9670;&nbsp;</a></span>_TIM3_CNTRH_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CNTRH_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 counter register high byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02117">2117</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga119c92744b8385f712eab90fecca868f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga119c92744b8385f712eab90fecca868f">&#9670;&nbsp;</a></span>_TIM3_CNTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CNTRL&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 counter register low byte. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02094">2094</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4ac60fb4197dbfa47d0aeee28aa58d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ac60fb4197dbfa47d0aeee28aa58d0e">&#9670;&nbsp;</a></span>_TIM3_CNTRL_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CNTRL_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 counter register low byte reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02118">2118</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gace1bb3982e34724777baddc824fec35c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace1bb3982e34724777baddc824fec35c">&#9670;&nbsp;</a></span>_TIM3_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02082">2082</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga72b6c244e6a2c82adebe6d8178885f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72b6c244e6a2c82adebe6d8178885f3f">&#9670;&nbsp;</a></span>_TIM3_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02106">2106</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf02260462fd2ce0313ca26be5df3b3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02260462fd2ce0313ca26be5df3b3eb">&#9670;&nbsp;</a></span>_TIM3_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02083">2083</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga01a1f6551d0b917ed9fb742936485d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01a1f6551d0b917ed9fb742936485d4f">&#9670;&nbsp;</a></span>_TIM3_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02107">2107</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga50c5d4034e78a73850bdce3c6fededc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50c5d4034e78a73850bdce3c6fededc6">&#9670;&nbsp;</a></span>_TIM3_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_DIR&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Direction [0] (in _TIM3_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02135">2135</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3081a48e86d2a73e91e4db9962bae9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3081a48e86d2a73e91e4db9962bae9fa">&#9670;&nbsp;</a></span>_TIM3_ECE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ECE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External clock enable [0] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02170">2170</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa3c07b9aba5c0ced387c7a94d8a9357b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3c07b9aba5c0ced387c7a94d8a9357b">&#9670;&nbsp;</a></span>_TIM3_EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_EGR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Event generation register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02089">2089</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab3b3a59f8b9b65c3f9ecf0525b65ee86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3b3a59f8b9b65c3f9ecf0525b65ee86">&#9670;&nbsp;</a></span>_TIM3_EGR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_EGR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Event generation register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02113">2113</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0f91276500b93073f24dcf822c60ead2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f91276500b93073f24dcf822c60ead2">&#9670;&nbsp;</a></span>_TIM3_ETF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETF&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger filter [3:0] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02162">2162</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga33ff848db2a64bd1073c6c8007f2504b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33ff848db2a64bd1073c6c8007f2504b">&#9670;&nbsp;</a></span>_TIM3_ETF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETF0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger filter [0] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02163">2163</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga727ad3b197c59fdcdb3d2885fde7cbcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga727ad3b197c59fdcdb3d2885fde7cbcc">&#9670;&nbsp;</a></span>_TIM3_ETF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETF1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger filter [1] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02164">2164</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad4c0970f056d84b2777bb99c2acffd1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c0970f056d84b2777bb99c2acffd1e">&#9670;&nbsp;</a></span>_TIM3_ETF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETF2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger filter [2] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02165">2165</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad6a6c4a1161d7bd115378fe4258ce088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6a6c4a1161d7bd115378fe4258ce088">&#9670;&nbsp;</a></span>_TIM3_ETF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETF3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger filter [3] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02166">2166</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1331426c017ff4bd757bc0f78e4366b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1331426c017ff4bd757bc0f78e4366b7">&#9670;&nbsp;</a></span>_TIM3_ETP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETP&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger polarity [0] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02171">2171</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacb048828653cd5957df8a52e2bdfbee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb048828653cd5957df8a52e2bdfbee4">&#9670;&nbsp;</a></span>_TIM3_ETPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETPS&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger prescaler [1:0] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02167">2167</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa4bf6a177b7635bb23dcac47c0e1ba68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4bf6a177b7635bb23dcac47c0e1ba68">&#9670;&nbsp;</a></span>_TIM3_ETPS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETPS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger prescaler [0] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02168">2168</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaacb0165b397b45d2a9eb2d2edf152fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb0165b397b45d2a9eb2d2edf152fa2">&#9670;&nbsp;</a></span>_TIM3_ETPS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETPS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger prescaler [1] (in _TIM3_ETR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02169">2169</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga91d6846550813498fe455e040e8f95c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91d6846550813498fe455e040e8f95c6">&#9670;&nbsp;</a></span>_TIM3_ETR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02085">2085</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga175f2a224b5b2297ed245831cfc71526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga175f2a224b5b2297ed245831cfc71526">&#9670;&nbsp;</a></span>_TIM3_ETR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_ETR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 External trigger register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02109">2109</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga24b081528c041fcfbd63a814a769df11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24b081528c041fcfbd63a814a769df11">&#9670;&nbsp;</a></span>_TIM3_IC1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC1F&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 1 mode [3:0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02220">2220</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga68010cbd1c38c6a9c4ea7a3b9fce309b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68010cbd1c38c6a9c4ea7a3b9fce309b">&#9670;&nbsp;</a></span>_TIM3_IC1F0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC1F0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 1 filter [0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02221">2221</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga04541b4b636f069a6729fb8b10a5ecce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04541b4b636f069a6729fb8b10a5ecce">&#9670;&nbsp;</a></span>_TIM3_IC1F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC1F1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 1 filter [1] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02222">2222</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac22db08041da65a733eb5072b204dec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac22db08041da65a733eb5072b204dec0">&#9670;&nbsp;</a></span>_TIM3_IC1F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC1F2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 1 filter [2] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02223">2223</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga599f764ec05f89e695944ac36c52d40b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599f764ec05f89e695944ac36c52d40b">&#9670;&nbsp;</a></span>_TIM3_IC1F3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC1F3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 1 filter [3] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02224">2224</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab5b0a4e50aa74fb90b5fd7d0e9c0052f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5b0a4e50aa74fb90b5fd7d0e9c0052f">&#9670;&nbsp;</a></span>_TIM3_IC1PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC1PSC&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 1 prescaler [1:0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02217">2217</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafb75f24a8c0ab65a5458729bcf501818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb75f24a8c0ab65a5458729bcf501818">&#9670;&nbsp;</a></span>_TIM3_IC1PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC1PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 1 prescaler [0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02218">2218</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2e945916e0cc91a182d01cbe15072a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e945916e0cc91a182d01cbe15072a21">&#9670;&nbsp;</a></span>_TIM3_IC1PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC1PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 1 prescaler [1] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02219">2219</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga72928486108cdd7b5e62da0568d29c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72928486108cdd7b5e62da0568d29c43">&#9670;&nbsp;</a></span>_TIM3_IC2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC2F&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 2 mode [3:0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02243">2243</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5dc00f1d91a42e602d6dcdd7c5277937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dc00f1d91a42e602d6dcdd7c5277937">&#9670;&nbsp;</a></span>_TIM3_IC2F0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC2F0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 2 filter [0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02244">2244</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga497858969bcc31bcd50ebbe991991120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga497858969bcc31bcd50ebbe991991120">&#9670;&nbsp;</a></span>_TIM3_IC2F1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC2F1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 2 filter [1] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02245">2245</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6c776e6b479c88d669feaeb291fd95d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c776e6b479c88d669feaeb291fd95d8">&#9670;&nbsp;</a></span>_TIM3_IC2F2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC2F2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 2 filter [2] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02246">2246</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4bc1797b9f34a4fca7acaf46969f1473"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bc1797b9f34a4fca7acaf46969f1473">&#9670;&nbsp;</a></span>_TIM3_IC2F3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC2F3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 2 filter [3] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02247">2247</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadfded4492c57a2684adea253a73846b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfded4492c57a2684adea253a73846b9">&#9670;&nbsp;</a></span>_TIM3_IC2PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC2PSC&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 2 prescaler [1:0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02240">2240</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga26240a8de78272c9bcb6292bae32fa47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26240a8de78272c9bcb6292bae32fa47">&#9670;&nbsp;</a></span>_TIM3_IC2PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC2PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 2 prescaler [0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02241">2241</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae894ad05fedd461074b19f9051596c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae894ad05fedd461074b19f9051596c23">&#9670;&nbsp;</a></span>_TIM3_IC2PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IC2PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Input capture 2 prescaler [1] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02242">2242</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf2da84a5310643b83dc6d34d52a0f8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2da84a5310643b83dc6d34d52a0f8ff">&#9670;&nbsp;</a></span>_TIM3_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 interrupt enable register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02086">2086</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab219639b718fabdeee8ec3c5207fa46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab219639b718fabdeee8ec3c5207fa46c">&#9670;&nbsp;</a></span>_TIM3_IER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_IER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 interrupt enable register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02110">2110</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6b544aca4b61ac8ca6aa79cb42fbc366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b544aca4b61ac8ca6aa79cb42fbc366">&#9670;&nbsp;</a></span>_TIM3_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_LOCK&#160;&#160;&#160;((int8_t) (0x03 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Lock configuration [1:0] (in _TIM3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02265">2265</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga063a06b313a1772c61fcad1e9aa257f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga063a06b313a1772c61fcad1e9aa257f3">&#9670;&nbsp;</a></span>_TIM3_LOCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_LOCK0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Lock configuration [0] (in _TIM3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02266">2266</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacd50a43ad0ac10a0f6e120a3c1ed55f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd50a43ad0ac10a0f6e120a3c1ed55f3">&#9670;&nbsp;</a></span>_TIM3_LOCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_LOCK1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Lock configuration [1] (in _TIM3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02267">2267</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga128ad2fb1ed00c268674d3a58be97365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga128ad2fb1ed00c268674d3a58be97365">&#9670;&nbsp;</a></span>_TIM3_MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_MMS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Master mode selection [2:0] (in _TIM3_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02143">2143</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga70728d7e445ec678549b5f1a75dfa76f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70728d7e445ec678549b5f1a75dfa76f">&#9670;&nbsp;</a></span>_TIM3_MMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_MMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Master mode selection [0] (in _TIM3_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02144">2144</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3c9499ee0fafdeeb985c515b520df761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c9499ee0fafdeeb985c515b520df761">&#9670;&nbsp;</a></span>_TIM3_MMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_MMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Master mode selection [1] (in _TIM3_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02145">2145</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1b522e3be9ad5c4c2702a6abdfcde19f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b522e3be9ad5c4c2702a6abdfcde19f">&#9670;&nbsp;</a></span>_TIM3_MMS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_MMS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Master mode selection [2] (in _TIM3_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02146">2146</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9e4a1b3e32d4bc840a059aa6720ec9d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e4a1b3e32d4bc840a059aa6720ec9d2">&#9670;&nbsp;</a></span>_TIM3_MOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_MOE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Main output enable [0] (in _TIM3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02273">2273</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2632a1a38849f8d4c06d7f6a607b1dbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2632a1a38849f8d4c06d7f6a607b1dbc">&#9670;&nbsp;</a></span>_TIM3_MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_MSM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Master/slave mode [0] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02159">2159</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7634be914310cfcb4010075d7eaadc35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7634be914310cfcb4010075d7eaadc35">&#9670;&nbsp;</a></span>_TIM3_OC1FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC1FE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 1 fast enable [0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02207">2207</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad0d059b6f9a90b25f784781a30820e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0d059b6f9a90b25f784781a30820e30">&#9670;&nbsp;</a></span>_TIM3_OC1M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC1M&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 1 mode [2:0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02209">2209</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0301709d7c7326d472470e82c0da4ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0301709d7c7326d472470e82c0da4ff6">&#9670;&nbsp;</a></span>_TIM3_OC1M0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC1M0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 1 mode [0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02210">2210</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga44e4be5cfb64926ff97811ff01cab5f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e4be5cfb64926ff97811ff01cab5f1">&#9670;&nbsp;</a></span>_TIM3_OC1M1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC1M1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 1 mode [1] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02211">2211</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ef222e534d80de3f36eea8796f27797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ef222e534d80de3f36eea8796f27797">&#9670;&nbsp;</a></span>_TIM3_OC1M2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC1M2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 1 mode [2] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02212">2212</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga03dd1bcd282e3424a5cd29582e377b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03dd1bcd282e3424a5cd29582e377b28">&#9670;&nbsp;</a></span>_TIM3_OC1PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC1PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 1 preload enable [0] (in _TIM3_CCMR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02208">2208</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa973077a9028a45d5957a510293b7e86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa973077a9028a45d5957a510293b7e86">&#9670;&nbsp;</a></span>_TIM3_OC2FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC2FE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 2 fast enable [0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02230">2230</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga90021ab05f63eb77f1041275b181aee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90021ab05f63eb77f1041275b181aee6">&#9670;&nbsp;</a></span>_TIM3_OC2M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC2M&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 2 mode [2:0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02232">2232</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ad1762c81397871d2ee59ec91877c80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ad1762c81397871d2ee59ec91877c80">&#9670;&nbsp;</a></span>_TIM3_OC2M0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC2M0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 2 mode [0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02233">2233</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gace85d18b4653a91205143bebe08d6fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace85d18b4653a91205143bebe08d6fdf">&#9670;&nbsp;</a></span>_TIM3_OC2M1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC2M1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 2 mode [1] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02234">2234</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6f6f377190b7bf62339265600d55b97c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f6f377190b7bf62339265600d55b97c">&#9670;&nbsp;</a></span>_TIM3_OC2M2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC2M2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 2 mode [2] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02235">2235</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3bfc82cf40618dfef217d8f0c9876adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bfc82cf40618dfef217d8f0c9876adb">&#9670;&nbsp;</a></span>_TIM3_OC2PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OC2PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output compare 2 preload enable [0] (in _TIM3_CCMR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02231">2231</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad497e0b80548491d2ab6d1953266453e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad497e0b80548491d2ab6d1953266453e">&#9670;&nbsp;</a></span>_TIM3_OIS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OIS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output idle state 1 (OC1 output) [0] (in _TIM3_OISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02276">2276</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7774186e07b2919223b7d7643a3c4847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7774186e07b2919223b7d7643a3c4847">&#9670;&nbsp;</a></span>_TIM3_OIS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OIS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output idle state 2 (OC2 output) [0] (in _TIM3_OISR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02278">2278</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga03f4468c5cdd3cde79f3ac126193b644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03f4468c5cdd3cde79f3ac126193b644">&#9670;&nbsp;</a></span>_TIM3_OISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OISR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output idle state register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02103">2103</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadf9996cf9871c678d3b7217402f5b9b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf9996cf9871c678d3b7217402f5b9b4">&#9670;&nbsp;</a></span>_TIM3_OISR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OISR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Output idle state register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02128">2128</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga31097501e62bcc400ea8e5afb48c13b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31097501e62bcc400ea8e5afb48c13b2">&#9670;&nbsp;</a></span>_TIM3_OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OPM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 One-pulse mode [0] (in _TIM3_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02134">2134</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadd2fbbf1037193aec4b72be7973432f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd2fbbf1037193aec4b72be7973432f6">&#9670;&nbsp;</a></span>_TIM3_OSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_OSSI&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Off state selection for idle mode [0] (in _TIM3_BKR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02268">2268</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa97ab9cf948e0b0b8e015598ca57974a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa97ab9cf948e0b0b8e015598ca57974a">&#9670;&nbsp;</a></span>_TIM3_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_PSC&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 prescaler [2:0] (in _TIM3_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02258">2258</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa89edf2e6c7e98fc2d683cafb35978a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa89edf2e6c7e98fc2d683cafb35978a1">&#9670;&nbsp;</a></span>_TIM3_PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 prescaler [0] (in _TIM3_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02259">2259</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae4588b5f8e7025064da46159dc38db34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4588b5f8e7025064da46159dc38db34">&#9670;&nbsp;</a></span>_TIM3_PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 prescaler [1] (in _TIM3_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02260">2260</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaabb62254e89445c959603f20ed163e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabb62254e89445c959603f20ed163e5b">&#9670;&nbsp;</a></span>_TIM3_PSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_PSC2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 prescaler [2] (in _TIM3_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02261">2261</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga61f68c94e67e99cb7df7c246bbd445fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61f68c94e67e99cb7df7c246bbd445fa">&#9670;&nbsp;</a></span>_TIM3_PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_PSCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x0D)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 clock prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02095">2095</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8ff4543d4904b3141108b1eda0f6f079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ff4543d4904b3141108b1eda0f6f079">&#9670;&nbsp;</a></span>_TIM3_PSCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_PSCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 clock prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02119">2119</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa89a7aca267f018f08c7817c00ec3bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa89a7aca267f018f08c7817c00ec3bd6">&#9670;&nbsp;</a></span>_TIM3_RCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_RCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Repetition counter reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02122">2122</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga751ea83f2eb3f310f6626f9d8b7eb160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751ea83f2eb3f310f6626f9d8b7eb160">&#9670;&nbsp;</a></span>_TIM3_SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SMCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Slave mode control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02084">2084</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8db8b7222594fda1720547e86f1492f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8db8b7222594fda1720547e86f1492f7">&#9670;&nbsp;</a></span>_TIM3_SMCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SMCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Slave mode control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02108">2108</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae528599b6f3caeaa6cf972514137d9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae528599b6f3caeaa6cf972514137d9fa">&#9670;&nbsp;</a></span>_TIM3_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SMS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Clock/trigger/slave mode selection [2:0] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02150">2150</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga905d97830f3b0cefcdcec94a3ae393b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga905d97830f3b0cefcdcec94a3ae393b8">&#9670;&nbsp;</a></span>_TIM3_SMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Clock/trigger/slave mode selection [0] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02151">2151</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1115d0566206fec48eac4064fc5ba164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1115d0566206fec48eac4064fc5ba164">&#9670;&nbsp;</a></span>_TIM3_SMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Clock/trigger/slave mode selection [1] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02152">2152</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4121291fcf24b1ec0e5437be4b9f49ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4121291fcf24b1ec0e5437be4b9f49ee">&#9670;&nbsp;</a></span>_TIM3_SMS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SMS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Clock/trigger/slave mode selection [2] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02153">2153</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga548194718109b478d0d8f4197994a7e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548194718109b478d0d8f4197994a7e4">&#9670;&nbsp;</a></span>_TIM3_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 status register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02087">2087</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab0b4272cce1f61af5a52885cabc1aeb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0b4272cce1f61af5a52885cabc1aeb5">&#9670;&nbsp;</a></span>_TIM3_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 status register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02111">2111</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2273dc4deb160209c6de4f39b3b2491c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2273dc4deb160209c6de4f39b3b2491c">&#9670;&nbsp;</a></span>_TIM3_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga3a1209b89ba820428f5f6b1a87b34fa3">TIM3_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 status register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02088">2088</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9df00e4bfedbb3d038e679b7e622e686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9df00e4bfedbb3d038e679b7e622e686">&#9670;&nbsp;</a></span>_TIM3_SR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_SR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 status register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02112">2112</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7f27ab3e1d4e56ef5dd008c45bdf8d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f27ab3e1d4e56ef5dd008c45bdf8d11">&#9670;&nbsp;</a></span>_TIM3_TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_TG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Trigger generation [0] (in _TIM3_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02200">2200</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga82d2699e6b460f1efd0f025a06a26149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82d2699e6b460f1efd0f025a06a26149">&#9670;&nbsp;</a></span>_TIM3_TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_TIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Trigger interrupt enable [0] (in _TIM3_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02178">2178</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5300689ffb5e4ab73316a8c093cc20c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5300689ffb5e4ab73316a8c093cc20c8">&#9670;&nbsp;</a></span>_TIM3_TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_TIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Trigger interrupt flag [0] (in _TIM3_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02186">2186</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga864f7acc6c3829a26946d120e981986f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga864f7acc6c3829a26946d120e981986f">&#9670;&nbsp;</a></span>_TIM3_TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_TS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Trigger selection [2:0] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02155">2155</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadcb3c8886aa148b3cf58e1e6d894cdf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcb3c8886aa148b3cf58e1e6d894cdf8">&#9670;&nbsp;</a></span>_TIM3_TS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_TS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Trigger selection [0] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02156">2156</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7a721e0ec575636ddb7bc88366d8cf31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a721e0ec575636ddb7bc88366d8cf31">&#9670;&nbsp;</a></span>_TIM3_TS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_TS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Trigger selection [1] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02157">2157</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6aa2a68d19610db6a8a95f1834da724b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6aa2a68d19610db6a8a95f1834da724b">&#9670;&nbsp;</a></span>_TIM3_TS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_TS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Trigger selection [2] (in _TIM3_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02158">2158</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2a2bcd1d4e21f90c50fa10eb62b88662"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a2bcd1d4e21f90c50fa10eb62b88662">&#9670;&nbsp;</a></span>_TIM3_UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_UDIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Update disable [0] (in _TIM3_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02132">2132</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga44e9d595263b076ad7df524edbbb722e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44e9d595263b076ad7df524edbbb722e">&#9670;&nbsp;</a></span>_TIM3_UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_UG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Update generation [0] (in _TIM3_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02196">2196</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga43d3e436024a1760efdefe5c5c5af7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43d3e436024a1760efdefe5c5c5af7a6">&#9670;&nbsp;</a></span>_TIM3_UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_UIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Update interrupt enable [0] (in _TIM3_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02174">2174</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaef2a6ed68cdf2f6add6c1e0982d9d5e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef2a6ed68cdf2f6add6c1e0982d9d5e0">&#9670;&nbsp;</a></span>_TIM3_UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_UIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Update interrupt flag [0] (in _TIM3_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02182">2182</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga21807594982efb47487032b43ffd154f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21807594982efb47487032b43ffd154f">&#9670;&nbsp;</a></span>_TIM3_URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM3_URS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM3 Update request source [0] (in _TIM3_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02133">2133</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4fd9fa5128a8c610790c9f6a48100c77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4fd9fa5128a8c610790c9f6a48100c77">&#9670;&nbsp;</a></span>_TIM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_t_i_m4__t.html">TIM4_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02370">2370</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga61530bb772a055a30616ecc04d44e957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61530bb772a055a30616ecc04d44e957">&#9670;&nbsp;</a></span>_TIM4_ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_ARPE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Auto-reload preload enable [0] (in _TIM4_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02398">2398</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8a1cfb8ec32d4a88c118d484b4d284d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a1cfb8ec32d4a88c118d484b4d284d4">&#9670;&nbsp;</a></span>_TIM4_ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_ARR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 auto-reload register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02379">2379</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga364fc317c2d1ec8dc221569f0b2ef51c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga364fc317c2d1ec8dc221569f0b2ef51c">&#9670;&nbsp;</a></span>_TIM4_ARR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_ARR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 auto-reload register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02390">2390</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae53f71800dd0a70d932fd3f506ed2e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae53f71800dd0a70d932fd3f506ed2e06">&#9670;&nbsp;</a></span>_TIM4_CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Counter enable [0] (in _TIM4_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02393">2393</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga33796f0041d695cf74033910c0531d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33796f0041d695cf74033910c0531d33">&#9670;&nbsp;</a></span>_TIM4_CNTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CNTR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 counter register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02377">2377</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga24a0ae77488a3374ddb67dc7cd2e9686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24a0ae77488a3374ddb67dc7cd2e9686">&#9670;&nbsp;</a></span>_TIM4_CNTR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CNTR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 counter register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02388">2388</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0af9bd5423297cae3314e289b5f3a870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0af9bd5423297cae3314e289b5f3a870">&#9670;&nbsp;</a></span>_TIM4_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02371">2371</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bda1ce7d7f0e677b6a23fecd7c72a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bda1ce7d7f0e677b6a23fecd7c72a3b">&#9670;&nbsp;</a></span>_TIM4_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02382">2382</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabc2a311339e7fabdcbc8409dac70fa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc2a311339e7fabdcbc8409dac70fa9d">&#9670;&nbsp;</a></span>_TIM4_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02372">2372</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad42b8fa9180c8400b77e599a89279427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad42b8fa9180c8400b77e599a89279427">&#9670;&nbsp;</a></span>_TIM4_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02383">2383</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga33f26d7c6551d1d24d63177f9acaf903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33f26d7c6551d1d24d63177f9acaf903">&#9670;&nbsp;</a></span>_TIM4_EGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_EGR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 event generation register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02376">2376</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6c1550dea4f111c3ce28e0997e7f49fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c1550dea4f111c3ce28e0997e7f49fb">&#9670;&nbsp;</a></span>_TIM4_EGR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_EGR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 event generation register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02387">2387</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5214d829fd6feab45b8246ce5529797b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5214d829fd6feab45b8246ce5529797b">&#9670;&nbsp;</a></span>_TIM4_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_IER&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 interrupt enable register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02374">2374</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacdc97542a8f9cf14866a208521f45cc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdc97542a8f9cf14866a208521f45cc0">&#9670;&nbsp;</a></span>_TIM4_IER_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_IER_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 interrupt enable register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02385">2385</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4e824a903d5eb228fc56f4c75f86c3ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e824a903d5eb228fc56f4c75f86c3ae">&#9670;&nbsp;</a></span>_TIM4_MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_MMS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Master mode selection [2:0] (in _TIM4_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02402">2402</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga93cc3885afa9a950ee654352d8bce7cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93cc3885afa9a950ee654352d8bce7cb">&#9670;&nbsp;</a></span>_TIM4_MMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_MMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Master mode selection [0] (in _TIM4_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02403">2403</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac0627013b613393ba83ca2422acc60fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0627013b613393ba83ca2422acc60fd">&#9670;&nbsp;</a></span>_TIM4_MMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_MMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Master mode selection [1] (in _TIM4_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02404">2404</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab0b4d961ec238cc1585bc5cb5eecf65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0b4d961ec238cc1585bc5cb5eecf65b">&#9670;&nbsp;</a></span>_TIM4_MMS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_MMS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Master mode selection [2] (in _TIM4_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02405">2405</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gabffe1f39fb13ba76cadf94769dbce29e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabffe1f39fb13ba76cadf94769dbce29e">&#9670;&nbsp;</a></span>_TIM4_MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_MSM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Master/slave mode [0] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02418">2418</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6803a4f1da7a910b57a15fb74b0d90a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6803a4f1da7a910b57a15fb74b0d90a6">&#9670;&nbsp;</a></span>_TIM4_OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_OPM&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 One-pulse mode [0] (in _TIM4_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02396">2396</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4be020ae3c1c3487c2b799debe51c1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be020ae3c1c3487c2b799debe51c1fd">&#9670;&nbsp;</a></span>_TIM4_PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSC&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler [3:0] (in _TIM4_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02439">2439</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeaba6ab7103cbfea3bfc95f6f60b9f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaba6ab7103cbfea3bfc95f6f60b9f0e">&#9670;&nbsp;</a></span>_TIM4_PSC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSC0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler [0] (in _TIM4_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02440">2440</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac6909611e163377a8a002258c8eaa765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6909611e163377a8a002258c8eaa765">&#9670;&nbsp;</a></span>_TIM4_PSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSC1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler [1] (in _TIM4_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02441">2441</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga36391becc858eb5eb68ca9d70fb65370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36391becc858eb5eb68ca9d70fb65370">&#9670;&nbsp;</a></span>_TIM4_PSC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSC2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler [2] (in _TIM4_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02442">2442</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8479425682d17463b1542eaea1365de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8479425682d17463b1542eaea1365de6">&#9670;&nbsp;</a></span>_TIM4_PSC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSC3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler [3] (in _TIM4_PSCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02443">2443</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2185e1a70be3e70465f34a4df26e8067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2185e1a70be3e70465f34a4df26e8067">&#9670;&nbsp;</a></span>_TIM4_PSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02378">2378</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaea1624af99d76b9397c568f4bc262a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1624af99d76b9397c568f4bc262a92">&#9670;&nbsp;</a></span>_TIM4_PSCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_PSCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 clock prescaler register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02389">2389</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac4683d1b5b9ebe23d07936f8b9a8d1ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4683d1b5b9ebe23d07936f8b9a8d1ad">&#9670;&nbsp;</a></span>_TIM4_SMCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Slave mode control register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02373">2373</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0c5d0a5a47698d45bed4ff3025fdb8ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c5d0a5a47698d45bed4ff3025fdb8ae">&#9670;&nbsp;</a></span>_TIM4_SMCR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMCR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Slave mode control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02384">2384</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaa52ade46be8f05f9137eff4d01dd6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa52ade46be8f05f9137eff4d01dd6d6">&#9670;&nbsp;</a></span>_TIM4_SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Clock/trigger/slave mode selection [2:0] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02409">2409</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab3512bd47b4422e3cb6c1c82ed4ca6d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3512bd47b4422e3cb6c1c82ed4ca6d2">&#9670;&nbsp;</a></span>_TIM4_SMS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Clock/trigger/slave mode selection [0] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02410">2410</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3f21168b7bf290f48fde53c800fd669a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f21168b7bf290f48fde53c800fd669a">&#9670;&nbsp;</a></span>_TIM4_SMS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Clock/trigger/slave mode selection [1] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02411">2411</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1564aa0ad29a02a73a151f0f591a1163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1564aa0ad29a02a73a151f0f591a1163">&#9670;&nbsp;</a></span>_TIM4_SMS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SMS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Clock/trigger/slave mode selection [2] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02412">2412</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a897743dd8105b3d92c6f247ee39bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a897743dd8105b3d92c6f247ee39bc3">&#9670;&nbsp;</a></span>_TIM4_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga5cdb551806a623c1581fc6827eb31083">TIM4_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02375">2375</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf9b6398f1e326221b4d85c33d1b93b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9b6398f1e326221b4d85c33d1b93b34">&#9670;&nbsp;</a></span>_TIM4_SR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_SR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02386">2386</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga31443ff6c68378fa132003d7a3314a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31443ff6c68378fa132003d7a3314a86">&#9670;&nbsp;</a></span>_TIM4_TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_TG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Trigger generation [0] (in _TIM4_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02435">2435</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa8c001a2289175a84c8f89e9eb9904bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8c001a2289175a84c8f89e9eb9904bc">&#9670;&nbsp;</a></span>_TIM4_TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_TIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Trigger interrupt enable [0] (in _TIM4_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02423">2423</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga788c682ac8dcfaa231962c9fe91ad2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga788c682ac8dcfaa231962c9fe91ad2e0">&#9670;&nbsp;</a></span>_TIM4_TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_TIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Trigger interrupt flag [0] (in _TIM4_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02429">2429</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacb82fefecad5c3c92d48ac7e43666a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb82fefecad5c3c92d48ac7e43666a0d">&#9670;&nbsp;</a></span>_TIM4_TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_TS&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Trigger selection [2:0] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02414">2414</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae77d7cf6f2beb0360cc1cf3f2d98a572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae77d7cf6f2beb0360cc1cf3f2d98a572">&#9670;&nbsp;</a></span>_TIM4_TS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_TS0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Trigger selection [0] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02415">2415</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga365f83e5be4b62346d9862789d8b8b0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga365f83e5be4b62346d9862789d8b8b0c">&#9670;&nbsp;</a></span>_TIM4_TS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_TS1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Trigger selection [1] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02416">2416</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga72944a0e1e60933792955ecd0f80de18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72944a0e1e60933792955ecd0f80de18">&#9670;&nbsp;</a></span>_TIM4_TS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_TS2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Trigger selection [2] (in _TIM4_SMCR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02417">2417</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga82972c5cab6ff03f3a77f382835f6079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82972c5cab6ff03f3a77f382835f6079">&#9670;&nbsp;</a></span>_TIM4_UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_UDIS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Update disable [0] (in _TIM4_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02394">2394</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5338a0297786119afefb930beba9dade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5338a0297786119afefb930beba9dade">&#9670;&nbsp;</a></span>_TIM4_UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_UG&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Update generation [0] (in _TIM4_EGR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02433">2433</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa869677aa4ac5a8a54bd22e2364fc4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa869677aa4ac5a8a54bd22e2364fc4ea">&#9670;&nbsp;</a></span>_TIM4_UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_UIE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Update interrupt enable [0] (in _TIM4_IER) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02421">2421</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0f03722638a27be9f2729b75c992a770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f03722638a27be9f2729b75c992a770">&#9670;&nbsp;</a></span>_TIM4_UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_UIF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Update interrupt flag [0] (in _TIM4_SR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02427">2427</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaaf3eb20dc283dc4002b23c363610e8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3eb20dc283dc4002b23c363610e8a4">&#9670;&nbsp;</a></span>_TIM4_URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _TIM4_URS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM4 Update request source [0] (in _TIM4_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l02395">2395</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga721f8180518da65e41da9183b51e3e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga721f8180518da65e41da9183b51e3e8f">&#9670;&nbsp;</a></span>_USART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_u_s_a_r_t__t.html">USART_t</a>,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01517">1517</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5bdd28118c47424574a3e22650f5519c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bdd28118c47424574a3e22650f5519c">&#9670;&nbsp;</a></span>_USART_ADD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_ADD&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Address of the UART node [3:0] (in _USART_CR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01577">1577</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad2fd3fc1e49d1c1e7c15a78bb6b9415c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2fd3fc1e49d1c1e7c15a78bb6b9415c">&#9670;&nbsp;</a></span>_USART_ADD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_ADD0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Address of the UART node [0] (in _USART_CR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01578">1578</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3bc7a30ead748ce3f37d75f8edf903b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bc7a30ead748ce3f37d75f8edf903b3">&#9670;&nbsp;</a></span>_USART_ADD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_ADD1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Address of the UART node [1] (in _USART_CR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01579">1579</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga45ed9aad2e463b6c0993b9300495d0c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45ed9aad2e463b6c0993b9300495d0c8">&#9670;&nbsp;</a></span>_USART_ADD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_ADD2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Address of the UART node [2] (in _USART_CR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01580">1580</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaffa21773bf6f02bb9e2695ba3e80bc6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa21773bf6f02bb9e2695ba3e80bc6a">&#9670;&nbsp;</a></span>_USART_ADD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_ADD3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Address of the UART node [3] (in _USART_CR4) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01581">1581</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5b6622905a98b61a1f366cdfd335097b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b6622905a98b61a1f366cdfd335097b">&#9670;&nbsp;</a></span>_USART_BRR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_BRR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Baud rate register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01520">1520</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9a6a4ea3093800686ef0f399a2ae4aec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a6a4ea3093800686ef0f399a2ae4aec">&#9670;&nbsp;</a></span>_USART_BRR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_BRR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Baud rate register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01529">1529</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac6ce4b0a7e5bd03aab6b8b226b547d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6ce4b0a7e5bd03aab6b8b226b547d41">&#9670;&nbsp;</a></span>_USART_BRR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_BRR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Baud rate register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01521">1521</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3364b75a2048aa7df77610cb2341fab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3364b75a2048aa7df77610cb2341fab0">&#9670;&nbsp;</a></span>_USART_BRR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_BRR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Baud rate register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01530">1530</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga51d4a6ca92e12e035f98e9979024745b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51d4a6ca92e12e035f98e9979024745b">&#9670;&nbsp;</a></span>_USART_CKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CKEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Clock enable [0] (in _USART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01570">1570</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae4334bbf5d58f6fe5adaee70101793b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae4334bbf5d58f6fe5adaee70101793b3">&#9670;&nbsp;</a></span>_USART_CPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CPHA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Clock phase [0] (in _USART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01568">1568</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4d4aa33c78c02c60f9dbe7cfbde21292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d4aa33c78c02c60f9dbe7cfbde21292">&#9670;&nbsp;</a></span>_USART_CPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CPOL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Clock polarity [0] (in _USART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01569">1569</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeab345d7bb557c418fb0754f8d79742b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeab345d7bb557c418fb0754f8d79742b">&#9670;&nbsp;</a></span>_USART_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01522">1522</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga37375101a852a352f643218d34c7f6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37375101a852a352f643218d34c7f6c9">&#9670;&nbsp;</a></span>_USART_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01531">1531</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9e8b32cb2f12a0aa89a31461c86e5a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e8b32cb2f12a0aa89a31461c86e5a80">&#9670;&nbsp;</a></span>_USART_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01523">1523</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7c55306ea816a5dcb44b50adea6a5652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c55306ea816a5dcb44b50adea6a5652">&#9670;&nbsp;</a></span>_USART_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01532">1532</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga76f42c7a552816b8ad44fb9192462739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76f42c7a552816b8ad44fb9192462739">&#9670;&nbsp;</a></span>_USART_CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Control register 3. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01524">1524</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga89294a1f60a490c66c7744f21065d602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89294a1f60a490c66c7744f21065d602">&#9670;&nbsp;</a></span>_USART_CR3_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR3_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Control register 3 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01533">1533</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga020c82378abaef6ef16b0acbf72ce519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga020c82378abaef6ef16b0acbf72ce519">&#9670;&nbsp;</a></span>_USART_CR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x07)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Control register 4. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01525">1525</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacbd0b3437334818d6ec76335bac8c790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd0b3437334818d6ec76335bac8c790">&#9670;&nbsp;</a></span>_USART_CR4_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_CR4_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Control register 4 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01534">1534</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4aed88d7d255006f2295f74b572615d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4aed88d7d255006f2295f74b572615d7">&#9670;&nbsp;</a></span>_USART_DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_DR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART data register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01519">1519</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad012ff2329ef944546ddffd194e186c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad012ff2329ef944546ddffd194e186c5">&#9670;&nbsp;</a></span>_USART_FE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_FE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Framing error [0] (in _USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01538">1538</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafabec4bff2fe644415c02e14af0e0cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabec4bff2fe644415c02e14af0e0cc9">&#9670;&nbsp;</a></span>_USART_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_IDLE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART IDLE line detected [0] (in _USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01541">1541</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0f6c18b18fff948910d19d3d391b79c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f6c18b18fff948910d19d3d391b79c3">&#9670;&nbsp;</a></span>_USART_ILIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_ILIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART IDLE Line interrupt enable [0] (in _USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01561">1561</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafea061ba7011c55fba9e5093fd22429b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafea061ba7011c55fba9e5093fd22429b">&#9670;&nbsp;</a></span>_USART_LBCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_LBCL&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Last bit clock pulse [0] (in _USART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01567">1567</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0cfc43ba32e3316f616f368060dcd2d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cfc43ba32e3316f616f368060dcd2d3">&#9670;&nbsp;</a></span>_USART_M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_M&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART word length [0] (in _USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01551">1551</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga754b0729f44d6e9b68b6d81de47ba7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga754b0729f44d6e9b68b6d81de47ba7e1">&#9670;&nbsp;</a></span>_USART_NF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_NF&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Noise flag [0] (in _USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01539">1539</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad14223b07b31b2c2cc46bb54a19d5445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad14223b07b31b2c2cc46bb54a19d5445">&#9670;&nbsp;</a></span>_USART_OR_LHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_OR_LHE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART LIN Header Error (LIN Slave mode) / Overrun error [0] (in _USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01540">1540</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga736bd8a5fba39d0f656a0e0fc77ab54e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga736bd8a5fba39d0f656a0e0fc77ab54e">&#9670;&nbsp;</a></span>_USART_PCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_PCEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Parity control enable [0] (in _USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01549">1549</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaff0ae6fd6a65072f3506682eb7f0aba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff0ae6fd6a65072f3506682eb7f0aba4">&#9670;&nbsp;</a></span>_USART_PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_PE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Parity error [0] (in _USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01537">1537</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gadfe2ba19df782d2f5949ff6a9c42f63b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfe2ba19df782d2f5949ff6a9c42f63b">&#9670;&nbsp;</a></span>_USART_PIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_PIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Parity interrupt enable [0] (in _USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01547">1547</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3c0cc91f75bf38c6ba637354005cf2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c0cc91f75bf38c6ba637354005cf2a6">&#9670;&nbsp;</a></span>_USART_PS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_PS&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Parity selection [0] (in _USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01548">1548</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4dc302409d1618f73ddf568346a31dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc302409d1618f73ddf568346a31dd6">&#9670;&nbsp;</a></span>_USART_R8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_R8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Receive Data bit 8 (in 9-bit mode) [0] (in _USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01554">1554</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7111108dfd5269bbb990c32a6080fc2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7111108dfd5269bbb990c32a6080fc2d">&#9670;&nbsp;</a></span>_USART_REN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_REN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Receiver enable [0] (in _USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01559">1559</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacff0318379ad17338f61947e3f7689b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacff0318379ad17338f61947e3f7689b9">&#9670;&nbsp;</a></span>_USART_RIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_RIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Receiver interrupt enable [0] (in _USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01562">1562</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad318abf8cd5fca5dc72a9fb993646ccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad318abf8cd5fca5dc72a9fb993646ccc">&#9670;&nbsp;</a></span>_USART_RWU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_RWU&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Receiver wakeup [0] (in _USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01558">1558</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa21178399854408c020874f91e8ce31c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa21178399854408c020874f91e8ce31c">&#9670;&nbsp;</a></span>_USART_RXNE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_RXNE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Read data register not empty [0] (in _USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01542">1542</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacef3d05bc520d3c2107395c73eb1256f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacef3d05bc520d3c2107395c73eb1256f">&#9670;&nbsp;</a></span>_USART_SBK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SBK&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Send break [0] (in _USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01557">1557</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad878b2edc99ef758f3852cc055bd5da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad878b2edc99ef758f3852cc055bd5da1">&#9670;&nbsp;</a></span>_USART_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gaaadf38f5524c0b53bfd0906fba5f032c">USART_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Status register. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01518">1518</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga2999a5c4c5271977acf3513051e226e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2999a5c4c5271977acf3513051e226e0">&#9670;&nbsp;</a></span>_USART_SR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_SR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0xC0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Status register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01528">1528</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga08e06a86b60c1c51cea9ed806eb947e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08e06a86b60c1c51cea9ed806eb947e2">&#9670;&nbsp;</a></span>_USART_STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_STOP&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART STOP bits [1:0] (in _USART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01571">1571</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4ab9bffb692a40d648baa6a8cf133016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ab9bffb692a40d648baa6a8cf133016">&#9670;&nbsp;</a></span>_USART_STOP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_STOP0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART STOP bits [0] (in _USART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01572">1572</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga89961e44beacc500d789157792f98bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89961e44beacc500d789157792f98bb9">&#9670;&nbsp;</a></span>_USART_STOP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_STOP1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART STOP bits [1] (in _USART_CR3) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01573">1573</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga12400b9302870d3a8adfa2ba5395a124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12400b9302870d3a8adfa2ba5395a124">&#9670;&nbsp;</a></span>_USART_T8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_T8&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Transmit Data bit 8 (in 9-bit mode) [0] (in _USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01553">1553</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1d45a0efd9877be2db4e2f7f581c9c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1d45a0efd9877be2db4e2f7f581c9c50">&#9670;&nbsp;</a></span>_USART_TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_TC&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Transmission complete [0] (in _USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01543">1543</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaed2c814143d42c18b626a3fc7b162956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed2c814143d42c18b626a3fc7b162956">&#9670;&nbsp;</a></span>_USART_TCIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_TCIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Transmission complete interrupt enable [0] (in _USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01563">1563</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa79933d53cc94335c688e49e0bc03c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa79933d53cc94335c688e49e0bc03c65">&#9670;&nbsp;</a></span>_USART_TEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_TEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Transmitter enable [0] (in _USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01560">1560</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga035f01a9e0e63458b61fe89f4c6bc683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga035f01a9e0e63458b61fe89f4c6bc683">&#9670;&nbsp;</a></span>_USART_TIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_TIEN&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Transmitter interrupt enable [0] (in _USART_CR2) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01564">1564</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga6bc4716628b1a17852ecfdd2d9f296aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc4716628b1a17852ecfdd2d9f296aa">&#9670;&nbsp;</a></span>_USART_TXE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_TXE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Transmit data register empty [0] (in _USART_SR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01544">1544</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9f3a2e717d6cf6b5b3f2f09e718ce9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f3a2e717d6cf6b5b3f2f09e718ce9be">&#9670;&nbsp;</a></span>_USART_UARTD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_UARTD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Disable (for low power consumption) [0] (in _USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01552">1552</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacd1d5e78d0a1c47cc70fd154e6375d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd1d5e78d0a1c47cc70fd154e6375d0a">&#9670;&nbsp;</a></span>_USART_WAKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _USART_WAKE&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART Wakeup method [0] (in _USART_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01550">1550</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gacc029d96eb787df8749eeadd0736e093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc029d96eb787df8749eeadd0736e093">&#9670;&nbsp;</a></span>_WFE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_w_f_e__t.html">WFE_t</a>,      <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WFE struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01623">1623</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga8529494e7a96b32d511b5211f7116ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8529494e7a96b32d511b5211f7116ef2">&#9670;&nbsp;</a></span>_WFE_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WFE Control register 1. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01624">1624</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab44f0afab633ebf65ca2ac9360c61d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab44f0afab633ebf65ca2ac9360c61d93">&#9670;&nbsp;</a></span>_WFE_CR1_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR1_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WFE Control register 1 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01628">1628</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa362445098419126f12b0c3b3007b04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa362445098419126f12b0c3b3007b04e">&#9670;&nbsp;</a></span>_WFE_CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#ga049918fe977d65e02340fef72afb3de4">WFE_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WFE Control register 2. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01625">1625</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac600d5c3e7d52711a185e9b7ea36a94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac600d5c3e7d52711a185e9b7ea36a94e">&#9670;&nbsp;</a></span>_WFE_CR2_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_CR2_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>WFE Control register 2 reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01629">1629</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaab40d3e975f136c822af97fba0e17383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab40d3e975f136c822af97fba0e17383">&#9670;&nbsp;</a></span>_WFE_EXTI_EV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on pin 0 of all ports event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01636">1636</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga68292b99688b092221770af19e70e0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68292b99688b092221770af19e70e0d7">&#9670;&nbsp;</a></span>_WFE_EXTI_EV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on pin 1 of all ports event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01637">1637</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gad64a04320ac7e46fa1aa37b4e7fbd985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad64a04320ac7e46fa1aa37b4e7fbd985">&#9670;&nbsp;</a></span>_WFE_EXTI_EV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EV2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on pin 2 of all ports event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01638">1638</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaff6e4073a4a3a48a3b32865bf155b8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff6e4073a4a3a48a3b32865bf155b8e0">&#9670;&nbsp;</a></span>_WFE_EXTI_EV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EV3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on pin 3 of all ports event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01639">1639</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga34bdcf9d1788070ea3bcf3c3f1a7aeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34bdcf9d1788070ea3bcf3c3f1a7aeb7">&#9670;&nbsp;</a></span>_WFE_EXTI_EV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EV4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on pin 4 of all ports event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01642">1642</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab0aeee55e4ae607319a903476ebeb2c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab0aeee55e4ae607319a903476ebeb2c8">&#9670;&nbsp;</a></span>_WFE_EXTI_EV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EV5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on pin 5 of all ports event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01643">1643</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga17cbd6f4ef2086a9a5593382f86ea3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17cbd6f4ef2086a9a5593382f86ea3e5">&#9670;&nbsp;</a></span>_WFE_EXTI_EV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EV6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on pin 6 of all ports event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01644">1644</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae0bcd704acdb827aae365ec27a582c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0bcd704acdb827aae365ec27a582c22">&#9670;&nbsp;</a></span>_WFE_EXTI_EV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EV7&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on pin 7 of all ports event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01645">1645</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae8c5e42802c4d39c722d27f7eb03c0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8c5e42802c4d39c722d27f7eb03c0fd">&#9670;&nbsp;</a></span>_WFE_EXTI_EVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EVB&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on port B event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01646">1646</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga330c2647fda1281d65ccd295a4730590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga330c2647fda1281d65ccd295a4730590">&#9670;&nbsp;</a></span>_WFE_EXTI_EVD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_EXTI_EVD&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on port D event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01647">1647</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf1859da0c6d21d5ac460af6248821934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1859da0c6d21d5ac460af6248821934">&#9670;&nbsp;</a></span>_WFE_PXS_EV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_PXS_EV&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt on proximity sense event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01635">1635</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga325760643ac2ed582f77e3295681570c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga325760643ac2ed582f77e3295681570c">&#9670;&nbsp;</a></span>_WFE_TIM2_EV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_TIM2_EV0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 update, trigger or break event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01632">1632</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga336f5e6196f2342f8d83435a0533361f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga336f5e6196f2342f8d83435a0533361f">&#9670;&nbsp;</a></span>_WFE_TIM2_EV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WFE_TIM2_EV1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM2 capture or compare event [0] (in _WFE_CR1) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l01633">1633</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0805659aa3ffd3f906b888b0d36a3e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0805659aa3ffd3f906b888b0d36a3e13">&#9670;&nbsp;</a></span>_WWDG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="struct_w_w_d_g__t.html">WWDG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog struct/bit access. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00837">837</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga1ab816af607b32f66b1546d9b24792f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ab816af607b32f66b1546d9b24792f0">&#9670;&nbsp;</a></span>_WWDG_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog Control register (WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00838">838</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaeedd80791fab1a1faeea736ab0662c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeedd80791fab1a1faeea736ab0662c13">&#9670;&nbsp;</a></span>_WWDG_CR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_CR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog Control register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00842">842</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0e5fd24fce6c537bfd466d4a78b065a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e5fd24fce6c537bfd466d4a78b065a4">&#9670;&nbsp;</a></span>_WWDG_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_T&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit counter [6:0] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00846">846</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac95a428e9233d6d6d09c8c5886eacdfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac95a428e9233d6d6d09c8c5886eacdfc">&#9670;&nbsp;</a></span>_WWDG_T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_T0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit counter [0] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00847">847</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga678cc37bedb816ddf6a184e62e2cebdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga678cc37bedb816ddf6a184e62e2cebdc">&#9670;&nbsp;</a></span>_WWDG_T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_T1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit counter [1] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00848">848</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaac28215401fef7f85cdba203b42ee83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac28215401fef7f85cdba203b42ee83b">&#9670;&nbsp;</a></span>_WWDG_T2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_T2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit counter [2] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00849">849</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga3ef8892312292cc532f3e603862836e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef8892312292cc532f3e603862836e1">&#9670;&nbsp;</a></span>_WWDG_T3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_T3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit counter [3] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00850">850</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga34bec6328953fae0cd8d2bf47fb87b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34bec6328953fae0cd8d2bf47fb87b14">&#9670;&nbsp;</a></span>_WWDG_T4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_T4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit counter [4] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00851">851</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga587f5a29eddb09818e137fafc85c8274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga587f5a29eddb09818e137fafc85c8274">&#9670;&nbsp;</a></span>_WWDG_T5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_T5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit counter [5] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00852">852</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga43958d4042816f293c256a7bae81e472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43958d4042816f293c256a7bae81e472">&#9670;&nbsp;</a></span>_WWDG_T6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_T6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit counter [6] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00853">853</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga08d459e1b93d6d9cddbfa9723a1cf4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08d459e1b93d6d9cddbfa9723a1cf4db">&#9670;&nbsp;</a></span>_WWDG_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_W&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit window value [6:0] (in _WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00857">857</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga0357a5c7bf624f3a0a666f08c94d4b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0357a5c7bf624f3a0a666f08c94d4b7d">&#9670;&nbsp;</a></span>_WWDG_W0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_W0&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit window value [0] (in _WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00858">858</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab3f7bf2bcd5f40fdb1e57243b79b7d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f7bf2bcd5f40fdb1e57243b79b7d0b">&#9670;&nbsp;</a></span>_WWDG_W1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_W1&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit window value [1] (in _WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00859">859</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf89b35348edff78c75dbd2773b0b5d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89b35348edff78c75dbd2773b0b5d12">&#9670;&nbsp;</a></span>_WWDG_W2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_W2&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit window value [2] (in _WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00860">860</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga89a480bee4362b18cac9681b24433c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89a480bee4362b18cac9681b24433c18">&#9670;&nbsp;</a></span>_WWDG_W3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_W3&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit window value [3] (in _WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00861">861</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga7ff9b0ed30555c7869ff53ce385e3b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ff9b0ed30555c7869ff53ce385e3b32">&#9670;&nbsp;</a></span>_WWDG_W4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_W4&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit window value [4] (in _WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00862">862</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaf07e1b7a4479b77cc9d3774e8d1858c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf07e1b7a4479b77cc9d3774e8d1858c3">&#9670;&nbsp;</a></span>_WWDG_W5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_W5&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit window value [5] (in _WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00863">863</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga9ce288ba632a50c7dfd91f764f32c8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ce288ba632a50c7dfd91f764f32c8de">&#9670;&nbsp;</a></span>_WWDG_W6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_W6&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog 7-bit window value [6] (in _WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00864">864</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gac621aa60d1302d4afb92a8bce8d0766f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac621aa60d1302d4afb92a8bce8d0766f">&#9670;&nbsp;</a></span>_WWDG_WDGA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WDGA&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog activation bit (n/a if WWDG enabled by option byte) [0] (in _WWDG_CR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00854">854</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gafec6f0a093f5e8625f645f8d4e878228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafec6f0a093f5e8625f645f8d4e878228">&#9670;&nbsp;</a></span>_WWDG_WR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog Window register (WWDG_WR) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00839">839</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga01d0cc05896baaf6dab8214448728c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01d0cc05896baaf6dab8214448728c5e">&#9670;&nbsp;</a></span>_WWDG_WR_RESET_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _WWDG_WR_RESET_VALUE&#160;&#160;&#160;((uint8_t) 0x7F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Window Watchdog Window register reset value. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00843">843</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gae5ac46e120c0acf1c6bf41a3b997f9d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ac46e120c0acf1c6bf41a3b997f9d9">&#9670;&nbsp;</a></span>AWU_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AWU_AddressBase&#160;&#160;&#160;0x50F0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga1f0c22f3a304472bf479248b24752ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f0c22f3a304472bf479248b24752ee2">&#9670;&nbsp;</a></span>BEEP_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BEEP_AddressBase&#160;&#160;&#160;0x50F3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00065">65</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gae2cab2c48c7379fc62ba71fcdcbc5d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2cab2c48c7379fc62ba71fcdcbc5d63">&#9670;&nbsp;</a></span>CFG_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CFG_AddressBase&#160;&#160;&#160;0x7F60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gae38318174d7dc6b843faf90b261a416c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae38318174d7dc6b843faf90b261a416c">&#9670;&nbsp;</a></span>CLK_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK_AddressBase&#160;&#160;&#160;0x50C0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00061">61</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gac136489c5ba4794566532004267967f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac136489c5ba4794566532004267967f8">&#9670;&nbsp;</a></span>DISABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DISABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>disable interrupt handling </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00169">169</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gab05f3d6bae90b9875f8ce192eec1bc3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05f3d6bae90b9875f8ce192eec1bc3f">&#9670;&nbsp;</a></span>DM_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DM_AddressBase&#160;&#160;&#160;0x7F90</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga7ca2cec1256c982e354114e155314354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ca2cec1256c982e354114e155314354">&#9670;&nbsp;</a></span>ENABLE_INTERRUPTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENABLE_INTERRUPTS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>enable interrupt handling </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00170">170</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga21e7cca4a83cfcfc857a55474fceeaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21e7cca4a83cfcfc857a55474fceeaa4">&#9670;&nbsp;</a></span>ENTER_HALT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ENTER_HALT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>put controller to HALT mode </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00173">173</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga79283fbb6b0c8c86dfd1d6735a19ec71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79283fbb6b0c8c86dfd1d6735a19ec71">&#9670;&nbsp;</a></span>EXTI_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTI_AddressBase&#160;&#160;&#160;0x50A0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00058">58</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga78cafdf3548b8f768044cfa0bef8830d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78cafdf3548b8f768044cfa0bef8830d">&#9670;&nbsp;</a></span>FLASH_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FLASH_AddressBase&#160;&#160;&#160;0x5050</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00056">56</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad1e2dcbf2f4ee83e31c89b6ecdeb6124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">&#9670;&nbsp;</a></span>I2C_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C_AddressBase&#160;&#160;&#160;0x5210</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00067">67</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gac71ae9e2636f338ab99462fee142ff8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac71ae9e2636f338ab99462fee142ff8a">&#9670;&nbsp;</a></span>ISR_HANDLER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_HANDLER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">irq&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;void func(void) __interrupt(irq)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>handler for interrupt service routine </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00160">160</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga81cb997f3c72f8b2329819e29af6fdc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81cb997f3c72f8b2329819e29af6fdc5">&#9670;&nbsp;</a></span>ISR_HANDLER_TRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_HANDLER_TRAP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">func</td><td>)</td>
          <td>&#160;&#160;&#160;void func() __trap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>handler for trap service routine </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00162">162</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga95bd7d168d06c60ca60ccbb0e3f6636d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bd7d168d06c60ca60ccbb0e3f6636d">&#9670;&nbsp;</a></span>ITC_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ITC_AddressBase&#160;&#160;&#160;0x7F70</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gad2e07db4d785fb1ed4b6245bc5d3bfc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2e07db4d785fb1ed4b6245bc5d3bfc8">&#9670;&nbsp;</a></span>IWDG_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IWDG_AddressBase&#160;&#160;&#160;0x50E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00063">63</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gad99fda6bb7696991797c925f968234b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad99fda6bb7696991797c925f968234b9">&#9670;&nbsp;</a></span>NOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NOP</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>perform a nop() operation (=minimum delay) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00168">168</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gaa5af37a274198ea64539af78db30b48f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5af37a274198ea64539af78db30b48f">&#9670;&nbsp;</a></span>OPT_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OPT_AddressBase&#160;&#160;&#160;0x4800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00052">52</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga0a2cf0530ee31611ac3fa9b401be0928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a2cf0530ee31611ac3fa9b401be0928">&#9670;&nbsp;</a></span>PORTA_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTA_AddressBase&#160;&#160;&#160;0x5000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00053">53</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga8eaebb5b3edea6d7b01f27d842ea70f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8eaebb5b3edea6d7b01f27d842ea70f8">&#9670;&nbsp;</a></span>PORTB_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTB_AddressBase&#160;&#160;&#160;0x5005</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00054">54</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga3d375e088262a88d57d7117737801345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d375e088262a88d57d7117737801345">&#9670;&nbsp;</a></span>PORTD_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PORTD_AddressBase&#160;&#160;&#160;0x500F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00055">55</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gab953c62ad5ba6786102eb6d4470ba9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab953c62ad5ba6786102eb6d4470ba9cb">&#9670;&nbsp;</a></span>PXS_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PXS_AddressBase&#160;&#160;&#160;0x5300</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gad7ff027da743f363ee9b5b43462ce02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7ff027da743f363ee9b5b43462ce02b">&#9670;&nbsp;</a></span>RST_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RST_AddressBase&#160;&#160;&#160;0x50B0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gaf86b85814656f0b182d74996f209d91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf86b85814656f0b182d74996f209d91d">&#9670;&nbsp;</a></span>SPI_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_AddressBase&#160;&#160;&#160;0x5200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00066">66</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gab69180e63aeb3ba766d253dac3665dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab69180e63aeb3ba766d253dac3665dd7">&#9670;&nbsp;</a></span>STM8_ADDR_WIDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_ADDR_WIDTH&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>width of address space </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00081">81</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga30a13026c4f9ac4f6002961283890245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30a13026c4f9ac4f6002961283890245">&#9670;&nbsp;</a></span>STM8_EEPROM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_END&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>last address in EEPROM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00077">77</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00049">49</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gaa4c6ddd97edd039f03f5dd7184179846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4c6ddd97edd039f03f5dd7184179846">&#9670;&nbsp;</a></span>STM8_EEPROM_SIZE <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_SIZE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>size of data EEPROM [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga84b778a23f09a07361e2f95160db6f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84b778a23f09a07361e2f95160db6f7f">&#9670;&nbsp;</a></span>STM8_EEPROM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_EEPROM_START&#160;&#160;&#160;9800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>first address in EEPROM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga20f1e303fb20029fec7158f951171d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20f1e303fb20029fec7158f951171d0d">&#9670;&nbsp;</a></span>STM8_MEM_POINTER_T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_MEM_POINTER_T&#160;&#160;&#160;uint16_t</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address variable type </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00082">82</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5590f8d60881132116ba80404493d5b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5590f8d60881132116ba80404493d5b8">&#9670;&nbsp;</a></span>STM8_PFLASH_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_END&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>last address in program flash </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00073">73</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;16384</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00047">47</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gae434ded5dc5380cb8376cae09b4c50c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae434ded5dc5380cb8376cae09b4c50c5">&#9670;&nbsp;</a></span>STM8_PFLASH_SIZE <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_SIZE&#160;&#160;&#160;2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>size of program flash [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00060">60</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="gaa4311d8e88619f08acaa5b8b556487cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4311d8e88619f08acaa5b8b556487cf">&#9670;&nbsp;</a></span>STM8_PFLASH_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_PFLASH_START&#160;&#160;&#160;0x8000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>first address in program flash </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00072">72</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga183be28d601434fa87e13b03b8f062a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183be28d601434fa87e13b03b8f062a3">&#9670;&nbsp;</a></span>STM8_RAM_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_END&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>last address in RAM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00075">75</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;4096</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00048">48</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga4cef0ed61357dad5110c8f4e1a71fc75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cef0ed61357dad5110c8f4e1a71fc75">&#9670;&nbsp;</a></span>STM8_RAM_SIZE <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_SIZE&#160;&#160;&#160;1536</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>size of RAM [B] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00064">64</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga5cd3410d769c6cdceddc07de03d90481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd3410d769c6cdceddc07de03d90481">&#9670;&nbsp;</a></span>STM8_RAM_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8_RAM_START&#160;&#160;&#160;0x0000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>first address in RAM </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00074">74</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga06a48a0dc40e9bb39e1cd3dc745a1f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06a48a0dc40e9bb39e1cd3dc745a1f5c">&#9670;&nbsp;</a></span>STM8TL52F4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL52F4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga26d0c0a543b0419dc5dbbb8484874359"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26d0c0a543b0419dc5dbbb8484874359">&#9670;&nbsp;</a></span>STM8TL52G4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL52G4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gac60f7ef4400abb98b461d7deb4d1b592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac60f7ef4400abb98b461d7deb4d1b592">&#9670;&nbsp;</a></span>STM8TL53C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL53C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga21f8d611d9b07c68da9a025caa8b76bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21f8d611d9b07c68da9a025caa8b76bc">&#9670;&nbsp;</a></span>STM8TL53F4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL53F4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e9a8c7e41cd5eea5f8a46ccfebc7fb0">&#9670;&nbsp;</a></span>STM8TL53G4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL53G4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00040">40</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga8a546868076b4776ed7a41c7a3f64962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a546868076b4776ed7a41c7a3f64962">&#9670;&nbsp;</a></span>STM8TL5x <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define STM8TL5x</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00043">43</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga5f3754e033deb3bae76086aa8c9d9ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f3754e033deb3bae76086aa8c9d9ac8">&#9670;&nbsp;</a></span>SW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SW_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>=0xBF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reset controller via WWGD module </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00174">174</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga44da6c542c4c42f9184801d6a8ca68b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da6c542c4c42f9184801d6a8ca68b1">&#9670;&nbsp;</a></span>SYSCFG_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSCFG_AddressBase&#160;&#160;&#160;0x509E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00057">57</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga5f251fa7aad78d0be43726b47ffe654b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f251fa7aad78d0be43726b47ffe654b">&#9670;&nbsp;</a></span>TIM2_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM2_AddressBase&#160;&#160;&#160;0x5250</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00069">69</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga3a1209b89ba820428f5f6b1a87b34fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a1209b89ba820428f5f6b1a87b34fa3">&#9670;&nbsp;</a></span>TIM3_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM3_AddressBase&#160;&#160;&#160;0x5280</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00070">70</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga5cdb551806a623c1581fc6827eb31083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cdb551806a623c1581fc6827eb31083">&#9670;&nbsp;</a></span>TIM4_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIM4_AddressBase&#160;&#160;&#160;0x52E0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00071">71</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gaa30e473ec4a616bd5bbbe41e014203a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa30e473ec4a616bd5bbbe41e014203a2">&#9670;&nbsp;</a></span>TRIGGER_TRAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRIGGER_TRAP&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00171">171</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga55285003ad24bbe5a86e94f3a731ccef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55285003ad24bbe5a86e94f3a731ccef">&#9670;&nbsp;</a></span>UID_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UID_AddressBase&#160;&#160;&#160;0x4925</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00076">76</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="gaaadf38f5524c0b53bfd0906fba5f032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaadf38f5524c0b53bfd0906fba5f032c">&#9670;&nbsp;</a></span>USART_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USART_AddressBase&#160;&#160;&#160;0x5230</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00068">68</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga005ed1b077a9da0cd4b368e52054120d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga005ed1b077a9da0cd4b368e52054120d">&#9670;&nbsp;</a></span>WAIT_FOR_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WAIT_FOR_INTERRUPT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>stop code execution and wait for interrupt </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l5x_8h_source.html#l00172">172</a> of file <a class="el" href="_s_t_m8_t_l5x_8h_source.html">STM8TL5x.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga049918fe977d65e02340fef72afb3de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga049918fe977d65e02340fef72afb3de4">&#9670;&nbsp;</a></span>WFE_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WFE_AddressBase&#160;&#160;&#160;0x50A6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00059">59</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l53_f4_8h_source.html">STM8TL53F4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l52_f4_8h_source.html">STM8TL52F4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l53_g4_8h_source.html">STM8TL53G4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l53_c4_8h_source.html">STM8TL53C4.h</a>.</p>

</div>
</div>
<a id="ga552b06d3846b9db13329805df080116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b06d3846b9db13329805df080116c">&#9670;&nbsp;</a></span>WWDG_AddressBase <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDG_AddressBase&#160;&#160;&#160;0x50D3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html#l00062">62</a> of file <a class="el" href="_s_t_m8_t_l52_g4_8h_source.html">STM8TL52G4.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
