# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do AresiaSRAM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/db {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/db/clock1m_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< Updated upstream
# Start time: 15:59:22 on Apr 27,2023
=======
# Start time: 14:44:22 on May 02,2023
>>>>>>> Stashed changes
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/db" C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/db/clock1m_altpll.v 
# -- Compiling module clock1M_altpll
# 
# Top level modules:
# 	clock1M_altpll
<<<<<<< Updated upstream
# End time: 15:59:22 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:22 on Apr 27,2023
=======
# End time: 14:44:22 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/simul_var_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:22 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/simul_var_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package simulPkg
<<<<<<< Updated upstream
# End time: 15:59:22 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:22 on Apr 27,2023
=======
# End time: 14:44:22 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/SegmentDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:22 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/SegmentDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SegmentDecoder
# -- Compiling architecture vhdl of SegmentDecoder
<<<<<<< Updated upstream
# End time: 15:59:22 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM_2PORT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:22 on Apr 27,2023
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM_2PORT.vhd 
=======
# End time: 14:44:22 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8x4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:22 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RAM8x4
# -- Compiling architecture SYN of RAM8x4
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8_3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8_3.vhd 
>>>>>>> Stashed changes
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
<<<<<<< Updated upstream
# -- Compiling entity RAM_2PORT
# -- Compiling architecture SYN of ram_2port
# End time: 15:59:23 on Apr 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:23 on Apr 27,2023
=======
# -- Compiling entity RAM8_3
# -- Compiling architecture SYN of ram8_3
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM8_2
# -- Compiling architecture SYN of ram8_2
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM8_1
# -- Compiling architecture SYN of ram8_1
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8_0.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RAM8_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM8_0
# -- Compiling architecture SYN of ram8_0
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/ProgramCounter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/ProgramCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ProgramCounter
# -- Compiling architecture archi of ProgramCounter
<<<<<<< Updated upstream
# End time: 15:59:23 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:23 on Apr 27,2023
=======
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Processor
# -- Compiling architecture archi of Processor
<<<<<<< Updated upstream
# End time: 15:59:23 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:23 on Apr 27,2023
=======
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/InstructionDecoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/InstructionDecoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity InstructionDecoder
# -- Compiling architecture archi of InstructionDecoder
<<<<<<< Updated upstream
# End time: 15:59:23 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:23 on Apr 27,2023
=======
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Displays.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Displays.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Displays
# -- Compiling architecture archi of Displays
<<<<<<< Updated upstream
# End time: 15:59:23 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:23 on Apr 27,2023
=======
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Counter
# -- Compiling architecture archi of Counter
<<<<<<< Updated upstream
# End time: 15:59:23 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:23 on Apr 27,2023
=======
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/clock1M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/clock1M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clock1M
# -- Compiling architecture SYN of clock1m
<<<<<<< Updated upstream
# End time: 15:59:23 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:23 on Apr 27,2023
=======
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alu
# -- Compiling architecture archi of Alu
<<<<<<< Updated upstream
# End time: 15:59:24 on Apr 27,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Alignment.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:24 on Apr 27,2023
=======
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Alignment.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Alignment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Alignment
# -- Compiling architecture archi of Alignment
<<<<<<< Updated upstream
# End time: 15:59:24 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:24 on Apr 27,2023
=======
# End time: 14:44:23 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Bootloader.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:23 on May 02,2023
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Bootloader.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Bootloader
# -- Compiling architecture archi of Bootloader
# End time: 14:44:24 on May 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:24 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity Top
# -- Compiling architecture archi of Top
<<<<<<< Updated upstream
# End time: 15:59:24 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:24 on Apr 27,2023
=======
# End time: 14:44:24 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RegisterFile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:24 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/RegisterFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity RegisterFile
# -- Compiling architecture archi of RegisterFile
<<<<<<< Updated upstream
# End time: 15:59:24 on Apr 27,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:24 on Apr 27,2023
=======
# End time: 14:44:24 on May 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/DEBUGER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:24 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/DEBUGER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity debuger
# -- Compiling architecture archi of debuger
<<<<<<< Updated upstream
# End time: 15:59:24 on Apr 27,2023, Elapsed time: 0:00:00
=======
# End time: 14:44:24 on May 02,2023, Elapsed time: 0:00:00
>>>>>>> Stashed changes
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/TestBench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
<<<<<<< Updated upstream
# Start time: 15:59:24 on Apr 27,2023
=======
# Start time: 14:44:24 on May 02,2023
>>>>>>> Stashed changes
# vcom -reportprogress 300 -93 -work work C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/TestBench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package simulPkg
# -- Compiling entity TestBench
# -- Compiling architecture VHDL of TestBench
<<<<<<< Updated upstream
# End time: 15:59:24 on Apr 27,2023, Elapsed time: 0:00:00
=======
# End time: 14:44:24 on May 02,2023, Elapsed time: 0:00:00
>>>>>>> Stashed changes
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" TestBench 
<<<<<<< Updated upstream
# Start time: 15:59:24 on Apr 27,2023
=======
# Start time: 14:44:24 on May 02,2023
>>>>>>> Stashed changes
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.simulpkg
# Loading work.testbench(vhdl)
# Loading work.top(archi)
# Loading work.debuger(archi)
# Loading work.segmentdecoder(vhdl)
# Loading work.processor(archi)
# Loading work.programcounter(archi)
# Loading work.instructiondecoder(archi)
# Loading work.registerfile(archi)
# Loading work.alu(archi)
# Loading work.alignment(archi)
# Loading work.counter(archi)
# Loading work.displays(archi)
# Loading work.clock1m(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
<<<<<<< Updated upstream
# Loading altera_mf.altera_mf_components
# Loading work.ram_2port(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altsyncram(translated)
# ** Warning: Design size of 19114 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
=======
# Loading work.ram8x4(syn)
# Loading altera_mf.altera_mf_components
# Loading work.ram8_0(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram8_1(syn)
# Loading work.ram8_2(syn)
# Loading work.ram8_3(syn)
# Loading work.bootloader(archi)
# ** Warning: Design size of 20080 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
>>>>>>> Stashed changes
# Expect performance to be adversely affected.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/iTop/debug/TOPdisplay2(31 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/iTop/debugDisplay2(31 downto 16).
# 
# do C:/Users/leama/Aresia/Git_AresiaSRAM/AresiaSRAM/simulation/modelsim/my_custom_view.do
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -radix hexadecimal /testbench/reset
<<<<<<< Updated upstream
# add wave -noupdate -radix hexadecimal /testbench/ck
# add wave -noupdate -radix hexadecimal /testbench/counter
# add wave -noupdate -radix hexadecimal /testbench/progcounter
# add wave -noupdate -radix hexadecimal /testbench/instr
# add wave -noupdate -radix hexadecimal /testbench/iTop/instCPT/CPTcounter
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/SigPC
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/SigPCnext
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/MuxPC
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/SigMux1Sel
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/SigMux2Sel
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PCjal
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PCjalr
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PCoffset
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/SigOffSum
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/SigOffSub
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PCoffsetsign
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PCbranch
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PChold
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PCoffsetsign
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/SigMux1Out
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/SigMux2Out
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PClock
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PCLoad
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instPC/PCnext
# add wave -noupdate -radix hexadecimal /testbench/iTop/instCPT/CPTwrite
# add wave -noupdate -radix hexadecimal /testbench/iTop/instCPT/CPTreset
# add wave -noupdate -radix hexadecimal /testbench/iTop/instCPT/CPTinput
# add wave -noupdate -radix hexadecimal /testbench/iTop/instCPT/regCpt
# add wave -noupdate -radix hexadecimal /testbench/iTop/instCPT/combCpt
# add wave -noupdate -radix hexadecimal /testbench/iTop/instCPT/CPTclock
# add wave -noupdate -radix hexadecimal /testbench/iTop/instCPT/CPTreset
=======
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: leama  Hostname: LAPTOP-Q2CN22IB  ProcessID: 123368
#           Attempting to use alternate WLF file "./wlftcdhejs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcdhejs
# add wave -noupdate -radix hexadecimal /testbench/ck
# add wave -noupdate -radix decimal /testbench/counter
# add wave -noupdate -radix hexadecimal /testbench/progcounter
# add wave -noupdate -radix hexadecimal /testbench/instr
# add wave -noupdate /testbench/sigBoot
# add wave -noupdate -radix hexadecimal /testbench/iTop/instBoot/CS
# add wave -noupdate -radix hexadecimal /testbench/iTop/instBoot/addrInstBoot
# add wave -noupdate -radix hexadecimal /testbench/iTop/instBoot/clk
# add wave -noupdate -radix hexadecimal /testbench/iTop/instBoot/instBoot
# add wave -noupdate -radix hexadecimal /testbench/iTop/instBoot/rom_block
# add wave -noupdate -radix hexadecimal /testbench/iTop/SIGinstBoot
# add wave -noupdate -radix hexadecimal /testbench/iTop/SIGinstMux
# add wave -noupdate -radix hexadecimal /testbench/iTop/SIGPROCinstruction
>>>>>>> Stashed changes
# add wave -noupdate -radix hexadecimal /testbench/dataAddr
# add wave -noupdate -radix hexadecimal /testbench/load
# add wave -noupdate -radix hexadecimal /testbench/store
# add wave -noupdate -radix hexadecimal /testbench/dataLength
# add wave -noupdate -radix hexadecimal /testbench/inputData
# add wave -noupdate -radix hexadecimal /testbench/outputData
# add wave -noupdate -radix hexadecimal /testbench/outputInstr
<<<<<<< Updated upstream
# add wave -noupdate -radix hexadecimal /testbench/reg0D
# add wave -noupdate -radix hexadecimal /testbench/reg0E
# add wave -noupdate -radix hexadecimal /testbench/reg0F
# add wave -noupdate -radix hexadecimal /testbench/iTop/Memory/q_b
# add wave -noupdate /testbench/iTop/Memory/dq
# add wave -noupdate -group Alignment -radix binary /testbench/iTop/instPROC/instALIGNMENT/IDimm12S
# add wave -noupdate -group Alignment -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/IDimm12I
# add wave -noupdate -group Alignment -radix hexadecimal -childformat {{/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(31) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(30) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(29) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(28) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(27) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(26) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(25) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(24) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(23) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(22) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(21) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(20) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(19) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(18) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(17) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(16) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(15) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(14) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(13) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(12) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(11) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(10) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(9) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(8) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(7) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(6) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(5) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(4) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(3) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(2) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(1) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(0) -radix hexadecimal}} -subitemconfig {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(31) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(30) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(29) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(28) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(27) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(26) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(25) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(24) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(23) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(22) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(21) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(20) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(19) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(18) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(17) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(16) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(15) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(14) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(13) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(12) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(11) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(10) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(9) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(8) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(7) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(6) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(5) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(4) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(3) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(2) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(1) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(0) {-height 15 -radix hexadecimal}} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in
# add wave -noupdate -group Alignment -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/Mask
# add wave -noupdate -group Alignment -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/RF_Align
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instRF/RFin
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg00
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg01
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg02
=======
# add wave -noupdate -radix hexadecimal /testbench/reg00
# add wave -noupdate -radix hexadecimal /testbench/reg01
# add wave -noupdate -radix hexadecimal -childformat {{/testbench/reg02(31) -radix hexadecimal} {/testbench/reg02(30) -radix hexadecimal} {/testbench/reg02(29) -radix hexadecimal} {/testbench/reg02(28) -radix hexadecimal} {/testbench/reg02(27) -radix hexadecimal} {/testbench/reg02(26) -radix hexadecimal} {/testbench/reg02(25) -radix hexadecimal} {/testbench/reg02(24) -radix hexadecimal} {/testbench/reg02(23) -radix hexadecimal} {/testbench/reg02(22) -radix hexadecimal} {/testbench/reg02(21) -radix hexadecimal} {/testbench/reg02(20) -radix hexadecimal} {/testbench/reg02(19) -radix hexadecimal} {/testbench/reg02(18) -radix hexadecimal} {/testbench/reg02(17) -radix hexadecimal} {/testbench/reg02(16) -radix hexadecimal} {/testbench/reg02(15) -radix hexadecimal} {/testbench/reg02(14) -radix hexadecimal} {/testbench/reg02(13) -radix hexadecimal} {/testbench/reg02(12) -radix hexadecimal} {/testbench/reg02(11) -radix hexadecimal} {/testbench/reg02(10) -radix hexadecimal} {/testbench/reg02(9) -radix hexadecimal} {/testbench/reg02(8) -radix hexadecimal} {/testbench/reg02(7) -radix hexadecimal} {/testbench/reg02(6) -radix hexadecimal} {/testbench/reg02(5) -radix hexadecimal} {/testbench/reg02(4) -radix hexadecimal} {/testbench/reg02(3) -radix hexadecimal} {/testbench/reg02(2) -radix hexadecimal} {/testbench/reg02(1) -radix hexadecimal} {/testbench/reg02(0) -radix hexadecimal}} -subitemconfig {/testbench/reg02(31) {-height 15 -radix hexadecimal} /testbench/reg02(30) {-height 15 -radix hexadecimal} /testbench/reg02(29) {-height 15 -radix hexadecimal} /testbench/reg02(28) {-height 15 -radix hexadecimal} /testbench/reg02(27) {-height 15 -radix hexadecimal} /testbench/reg02(26) {-height 15 -radix hexadecimal} /testbench/reg02(25) {-height 15 -radix hexadecimal} /testbench/reg02(24) {-height 15 -radix hexadecimal} /testbench/reg02(23) {-height 15 -radix hexadecimal} /testbench/reg02(22) {-height 15 -radix hexadecimal} /testbench/reg02(21) {-height 15 -radix hexadecimal} /testbench/reg02(20) {-height 15 -radix hexadecimal} /testbench/reg02(19) {-height 15 -radix hexadecimal} /testbench/reg02(18) {-height 15 -radix hexadecimal} /testbench/reg02(17) {-height 15 -radix hexadecimal} /testbench/reg02(16) {-height 15 -radix hexadecimal} /testbench/reg02(15) {-height 15 -radix hexadecimal} /testbench/reg02(14) {-height 15 -radix hexadecimal} /testbench/reg02(13) {-height 15 -radix hexadecimal} /testbench/reg02(12) {-height 15 -radix hexadecimal} /testbench/reg02(11) {-height 15 -radix hexadecimal} /testbench/reg02(10) {-height 15 -radix hexadecimal} /testbench/reg02(9) {-height 15 -radix hexadecimal} /testbench/reg02(8) {-height 15 -radix hexadecimal} /testbench/reg02(7) {-height 15 -radix hexadecimal} /testbench/reg02(6) {-height 15 -radix hexadecimal} /testbench/reg02(5) {-height 15 -radix hexadecimal} /testbench/reg02(4) {-height 15 -radix hexadecimal} /testbench/reg02(3) {-height 15 -radix hexadecimal} /testbench/reg02(2) {-height 15 -radix hexadecimal} /testbench/reg02(1) {-height 15 -radix hexadecimal} /testbench/reg02(0) {-height 15 -radix hexadecimal}} /testbench/reg02
# add wave -noupdate -radix hexadecimal /testbench/reg0A
# add wave -noupdate -radix hexadecimal /testbench/reg0D
# add wave -noupdate -radix hexadecimal /testbench/reg0E
# add wave -noupdate -radix hexadecimal /testbench/reg0F
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PChold
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCclock
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCreset
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCoffset
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCoffsetsign
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCjal
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCjalr
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCbranch
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCfunct3
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCauipc
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCalueq
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCaluinf
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCalusup
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCaluinfU
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCalusupU
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PClock
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCLoad
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PCnext
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/PC
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigBranchCond
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigMux1Sel
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigMux2Sel
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigMux1Out
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigMux2Out
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigOffSum
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigOffSub
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigPC
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/SigPCnext
# add wave -noupdate -group PC -radix hexadecimal /testbench/iTop/instPROC/instPC/MuxPC
# add wave -noupdate -expand -group DQ -radix hexadecimal /testbench/iTop/Memory/q_b
# add wave -noupdate -expand -group DQ /testbench/iTop/Memory/dq
# add wave -noupdate -expand -group DQ /testbench/iTop/instPROC/instALIGNMENT/IDimm12S
# add wave -noupdate -expand -group DQ /testbench/iTop/instPROC/instALIGNMENT/IDimm12I
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM0/data_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM1/data_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM2/data_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM3/data_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM0/data_a
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM1/data_a
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM2/data_a
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM3/data_a
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM0/address_a
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM1/address_a
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM2/address_a
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM3/address_a
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM0/address_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM1/address_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM2/address_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM3/address_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM0/q_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM1/q_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM2/q_b
# add wave -noupdate -group RAM_0_1_2_3 -radix hexadecimal /testbench/iTop/Memory/instRAM3/q_b
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PChold
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCclock
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCreset
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCoffset
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCoffsetsign
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCjal
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCjalr
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCbranch
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCfunct3
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCauipc
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCalueq
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCaluinf
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCalusup
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCaluinfU
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCalusupU
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PClock
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCLoad
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PCnext
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/PC
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigBranchCond
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigMux1Sel
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigMux2Sel
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigMux1Out
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigMux2Out
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigOffSum
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigOffSub
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigPC
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/SigPCnext
# add wave -noupdate -group RAM_0_1_2_3 -group PC /testbench/iTop/instPROC/instPC/MuxPC
# add wave -noupdate -group Alignment -radix binary /testbench/iTop/instPROC/instALIGNMENT/IDimm12S
# add wave -noupdate -group Alignment -radix binary /testbench/iTop/instPROC/instALIGNMENT/IDimm12I
# add wave -noupdate -group Alignment -radix hexadecimal -childformat {{/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(31) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(30) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(29) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(28) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(27) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(26) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(25) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(24) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(23) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(22) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(21) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(20) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(19) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(18) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(17) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(16) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(15) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(14) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(13) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(12) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(11) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(10) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(9) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(8) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(7) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(6) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(5) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(4) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(3) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(2) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(1) -radix hexadecimal} {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(0) -radix hexadecimal}} -subitemconfig {/testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(31) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(30) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(29) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(28) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(27) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(26) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(25) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(24) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(23) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(22) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(21) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(20) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(19) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(18) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(17) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(16) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(15) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(14) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(13) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(12) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(11) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(10) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(9) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(8) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(7) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(6) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(5) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(4) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(3) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(2) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(1) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in(0) {-height 15 -radix hexadecimal}} /testbench/iTop/instPROC/instALIGNMENT/RF_Align_in
# add wave -noupdate -group Alignment -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/Mask
# add wave -noupdate -group Alignment -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/RF_Align
# add wave -noupdate -radix hexadecimal -childformat {{/testbench/iTop/instPROC/instRF/RFin(31) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(30) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(29) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(28) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(27) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(26) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(25) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(24) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(23) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(22) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(21) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(20) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(19) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(18) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(17) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(16) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(15) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(14) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(13) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(12) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(11) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(10) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(9) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(8) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(7) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(6) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(5) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(4) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(3) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(2) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(1) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFin(0) -radix hexadecimal}} -subitemconfig {/testbench/iTop/instPROC/instRF/RFin(31) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(30) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(29) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(28) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(27) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(26) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(25) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(24) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(23) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(22) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(21) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(20) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(19) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(18) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(17) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(16) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(15) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(14) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(13) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(12) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(11) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(10) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(9) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(8) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(7) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(6) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(5) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(4) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(3) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(2) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(1) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFin(0) {-height 15 -radix hexadecimal}} /testbench/iTop/instPROC/instRF/RFin
>>>>>>> Stashed changes
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg03
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg04
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg05
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg06
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg07
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg08
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg09
<<<<<<< Updated upstream
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg0A
=======
>>>>>>> Stashed changes
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg0B
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg0C
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg10
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg11
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg12
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg13
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg14
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg15
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg16
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg17
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg18
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg19
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg1A
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg1B
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg1C
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg1D
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg1E
# add wave -noupdate -group Register -radix hexadecimal /testbench/reg1F
<<<<<<< Updated upstream
# add wave -noupdate -radix hexadecimal /testbench/SigTOPdisplay1
# add wave -noupdate -radix hexadecimal /testbench/SigTOPdisplay2
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {3632508 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
=======
# add wave -noupdate -expand -group Display -radix hexadecimal /testbench/SigTOPdisplay1
# add wave -noupdate -expand -group Display -radix hexadecimal /testbench/SigTOPdisplay2
# add wave -noupdate -expand -group Display -radix hexadecimal /testbench/iTop/instDISP/DISPinput
# add wave -noupdate -expand -group Display -radix hexadecimal /testbench/iTop/instDISP/DISPaddr
# add wave -noupdate -group RegisterFile /testbench/iTop/instPROC/instRF/RFclock
# add wave -noupdate -group RegisterFile /testbench/iTop/instPROC/instRF/RFreset
# add wave -noupdate -group RegisterFile -radix hexadecimal /testbench/iTop/instPROC/instRF/RFin
# add wave -noupdate -group RegisterFile -radix hexadecimal /testbench/iTop/instPROC/instRF/RFrd
# add wave -noupdate -group RegisterFile -radix hexadecimal /testbench/iTop/instPROC/instRF/RFrs1
# add wave -noupdate -group RegisterFile -radix hexadecimal /testbench/iTop/instPROC/instRF/RFrs2
# add wave -noupdate -group RegisterFile -radix hexadecimal /testbench/iTop/instPROC/instRF/RFout1
# add wave -noupdate -group RegisterFile -radix hexadecimal /testbench/iTop/instPROC/instRF/RFout2
# add wave -noupdate -group RegisterFile -radix hexadecimal -childformat {{/testbench/iTop/instPROC/instRF/RFreg(0) -radix hexadecimal -childformat {{/testbench/iTop/instPROC/instRF/RFreg(0)(31) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(30) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(29) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(28) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(27) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(26) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(25) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(24) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(23) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(22) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(21) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(20) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(19) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(18) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(17) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(16) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(15) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(14) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(13) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(12) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(11) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(10) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(9) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(8) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(7) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(6) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(5) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(4) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(3) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(2) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(1) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(0) -radix hexadecimal}}} {/testbench/iTop/instPROC/instRF/RFreg(1) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(2) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(3) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(4) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(5) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(6) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(7) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(8) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(9) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(10) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(11) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(12) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(13) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(14) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(15) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(16) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(17) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(18) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(19) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(20) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(21) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(22) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(23) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(24) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(25) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(26) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(27) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(28) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(29) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(30) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(31) -radix hexadecimal}} -subitemconfig {/testbench/iTop/instPROC/instRF/RFreg(0) {-height 15 -radix hexadecimal -childformat {{/testbench/iTop/instPROC/instRF/RFreg(0)(31) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(30) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(29) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(28) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(27) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(26) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(25) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(24) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(23) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(22) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(21) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(20) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(19) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(18) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(17) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(16) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(15) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(14) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(13) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(12) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(11) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(10) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(9) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(8) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(7) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(6) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(5) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(4) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(3) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(2) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(1) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFreg(0)(0) -radix hexadecimal}} -expand} /testbench/iTop/instPROC/instRF/RFreg(0)(31) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(30) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(29) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(28) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(27) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(26) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(25) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(24) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(23) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(22) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(21) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(20) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(19) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(18) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(17) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(16) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(15) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(14) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(13) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(12) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(11) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(10) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(9) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(8) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(7) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(6) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(5) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(4) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(3) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(2) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(1) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(0)(0) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(1) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(2) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(3) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(4) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(5) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(6) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(7) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(8) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(9) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(10) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(11) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(12) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(13) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(14) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(15) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(16) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(17) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(18) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(19) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(20) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(21) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(22) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(23) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(24) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(25) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(26) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(27) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(28) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(29) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(30) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFreg(31) {-height 15 -radix hexadecimal}} /testbench/iTop/instPROC/instRF/RFreg
# add wave -noupdate -group RegisterFile -radix hexadecimal -childformat {{/testbench/iTop/instPROC/instRF/RFMux(0) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(1) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(2) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(3) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(4) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(5) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(6) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(7) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(8) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(9) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(10) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(11) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(12) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(13) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(14) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(15) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(16) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(17) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(18) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(19) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(20) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(21) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(22) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(23) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(24) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(25) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(26) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(27) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(28) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(29) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(30) -radix hexadecimal} {/testbench/iTop/instPROC/instRF/RFMux(31) -radix hexadecimal}} -expand -subitemconfig {/testbench/iTop/instPROC/instRF/RFMux(0) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(1) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(2) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(3) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(4) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(5) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(6) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(7) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(8) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(9) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(10) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(11) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(12) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(13) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(14) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(15) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(16) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(17) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(18) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(19) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(20) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(21) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(22) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(23) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(24) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(25) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(26) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(27) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(28) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(29) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(30) {-height 15 -radix hexadecimal} /testbench/iTop/instPROC/instRF/RFMux(31) {-height 15 -radix hexadecimal}} /testbench/iTop/instPROC/instRF/RFMux
# add wave -noupdate /testbench/iTop/instPROC/instALIGNMENT/IDfunct3
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/RF_Align_out
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/PROCinputDM
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/PROCoutputDM
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/SIGoutputALU
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/PROCaddrDM
# add wave -noupdate -radix hexadecimal /testbench/iTop/instPROC/instALIGNMENT/q_b
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {211810451 ps} 0} {{Cursor 2} {137590464 ps} 0} {{Cursor 3} {18445038 ps} 0}
# quietly wave cursor active 3
# configure wave -namecolwidth 192
# configure wave -valuecolwidth 126
>>>>>>> Stashed changes
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
<<<<<<< Updated upstream
# WaveRestoreZoom {11253244 ps} {17176016 ps}
# run 20 ms
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/Memory/altsyncram_component
=======
# WaveRestoreZoom {13945685 ps} {19022733 ps}
# run 20 ms
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/Memory/instRAM3/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/Memory/instRAM2/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/Memory/instRAM1/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/Memory/instRAM0/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALIGNMENT
>>>>>>> Stashed changes
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Region: /testbench/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
<<<<<<< Updated upstream
=======
#    Time: 0 ps  Iteration: 0  Instance: /testbench/iTop/instPROC/instRF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /testbench/iTop/instPROC/instALIGNMENT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /testbench/iTop/instPROC/instRF
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
>>>>>>> Stashed changes
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Region: /testbench/iTop/instPROC/instRF/gen(31)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(1)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(2)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(3)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(4)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(5)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(6)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(7)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(8)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(9)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(10)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(11)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(12)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(13)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(14)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(15)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(16)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(17)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(18)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(19)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(20)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(21)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(22)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(23)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(24)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(25)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(26)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(27)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(28)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(29)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(30)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Region: /testbench/iTop/instPROC/instRF/gen(31)
<<<<<<< Updated upstream
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbench/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# End time: 17:14:35 on Apr 27,2023, Elapsed time: 1:15:11
# Errors: 0, Warnings: 104
=======
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /testbench/iTop/instPROC/instALIGNMENT
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 60 ns  Iteration: 3  Instance: /testbench/iTop/instPLL/altpll_component/CYCLONEIII_ALTPLL/M5
# End time: 14:46:55 on May 02,2023, Elapsed time: 0:02:31
# Errors: 0, Warnings: 114
>>>>>>> Stashed changes
