/****************************************************************************
 Name          : sgx545defs.h
 Author        : Autogenerated
 Copyright     : 2001-2009 by Imagination Technologies Limited. All rights
                 reserved. No part of this software, either material or
                 conceptual may be copied or distributed, transmitted,
                 transcribed, stored in a retrieval system or translated into
                 any human or computer language in any form by any means,
                 electronic, mechanical, manual or otherwise, or
                 disclosed to third parties without the express written
                 permission of Imagination Technologies Limited, Home Park
                 Estate, Kings Langley, Hertfordshire, WD4 8LZ, U.K.
 Description   : 

 Program Type  : Autogenerated C -- do not edit

 Version       : $Revision: 1.48 $


 Generated by regconv version 1.127, from files:
	muse.def : 1.237 
****************************************************************************/


#ifndef _SGX545DEFS_H_
#define _SGX545DEFS_H_

/* Register EUR_CR_CLKGATECTL */
#define EUR_CR_CLKGATECTL                   0x0000
#define EUR_CR_CLKGATECTL_ISP_CLKG_MASK     0x00000003U
#define EUR_CR_CLKGATECTL_ISP_CLKG_SHIFT    0
#define EUR_CR_CLKGATECTL_ISP_CLKG_SIGNED   0

#define EUR_CR_CLKGATECTL_ISP2_CLKG_MASK    0x0000000CU
#define EUR_CR_CLKGATECTL_ISP2_CLKG_SHIFT   2
#define EUR_CR_CLKGATECTL_ISP2_CLKG_SIGNED  0

#define EUR_CR_CLKGATECTL_TSP_CLKG_MASK     0x00000030U
#define EUR_CR_CLKGATECTL_TSP_CLKG_SHIFT    4
#define EUR_CR_CLKGATECTL_TSP_CLKG_SIGNED   0

#define EUR_CR_CLKGATECTL_TE_CLKG_MASK      0x000000C0U
#define EUR_CR_CLKGATECTL_TE_CLKG_SHIFT     6
#define EUR_CR_CLKGATECTL_TE_CLKG_SIGNED    0

#define EUR_CR_CLKGATECTL_MTE_CLKG_MASK     0x00000300U
#define EUR_CR_CLKGATECTL_MTE_CLKG_SHIFT    8
#define EUR_CR_CLKGATECTL_MTE_CLKG_SIGNED   0

#define EUR_CR_CLKGATECTL_DPM_CLKG_MASK     0x00000C00U
#define EUR_CR_CLKGATECTL_DPM_CLKG_SHIFT    10
#define EUR_CR_CLKGATECTL_DPM_CLKG_SIGNED   0

#define EUR_CR_CLKGATECTL_VDM_CLKG_MASK     0x00003000U
#define EUR_CR_CLKGATECTL_VDM_CLKG_SHIFT    12
#define EUR_CR_CLKGATECTL_VDM_CLKG_SIGNED   0

#define EUR_CR_CLKGATECTL_PDS0_CLKG_MASK    0x0000C000U
#define EUR_CR_CLKGATECTL_PDS0_CLKG_SHIFT   14
#define EUR_CR_CLKGATECTL_PDS0_CLKG_SIGNED  0

#define EUR_CR_CLKGATECTL_AUTO_MAN_REG_MASK 0x01000000U
#define EUR_CR_CLKGATECTL_AUTO_MAN_REG_SHIFT 24
#define EUR_CR_CLKGATECTL_AUTO_MAN_REG_SIGNED 0

/* Register EUR_CR_CLKGATECTL2 */
#define EUR_CR_CLKGATECTL2                  0x0004
#define EUR_CR_CLKGATECTL2_PBE_CLKG_MASK    0x00000003U
#define EUR_CR_CLKGATECTL2_PBE_CLKG_SHIFT   0
#define EUR_CR_CLKGATECTL2_PBE_CLKG_SIGNED  0

#define EUR_CR_CLKGATECTL2_CACHEL2_CLKG_MASK 0x0000000CU
#define EUR_CR_CLKGATECTL2_CACHEL2_CLKG_SHIFT 2
#define EUR_CR_CLKGATECTL2_CACHEL2_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_UCACHEL2_CLKG_MASK 0x00000030U
#define EUR_CR_CLKGATECTL2_UCACHEL2_CLKG_SHIFT 4
#define EUR_CR_CLKGATECTL2_UCACHEL2_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_USE0_CLKG_MASK   0x000000C0U
#define EUR_CR_CLKGATECTL2_USE0_CLKG_SHIFT  6
#define EUR_CR_CLKGATECTL2_USE0_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_ITR0_CLKG_MASK   0x00000300U
#define EUR_CR_CLKGATECTL2_ITR0_CLKG_SHIFT  8
#define EUR_CR_CLKGATECTL2_ITR0_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_TEX0_CLKG_MASK   0x00000C00U
#define EUR_CR_CLKGATECTL2_TEX0_CLKG_SHIFT  10
#define EUR_CR_CLKGATECTL2_TEX0_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_MADD0_CLKG_MASK  0x00003000U
#define EUR_CR_CLKGATECTL2_MADD0_CLKG_SHIFT 12
#define EUR_CR_CLKGATECTL2_MADD0_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_USE1_CLKG_MASK   0x0000C000U
#define EUR_CR_CLKGATECTL2_USE1_CLKG_SHIFT  14
#define EUR_CR_CLKGATECTL2_USE1_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_ITR1_CLKG_MASK   0x00030000U
#define EUR_CR_CLKGATECTL2_ITR1_CLKG_SHIFT  16
#define EUR_CR_CLKGATECTL2_ITR1_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_TEX1_CLKG_MASK   0x000C0000U
#define EUR_CR_CLKGATECTL2_TEX1_CLKG_SHIFT  18
#define EUR_CR_CLKGATECTL2_TEX1_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_MADD1_CLKG_MASK  0x00300000U
#define EUR_CR_CLKGATECTL2_MADD1_CLKG_SHIFT 20
#define EUR_CR_CLKGATECTL2_MADD1_CLKG_SIGNED 0

#define EUR_CR_CLKGATECTL2_PDS1_CLKG_MASK   0x00C00000U
#define EUR_CR_CLKGATECTL2_PDS1_CLKG_SHIFT  22
#define EUR_CR_CLKGATECTL2_PDS1_CLKG_SIGNED 0

/* Register EUR_CR_CLKGATESTATUS */
#define EUR_CR_CLKGATESTATUS                0x0008
#define EUR_CR_CLKGATESTATUS_ISP_CLKS_MASK  0x00000001U
#define EUR_CR_CLKGATESTATUS_ISP_CLKS_SHIFT 0
#define EUR_CR_CLKGATESTATUS_ISP_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_ISP2_CLKS_MASK 0x00000002U
#define EUR_CR_CLKGATESTATUS_ISP2_CLKS_SHIFT 1
#define EUR_CR_CLKGATESTATUS_ISP2_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_TSP_CLKS_MASK  0x00000004U
#define EUR_CR_CLKGATESTATUS_TSP_CLKS_SHIFT 2
#define EUR_CR_CLKGATESTATUS_TSP_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_TE_CLKS_MASK   0x00000008U
#define EUR_CR_CLKGATESTATUS_TE_CLKS_SHIFT  3
#define EUR_CR_CLKGATESTATUS_TE_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_MTE_CLKS_MASK  0x00000010U
#define EUR_CR_CLKGATESTATUS_MTE_CLKS_SHIFT 4
#define EUR_CR_CLKGATESTATUS_MTE_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_DPM_CLKS_MASK  0x00000020U
#define EUR_CR_CLKGATESTATUS_DPM_CLKS_SHIFT 5
#define EUR_CR_CLKGATESTATUS_DPM_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_VDM_CLKS_MASK  0x00000040U
#define EUR_CR_CLKGATESTATUS_VDM_CLKS_SHIFT 6
#define EUR_CR_CLKGATESTATUS_VDM_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_PDS0_CLKS_MASK 0x00000080U
#define EUR_CR_CLKGATESTATUS_PDS0_CLKS_SHIFT 7
#define EUR_CR_CLKGATESTATUS_PDS0_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_PBE_CLKS_MASK  0x00000100U
#define EUR_CR_CLKGATESTATUS_PBE_CLKS_SHIFT 8
#define EUR_CR_CLKGATESTATUS_PBE_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_CACHEL2_CLKS_MASK 0x00000200U
#define EUR_CR_CLKGATESTATUS_CACHEL2_CLKS_SHIFT 9
#define EUR_CR_CLKGATESTATUS_CACHEL2_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_UCACHEL2_CLKS_MASK 0x00000400U
#define EUR_CR_CLKGATESTATUS_UCACHEL2_CLKS_SHIFT 10
#define EUR_CR_CLKGATESTATUS_UCACHEL2_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_USE0_CLKS_MASK 0x00000800U
#define EUR_CR_CLKGATESTATUS_USE0_CLKS_SHIFT 11
#define EUR_CR_CLKGATESTATUS_USE0_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_ITR0_CLKS_MASK 0x00001000U
#define EUR_CR_CLKGATESTATUS_ITR0_CLKS_SHIFT 12
#define EUR_CR_CLKGATESTATUS_ITR0_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_TEX0_CLKS_MASK 0x00002000U
#define EUR_CR_CLKGATESTATUS_TEX0_CLKS_SHIFT 13
#define EUR_CR_CLKGATESTATUS_TEX0_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_MADD0_CLKS_MASK 0x00004000U
#define EUR_CR_CLKGATESTATUS_MADD0_CLKS_SHIFT 14
#define EUR_CR_CLKGATESTATUS_MADD0_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_USE1_CLKS_MASK 0x00008000U
#define EUR_CR_CLKGATESTATUS_USE1_CLKS_SHIFT 15
#define EUR_CR_CLKGATESTATUS_USE1_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_ITR1_CLKS_MASK 0x00010000U
#define EUR_CR_CLKGATESTATUS_ITR1_CLKS_SHIFT 16
#define EUR_CR_CLKGATESTATUS_ITR1_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_TEX1_CLKS_MASK 0x00020000U
#define EUR_CR_CLKGATESTATUS_TEX1_CLKS_SHIFT 17
#define EUR_CR_CLKGATESTATUS_TEX1_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_MADD1_CLKS_MASK 0x00040000U
#define EUR_CR_CLKGATESTATUS_MADD1_CLKS_SHIFT 18
#define EUR_CR_CLKGATESTATUS_MADD1_CLKS_SIGNED 0

#define EUR_CR_CLKGATESTATUS_PDS1_CLKS_MASK 0x00080000U
#define EUR_CR_CLKGATESTATUS_PDS1_CLKS_SHIFT 19
#define EUR_CR_CLKGATESTATUS_PDS1_CLKS_SIGNED 0

/* Register EUR_CR_CLKGATECTLOVR */
#define EUR_CR_CLKGATECTLOVR                0x000C
#define EUR_CR_CLKGATECTLOVR_ISP_CLKO_MASK  0x00000003U
#define EUR_CR_CLKGATECTLOVR_ISP_CLKO_SHIFT 0
#define EUR_CR_CLKGATECTLOVR_ISP_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR_ISP2_CLKO_MASK 0x0000000CU
#define EUR_CR_CLKGATECTLOVR_ISP2_CLKO_SHIFT 2
#define EUR_CR_CLKGATECTLOVR_ISP2_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR_TSP_CLKO_MASK  0x00000030U
#define EUR_CR_CLKGATECTLOVR_TSP_CLKO_SHIFT 4
#define EUR_CR_CLKGATECTLOVR_TSP_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR_TE_CLKO_MASK   0x000000C0U
#define EUR_CR_CLKGATECTLOVR_TE_CLKO_SHIFT  6
#define EUR_CR_CLKGATECTLOVR_TE_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR_MTE_CLKO_MASK  0x00000300U
#define EUR_CR_CLKGATECTLOVR_MTE_CLKO_SHIFT 8
#define EUR_CR_CLKGATECTLOVR_MTE_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR_DPM_CLKO_MASK  0x00000C00U
#define EUR_CR_CLKGATECTLOVR_DPM_CLKO_SHIFT 10
#define EUR_CR_CLKGATECTLOVR_DPM_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR_VDM_CLKO_MASK  0x00003000U
#define EUR_CR_CLKGATECTLOVR_VDM_CLKO_SHIFT 12
#define EUR_CR_CLKGATECTLOVR_VDM_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR_PDS0_CLKO_MASK 0x0000C000U
#define EUR_CR_CLKGATECTLOVR_PDS0_CLKO_SHIFT 14
#define EUR_CR_CLKGATECTLOVR_PDS0_CLKO_SIGNED 0

/* Register EUR_CR_CLKGATECTLOVR2 */
#define EUR_CR_CLKGATECTLOVR2               0x0010
#define EUR_CR_CLKGATECTLOVR2_PBE_CLKO_MASK 0x00000003U
#define EUR_CR_CLKGATECTLOVR2_PBE_CLKO_SHIFT 0
#define EUR_CR_CLKGATECTLOVR2_PBE_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_CACHEL2_CLKO_MASK 0x0000000CU
#define EUR_CR_CLKGATECTLOVR2_CACHEL2_CLKO_SHIFT 2
#define EUR_CR_CLKGATECTLOVR2_CACHEL2_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_UCACHEL2_CLKO_MASK 0x00000030U
#define EUR_CR_CLKGATECTLOVR2_UCACHEL2_CLKO_SHIFT 4
#define EUR_CR_CLKGATECTLOVR2_UCACHEL2_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_USE0_CLKO_MASK 0x000000C0U
#define EUR_CR_CLKGATECTLOVR2_USE0_CLKO_SHIFT 6
#define EUR_CR_CLKGATECTLOVR2_USE0_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_ITR0_CLKO_MASK 0x00000300U
#define EUR_CR_CLKGATECTLOVR2_ITR0_CLKO_SHIFT 8
#define EUR_CR_CLKGATECTLOVR2_ITR0_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_TEX0_CLKO_MASK 0x00000C00U
#define EUR_CR_CLKGATECTLOVR2_TEX0_CLKO_SHIFT 10
#define EUR_CR_CLKGATECTLOVR2_TEX0_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_MADD0_CLKO_MASK 0x00003000U
#define EUR_CR_CLKGATECTLOVR2_MADD0_CLKO_SHIFT 12
#define EUR_CR_CLKGATECTLOVR2_MADD0_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_USE1_CLKO_MASK 0x0000C000U
#define EUR_CR_CLKGATECTLOVR2_USE1_CLKO_SHIFT 14
#define EUR_CR_CLKGATECTLOVR2_USE1_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_ITR1_CLKO_MASK 0x00030000U
#define EUR_CR_CLKGATECTLOVR2_ITR1_CLKO_SHIFT 16
#define EUR_CR_CLKGATECTLOVR2_ITR1_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_TEX1_CLKO_MASK 0x000C0000U
#define EUR_CR_CLKGATECTLOVR2_TEX1_CLKO_SHIFT 18
#define EUR_CR_CLKGATECTLOVR2_TEX1_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_MADD1_CLKO_MASK 0x00300000U
#define EUR_CR_CLKGATECTLOVR2_MADD1_CLKO_SHIFT 20
#define EUR_CR_CLKGATECTLOVR2_MADD1_CLKO_SIGNED 0

#define EUR_CR_CLKGATECTLOVR2_PDS1_CLKO_MASK 0x00C00000U
#define EUR_CR_CLKGATECTLOVR2_PDS1_CLKO_SHIFT 22
#define EUR_CR_CLKGATECTLOVR2_PDS1_CLKO_SIGNED 0

/* Register EUR_CR_CORE_ID */
#define EUR_CR_CORE_ID                      0x001C
#define EUR_CR_CORE_ID_CONFIG_MASK          0x0000FFFFU
#define EUR_CR_CORE_ID_CONFIG_SHIFT         0
#define EUR_CR_CORE_ID_CONFIG_SIGNED        0

#define EUR_CR_CORE_ID_ID_MASK              0xFFFF0000U
#define EUR_CR_CORE_ID_ID_SHIFT             16
#define EUR_CR_CORE_ID_ID_SIGNED            0

/* Register EUR_CR_CORE_REVISION */
#define EUR_CR_CORE_REVISION                0x0020
#define EUR_CR_CORE_REVISION_MAINTENANCE_MASK 0x000000FFU
#define EUR_CR_CORE_REVISION_MAINTENANCE_SHIFT 0
#define EUR_CR_CORE_REVISION_MAINTENANCE_SIGNED 0

#define EUR_CR_CORE_REVISION_MINOR_MASK     0x0000FF00U
#define EUR_CR_CORE_REVISION_MINOR_SHIFT    8
#define EUR_CR_CORE_REVISION_MINOR_SIGNED   0

#define EUR_CR_CORE_REVISION_MAJOR_MASK     0x00FF0000U
#define EUR_CR_CORE_REVISION_MAJOR_SHIFT    16
#define EUR_CR_CORE_REVISION_MAJOR_SIGNED   0

#define EUR_CR_CORE_REVISION_DESIGNER_MASK  0xFF000000U
#define EUR_CR_CORE_REVISION_DESIGNER_SHIFT 24
#define EUR_CR_CORE_REVISION_DESIGNER_SIGNED 0

/* Register EUR_CR_DESIGNER_REV_FIELD1 */
#define EUR_CR_DESIGNER_REV_FIELD1          0x0024
#define EUR_CR_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_MASK 0xFFFFFFFFU
#define EUR_CR_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_SHIFT 0
#define EUR_CR_DESIGNER_REV_FIELD1_DESIGNER_REV_FIELD1_SIGNED 0

/* Register EUR_CR_DESIGNER_REV_FIELD2 */
#define EUR_CR_DESIGNER_REV_FIELD2          0x002C
#define EUR_CR_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_MASK 0xFFFFFFFFU
#define EUR_CR_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_SHIFT 0
#define EUR_CR_DESIGNER_REV_FIELD2_DESIGNER_REV_FIELD2_SIGNED 0

/* Register EUR_CR_PERF */
#define EUR_CR_PERF                         0x0040
#define EUR_CR_PERF_COUNTER_0_CLR_MASK      0x00000001U
#define EUR_CR_PERF_COUNTER_0_CLR_SHIFT     0
#define EUR_CR_PERF_COUNTER_0_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_1_CLR_MASK      0x00000002U
#define EUR_CR_PERF_COUNTER_1_CLR_SHIFT     1
#define EUR_CR_PERF_COUNTER_1_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_2_CLR_MASK      0x00000004U
#define EUR_CR_PERF_COUNTER_2_CLR_SHIFT     2
#define EUR_CR_PERF_COUNTER_2_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_3_CLR_MASK      0x00000008U
#define EUR_CR_PERF_COUNTER_3_CLR_SHIFT     3
#define EUR_CR_PERF_COUNTER_3_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_4_CLR_MASK      0x00000010U
#define EUR_CR_PERF_COUNTER_4_CLR_SHIFT     4
#define EUR_CR_PERF_COUNTER_4_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_5_CLR_MASK      0x00000020U
#define EUR_CR_PERF_COUNTER_5_CLR_SHIFT     5
#define EUR_CR_PERF_COUNTER_5_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_6_CLR_MASK      0x00000040U
#define EUR_CR_PERF_COUNTER_6_CLR_SHIFT     6
#define EUR_CR_PERF_COUNTER_6_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_7_CLR_MASK      0x00000080U
#define EUR_CR_PERF_COUNTER_7_CLR_SHIFT     7
#define EUR_CR_PERF_COUNTER_7_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_8_CLR_MASK      0x00000100U
#define EUR_CR_PERF_COUNTER_8_CLR_SHIFT     8
#define EUR_CR_PERF_COUNTER_8_CLR_SIGNED    0

#define EUR_CR_PERF_COUNTER_SELECT_MASK     0x00001E00U
#define EUR_CR_PERF_COUNTER_SELECT_SHIFT    9
#define EUR_CR_PERF_COUNTER_SELECT_SIGNED   0

/* Register EUR_CR_PERF_COUNTER0 */
#define EUR_CR_PERF_COUNTER0                0x0044
#define EUR_CR_PERF_COUNTER0_0_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER0_0_SHIFT        0
#define EUR_CR_PERF_COUNTER0_0_SIGNED       0

/* Register EUR_CR_PERF_COUNTER1 */
#define EUR_CR_PERF_COUNTER1                0x0048
#define EUR_CR_PERF_COUNTER1_1_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER1_1_SHIFT        0
#define EUR_CR_PERF_COUNTER1_1_SIGNED       0

/* Register EUR_CR_PERF_COUNTER2 */
#define EUR_CR_PERF_COUNTER2                0x004C
#define EUR_CR_PERF_COUNTER2_2_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER2_2_SHIFT        0
#define EUR_CR_PERF_COUNTER2_2_SIGNED       0

/* Register EUR_CR_PERF_COUNTER3 */
#define EUR_CR_PERF_COUNTER3                0x0050
#define EUR_CR_PERF_COUNTER3_3_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER3_3_SHIFT        0
#define EUR_CR_PERF_COUNTER3_3_SIGNED       0

/* Register EUR_CR_PERF_COUNTER4 */
#define EUR_CR_PERF_COUNTER4                0x0054
#define EUR_CR_PERF_COUNTER4_4_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER4_4_SHIFT        0
#define EUR_CR_PERF_COUNTER4_4_SIGNED       0

/* Register EUR_CR_PERF_COUNTER5 */
#define EUR_CR_PERF_COUNTER5                0x0058
#define EUR_CR_PERF_COUNTER5_5_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER5_5_SHIFT        0
#define EUR_CR_PERF_COUNTER5_5_SIGNED       0

/* Register EUR_CR_PERF_COUNTER6 */
#define EUR_CR_PERF_COUNTER6                0x005C
#define EUR_CR_PERF_COUNTER6_6_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER6_6_SHIFT        0
#define EUR_CR_PERF_COUNTER6_6_SIGNED       0

/* Register EUR_CR_PERF_COUNTER7 */
#define EUR_CR_PERF_COUNTER7                0x0060
#define EUR_CR_PERF_COUNTER7_7_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER7_7_SHIFT        0
#define EUR_CR_PERF_COUNTER7_7_SIGNED       0

/* Register EUR_CR_PERF_COUNTER8 */
#define EUR_CR_PERF_COUNTER8                0x0064
#define EUR_CR_PERF_COUNTER8_8_MASK         0xFFFFFFFFU
#define EUR_CR_PERF_COUNTER8_8_SHIFT        0
#define EUR_CR_PERF_COUNTER8_8_SIGNED       0

/* Register EUR_CR_DEBUG_REG0 */
#define EUR_CR_DEBUG_REG0                   0x0070
#define EUR_CR_DEBUG_REG0_0_MASK            0xFFFFFFFFU
#define EUR_CR_DEBUG_REG0_0_SHIFT           0
#define EUR_CR_DEBUG_REG0_0_SIGNED          0

/* Register EUR_CR_DEBUG_REG1 */
#define EUR_CR_DEBUG_REG1                   0x0074
#define EUR_CR_DEBUG_REG1_0_MASK            0xFFFFFFFFU
#define EUR_CR_DEBUG_REG1_0_SHIFT           0
#define EUR_CR_DEBUG_REG1_0_SIGNED          0

/* Register EUR_CR_SOFT_RESET */
#define EUR_CR_SOFT_RESET                   0x0080
#define EUR_CR_SOFT_RESET_BIF_RESET_MASK    0x00000001U
#define EUR_CR_SOFT_RESET_BIF_RESET_SHIFT   0
#define EUR_CR_SOFT_RESET_BIF_RESET_SIGNED  0

#define EUR_CR_SOFT_RESET_DPM_RESET_MASK    0x00000002U
#define EUR_CR_SOFT_RESET_DPM_RESET_SHIFT   1
#define EUR_CR_SOFT_RESET_DPM_RESET_SIGNED  0

#define EUR_CR_SOFT_RESET_TA_RESET_MASK     0x00000004U
#define EUR_CR_SOFT_RESET_TA_RESET_SHIFT    2
#define EUR_CR_SOFT_RESET_TA_RESET_SIGNED   0

#define EUR_CR_SOFT_RESET_USE_RESET_MASK    0x00000008U
#define EUR_CR_SOFT_RESET_USE_RESET_SHIFT   3
#define EUR_CR_SOFT_RESET_USE_RESET_SIGNED  0

#define EUR_CR_SOFT_RESET_ISP_RESET_MASK    0x00000010U
#define EUR_CR_SOFT_RESET_ISP_RESET_SHIFT   4
#define EUR_CR_SOFT_RESET_ISP_RESET_SIGNED  0

#define EUR_CR_SOFT_RESET_TSP_RESET_MASK    0x00000020U
#define EUR_CR_SOFT_RESET_TSP_RESET_SHIFT   5
#define EUR_CR_SOFT_RESET_TSP_RESET_SIGNED  0

/* Register EUR_CR_DEBUG */
#define EUR_CR_DEBUG                        0x0090
#define EUR_CR_DEBUG_BLOCK_SELECT_H_MASK    0x0000000FU
#define EUR_CR_DEBUG_BLOCK_SELECT_H_SHIFT   0
#define EUR_CR_DEBUG_BLOCK_SELECT_H_SIGNED  0

#define EUR_CR_DEBUG_BLOCK_SELECT_G_MASK    0x000000F0U
#define EUR_CR_DEBUG_BLOCK_SELECT_G_SHIFT   4
#define EUR_CR_DEBUG_BLOCK_SELECT_G_SIGNED  0

#define EUR_CR_DEBUG_BLOCK_SELECT_F_MASK    0x00000F00U
#define EUR_CR_DEBUG_BLOCK_SELECT_F_SHIFT   8
#define EUR_CR_DEBUG_BLOCK_SELECT_F_SIGNED  0

#define EUR_CR_DEBUG_BLOCK_SELECT_E_MASK    0x0000F000U
#define EUR_CR_DEBUG_BLOCK_SELECT_E_SHIFT   12
#define EUR_CR_DEBUG_BLOCK_SELECT_E_SIGNED  0

#define EUR_CR_DEBUG_BLOCK_SELECT_D_MASK    0x000F0000U
#define EUR_CR_DEBUG_BLOCK_SELECT_D_SHIFT   16
#define EUR_CR_DEBUG_BLOCK_SELECT_D_SIGNED  0

#define EUR_CR_DEBUG_BLOCK_SELECT_C_MASK    0x00F00000U
#define EUR_CR_DEBUG_BLOCK_SELECT_C_SHIFT   20
#define EUR_CR_DEBUG_BLOCK_SELECT_C_SIGNED  0

#define EUR_CR_DEBUG_BLOCK_SELECT_B_MASK    0x0F000000U
#define EUR_CR_DEBUG_BLOCK_SELECT_B_SHIFT   24
#define EUR_CR_DEBUG_BLOCK_SELECT_B_SIGNED  0

#define EUR_CR_DEBUG_BLOCK_SELECT_A_MASK    0xF0000000U
#define EUR_CR_DEBUG_BLOCK_SELECT_A_SHIFT   28
#define EUR_CR_DEBUG_BLOCK_SELECT_A_SIGNED  0

/* Register EUR_CR_DEBUG_MUX0 */
#define EUR_CR_DEBUG_MUX0                   0x0094
#define EUR_CR_DEBUG_MUX0_RAS_MUX_MASK      0x0000007FU
#define EUR_CR_DEBUG_MUX0_RAS_MUX_SHIFT     0
#define EUR_CR_DEBUG_MUX0_RAS_MUX_SIGNED    0

#define EUR_CR_DEBUG_MUX0_TPU_MUX_MASK      0x00003F00U
#define EUR_CR_DEBUG_MUX0_TPU_MUX_SHIFT     8
#define EUR_CR_DEBUG_MUX0_TPU_MUX_SIGNED    0

#define EUR_CR_DEBUG_MUX0_PDS_MUX_MASK      0x007F0000U
#define EUR_CR_DEBUG_MUX0_PDS_MUX_SHIFT     16
#define EUR_CR_DEBUG_MUX0_PDS_MUX_SIGNED    0

#define EUR_CR_DEBUG_MUX0_USE_MUX_MASK      0x7F000000U
#define EUR_CR_DEBUG_MUX0_USE_MUX_SHIFT     24
#define EUR_CR_DEBUG_MUX0_USE_MUX_SIGNED    0

/* Register EUR_CR_DEBUG_MUX1 */
#define EUR_CR_DEBUG_MUX1                   0x0098
#define EUR_CR_DEBUG_MUX1_VDM_MUX_MASK      0x0000003FU
#define EUR_CR_DEBUG_MUX1_VDM_MUX_SHIFT     0
#define EUR_CR_DEBUG_MUX1_VDM_MUX_SIGNED    0

#define EUR_CR_DEBUG_MUX1_TA_MUX_MASK       0x00007F00U
#define EUR_CR_DEBUG_MUX1_TA_MUX_SHIFT      8
#define EUR_CR_DEBUG_MUX1_TA_MUX_SIGNED     0

#define EUR_CR_DEBUG_MUX1_REG_MUX_MASK      0x003F0000U
#define EUR_CR_DEBUG_MUX1_REG_MUX_SHIFT     16
#define EUR_CR_DEBUG_MUX1_REG_MUX_SIGNED    0

#define EUR_CR_DEBUG_MUX1_BIF_MUX_MASK      0x3F000000U
#define EUR_CR_DEBUG_MUX1_BIF_MUX_SHIFT     24
#define EUR_CR_DEBUG_MUX1_BIF_MUX_SIGNED    0

/* Register EUR_CR_DEBUG_MUX2 */
#define EUR_CR_DEBUG_MUX2                   0x009C
#define EUR_CR_DEBUG_MUX2_PMG_MUX_MASK      0x0000003FU
#define EUR_CR_DEBUG_MUX2_PMG_MUX_SHIFT     0
#define EUR_CR_DEBUG_MUX2_PMG_MUX_SIGNED    0

#define EUR_CR_DEBUG_MUX2_TSP1_MUX_MASK     0x00001F00U
#define EUR_CR_DEBUG_MUX2_TSP1_MUX_SHIFT    8
#define EUR_CR_DEBUG_MUX2_TSP1_MUX_SIGNED   0

#define EUR_CR_DEBUG_MUX2_TSP0_MUX_MASK     0x001F0000U
#define EUR_CR_DEBUG_MUX2_TSP0_MUX_SHIFT    16
#define EUR_CR_DEBUG_MUX2_TSP0_MUX_SIGNED   0

#define EUR_CR_DEBUG_MUX2_SOCIF_MUX_MASK    0x3F000000U
#define EUR_CR_DEBUG_MUX2_SOCIF_MUX_SHIFT   24
#define EUR_CR_DEBUG_MUX2_SOCIF_MUX_SIGNED  0

/* Register EUR_CR_DEBUG_MUX3 */
#define EUR_CR_DEBUG_MUX3                   0x00A0
#define EUR_CR_DEBUG_MUX3_PBE_MUX_MASK      0x0000001FU
#define EUR_CR_DEBUG_MUX3_PBE_MUX_SHIFT     0
#define EUR_CR_DEBUG_MUX3_PBE_MUX_SIGNED    0

#define EUR_CR_DEBUG_MUX3_DCU_MUX_MASK      0x000007E0U
#define EUR_CR_DEBUG_MUX3_DCU_MUX_SHIFT     5
#define EUR_CR_DEBUG_MUX3_DCU_MUX_SIGNED    0

/* Register EUR_CR_TRIGGER */
#define EUR_CR_TRIGGER                      0x0100
#define EUR_CR_TRIGGER_COUNT_MASK           0x0000003FU
#define EUR_CR_TRIGGER_COUNT_SHIFT          0
#define EUR_CR_TRIGGER_COUNT_SIGNED         0

/* Register EUR_CR_EVENT_HOST_ENABLE2 */
#define EUR_CR_EVENT_HOST_ENABLE2           0x0110
#define EUR_CR_EVENT_HOST_ENABLE2_MTE_STATE_FLUSHED_MASK 0x00008000U
#define EUR_CR_EVENT_HOST_ENABLE2_MTE_STATE_FLUSHED_SHIFT 15
#define EUR_CR_EVENT_HOST_ENABLE2_MTE_STATE_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_VDM_CONTEXT_LOAD_MASK 0x00004000U
#define EUR_CR_EVENT_HOST_ENABLE2_VDM_CONTEXT_LOAD_SHIFT 14
#define EUR_CR_EVENT_HOST_ENABLE2_VDM_CONTEXT_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_VDM_TASK_KICKED_MASK 0x00002000U
#define EUR_CR_EVENT_HOST_ENABLE2_VDM_TASK_KICKED_SHIFT 13
#define EUR_CR_EVENT_HOST_ENABLE2_VDM_TASK_KICKED_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_OTPM_MEM_CLEARED_MASK 0x00001000U
#define EUR_CR_EVENT_HOST_ENABLE2_OTPM_MEM_CLEARED_SHIFT 12
#define EUR_CR_EVENT_HOST_ENABLE2_OTPM_MEM_CLEARED_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_OTPM_FLUSHED_INV_MASK 0x00000800U
#define EUR_CR_EVENT_HOST_ENABLE2_OTPM_FLUSHED_INV_SHIFT 11
#define EUR_CR_EVENT_HOST_ENABLE2_OTPM_FLUSHED_INV_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_DCU_INVALCOMPLETE_MASK 0x00000400U
#define EUR_CR_EVENT_HOST_ENABLE2_DCU_INVALCOMPLETE_SHIFT 10
#define EUR_CR_EVENT_HOST_ENABLE2_DCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_GSG_FLUSHED_MASK 0x00000200U
#define EUR_CR_EVENT_HOST_ENABLE2_GSG_FLUSHED_SHIFT 9
#define EUR_CR_EVENT_HOST_ENABLE2_GSG_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_GSG_LOADED_MASK 0x00000100U
#define EUR_CR_EVENT_HOST_ENABLE2_GSG_LOADED_SHIFT 8
#define EUR_CR_EVENT_HOST_ENABLE2_GSG_LOADED_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_TA_MASK 0x00000080U
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_TA_SHIFT 7
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_TA_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_3D_MASK 0x00000040U
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_3D_SHIFT 6
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_3D_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_DL_MASK 0x00000020U
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_DL_SHIFT 5
#define EUR_CR_EVENT_HOST_ENABLE2_TRIG_DL_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_DPM_DHOST_FREE_LOAD_MASK 0x00000008U
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_DHOST_FREE_LOAD_SHIFT 3
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_DHOST_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_DPM_HOST_FREE_LOAD_MASK 0x00000004U
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_HOST_FREE_LOAD_SHIFT 2
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_HOST_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_3D_FREE_LOAD_SHIFT 1
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_3D_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_TA_FREE_LOAD_SHIFT 0
#define EUR_CR_EVENT_HOST_ENABLE2_DPM_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_EVENT_HOST_CLEAR2 */
#define EUR_CR_EVENT_HOST_CLEAR2            0x0114
#define EUR_CR_EVENT_HOST_CLEAR2_MTE_STATE_FLUSHED_MASK 0x00008000U
#define EUR_CR_EVENT_HOST_CLEAR2_MTE_STATE_FLUSHED_SHIFT 15
#define EUR_CR_EVENT_HOST_CLEAR2_MTE_STATE_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_VDM_CONTEXT_LOAD_MASK 0x00004000U
#define EUR_CR_EVENT_HOST_CLEAR2_VDM_CONTEXT_LOAD_SHIFT 14
#define EUR_CR_EVENT_HOST_CLEAR2_VDM_CONTEXT_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_VDM_TASK_KICKED_MASK 0x00002000U
#define EUR_CR_EVENT_HOST_CLEAR2_VDM_TASK_KICKED_SHIFT 13
#define EUR_CR_EVENT_HOST_CLEAR2_VDM_TASK_KICKED_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_OTPM_MEM_CLEARED_MASK 0x00001000U
#define EUR_CR_EVENT_HOST_CLEAR2_OTPM_MEM_CLEARED_SHIFT 12
#define EUR_CR_EVENT_HOST_CLEAR2_OTPM_MEM_CLEARED_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_OTPM_FLUSHED_INV_MASK 0x00000800U
#define EUR_CR_EVENT_HOST_CLEAR2_OTPM_FLUSHED_INV_SHIFT 11
#define EUR_CR_EVENT_HOST_CLEAR2_OTPM_FLUSHED_INV_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_DCU_INVALCOMPLETE_MASK 0x00000400U
#define EUR_CR_EVENT_HOST_CLEAR2_DCU_INVALCOMPLETE_SHIFT 10
#define EUR_CR_EVENT_HOST_CLEAR2_DCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_GSG_FLUSHED_MASK 0x00000200U
#define EUR_CR_EVENT_HOST_CLEAR2_GSG_FLUSHED_SHIFT 9
#define EUR_CR_EVENT_HOST_CLEAR2_GSG_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_GSG_LOADED_MASK 0x00000100U
#define EUR_CR_EVENT_HOST_CLEAR2_GSG_LOADED_SHIFT 8
#define EUR_CR_EVENT_HOST_CLEAR2_GSG_LOADED_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_TA_MASK 0x00000080U
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_TA_SHIFT 7
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_TA_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_3D_MASK 0x00000040U
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_3D_SHIFT 6
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_3D_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_DL_MASK 0x00000020U
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_DL_SHIFT 5
#define EUR_CR_EVENT_HOST_CLEAR2_TRIG_DL_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_DPM_DHOST_FREE_LOAD_MASK 0x00000008U
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_DHOST_FREE_LOAD_SHIFT 3
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_DHOST_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_DPM_HOST_FREE_LOAD_MASK 0x00000004U
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_HOST_FREE_LOAD_SHIFT 2
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_HOST_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_3D_FREE_LOAD_SHIFT 1
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_3D_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_TA_FREE_LOAD_SHIFT 0
#define EUR_CR_EVENT_HOST_CLEAR2_DPM_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_EVENT_STATUS2 */
#define EUR_CR_EVENT_STATUS2                0x0118
#define EUR_CR_EVENT_STATUS2_MTE_STATE_FLUSHED_MASK 0x00008000U
#define EUR_CR_EVENT_STATUS2_MTE_STATE_FLUSHED_SHIFT 15
#define EUR_CR_EVENT_STATUS2_MTE_STATE_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_STATUS2_VDM_CONTEXT_LOAD_MASK 0x00004000U
#define EUR_CR_EVENT_STATUS2_VDM_CONTEXT_LOAD_SHIFT 14
#define EUR_CR_EVENT_STATUS2_VDM_CONTEXT_LOAD_SIGNED 0

#define EUR_CR_EVENT_STATUS2_VDM_TASK_KICKED_MASK 0x00002000U
#define EUR_CR_EVENT_STATUS2_VDM_TASK_KICKED_SHIFT 13
#define EUR_CR_EVENT_STATUS2_VDM_TASK_KICKED_SIGNED 0

#define EUR_CR_EVENT_STATUS2_OTPM_MEM_CLEARED_MASK 0x00001000U
#define EUR_CR_EVENT_STATUS2_OTPM_MEM_CLEARED_SHIFT 12
#define EUR_CR_EVENT_STATUS2_OTPM_MEM_CLEARED_SIGNED 0

#define EUR_CR_EVENT_STATUS2_OTPM_FLUSHED_INV_MASK 0x00000800U
#define EUR_CR_EVENT_STATUS2_OTPM_FLUSHED_INV_SHIFT 11
#define EUR_CR_EVENT_STATUS2_OTPM_FLUSHED_INV_SIGNED 0

#define EUR_CR_EVENT_STATUS2_DCU_INVALCOMPLETE_MASK 0x00000400U
#define EUR_CR_EVENT_STATUS2_DCU_INVALCOMPLETE_SHIFT 10
#define EUR_CR_EVENT_STATUS2_DCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_EVENT_STATUS2_GSG_FLUSHED_MASK 0x00000200U
#define EUR_CR_EVENT_STATUS2_GSG_FLUSHED_SHIFT 9
#define EUR_CR_EVENT_STATUS2_GSG_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_STATUS2_GSG_LOADED_MASK 0x00000100U
#define EUR_CR_EVENT_STATUS2_GSG_LOADED_SHIFT 8
#define EUR_CR_EVENT_STATUS2_GSG_LOADED_SIGNED 0

#define EUR_CR_EVENT_STATUS2_TRIG_TA_MASK   0x00000080U
#define EUR_CR_EVENT_STATUS2_TRIG_TA_SHIFT  7
#define EUR_CR_EVENT_STATUS2_TRIG_TA_SIGNED 0

#define EUR_CR_EVENT_STATUS2_TRIG_3D_MASK   0x00000040U
#define EUR_CR_EVENT_STATUS2_TRIG_3D_SHIFT  6
#define EUR_CR_EVENT_STATUS2_TRIG_3D_SIGNED 0

#define EUR_CR_EVENT_STATUS2_TRIG_DL_MASK   0x00000020U
#define EUR_CR_EVENT_STATUS2_TRIG_DL_SHIFT  5
#define EUR_CR_EVENT_STATUS2_TRIG_DL_SIGNED 0

#define EUR_CR_EVENT_STATUS2_DPM_DHOST_FREE_LOAD_MASK 0x00000008U
#define EUR_CR_EVENT_STATUS2_DPM_DHOST_FREE_LOAD_SHIFT 3
#define EUR_CR_EVENT_STATUS2_DPM_DHOST_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_STATUS2_DPM_HOST_FREE_LOAD_MASK 0x00000004U
#define EUR_CR_EVENT_STATUS2_DPM_HOST_FREE_LOAD_SHIFT 2
#define EUR_CR_EVENT_STATUS2_DPM_HOST_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_STATUS2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_EVENT_STATUS2_DPM_3D_FREE_LOAD_SHIFT 1
#define EUR_CR_EVENT_STATUS2_DPM_3D_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_STATUS2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_EVENT_STATUS2_DPM_TA_FREE_LOAD_SHIFT 0
#define EUR_CR_EVENT_STATUS2_DPM_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_EVENT_STATUS */
#define EUR_CR_EVENT_STATUS                 0x012C
#define EUR_CR_EVENT_STATUS_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_EVENT_STATUS_MASTER_INTERRUPT_SHIFT 31
#define EUR_CR_EVENT_STATUS_MASTER_INTERRUPT_SIGNED 0

#define EUR_CR_EVENT_STATUS_TIMER_MASK      0x20000000U
#define EUR_CR_EVENT_STATUS_TIMER_SHIFT     29
#define EUR_CR_EVENT_STATUS_TIMER_SIGNED    0

#define EUR_CR_EVENT_STATUS_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_EVENT_STATUS_TA_DPM_FAULT_SHIFT 28
#define EUR_CR_EVENT_STATUS_TA_DPM_FAULT_SIGNED 0

#define EUR_CR_EVENT_STATUS_MADD_CACHE_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_EVENT_STATUS_MADD_CACHE_INVALCOMPLETE_SHIFT 26
#define EUR_CR_EVENT_STATUS_MADD_CACHE_INVALCOMPLETE_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_ZLS_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_EVENT_STATUS_DPM_TA_MEM_FREE_SHIFT 24
#define EUR_CR_EVENT_STATUS_DPM_TA_MEM_FREE_SIGNED 0

#define EUR_CR_EVENT_STATUS_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_EVENT_STATUS_ISP_END_TILE_SHIFT 23
#define EUR_CR_EVENT_STATUS_ISP_END_TILE_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_EVENT_STATUS_DPM_INITEND_SHIFT 22
#define EUR_CR_EVENT_STATUS_DPM_INITEND_SIGNED 0

#define EUR_CR_EVENT_STATUS_ISP2_ZLS_CSW_FINISHED_MASK 0x00200000U
#define EUR_CR_EVENT_STATUS_ISP2_ZLS_CSW_FINISHED_SHIFT 21
#define EUR_CR_EVENT_STATUS_ISP2_ZLS_CSW_FINISHED_SIGNED 0

#define EUR_CR_EVENT_STATUS_OTPM_INV_MASK   0x00100000U
#define EUR_CR_EVENT_STATUS_OTPM_INV_SHIFT  20
#define EUR_CR_EVENT_STATUS_OTPM_INV_SIGNED 0

#define EUR_CR_EVENT_STATUS_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_EVENT_STATUS_OTPM_FLUSHED_SHIFT 19
#define EUR_CR_EVENT_STATUS_OTPM_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_STATUS_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_EVENT_STATUS_PIXELBE_END_RENDER_SHIFT 18
#define EUR_CR_EVENT_STATUS_PIXELBE_END_RENDER_SIGNED 0

#define EUR_CR_EVENT_STATUS_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_EVENT_STATUS_ISP_VISIBILITY_FAIL_SHIFT 16
#define EUR_CR_EVENT_STATUS_ISP_VISIBILITY_FAIL_SIGNED 0

#define EUR_CR_EVENT_STATUS_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_EVENT_STATUS_BREAKPOINT_SHIFT 15
#define EUR_CR_EVENT_STATUS_BREAKPOINT_SIGNED 0

#define EUR_CR_EVENT_STATUS_SW_EVENT_MASK   0x00004000U
#define EUR_CR_EVENT_STATUS_SW_EVENT_SHIFT  14
#define EUR_CR_EVENT_STATUS_SW_EVENT_SIGNED 0

#define EUR_CR_EVENT_STATUS_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_EVENT_STATUS_TA_FINISHED_SHIFT 13
#define EUR_CR_EVENT_STATUS_TA_FINISHED_SIGNED 0

#define EUR_CR_EVENT_STATUS_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_EVENT_STATUS_TA_TERMINATE_SHIFT 12
#define EUR_CR_EVENT_STATUS_TA_TERMINATE_SIGNED 0

#define EUR_CR_EVENT_STATUS_TPC_CLEAR_MASK  0x00000800U
#define EUR_CR_EVENT_STATUS_TPC_CLEAR_SHIFT 11
#define EUR_CR_EVENT_STATUS_TPC_CLEAR_SIGNED 0

#define EUR_CR_EVENT_STATUS_TPC_FLUSH_MASK  0x00000400U
#define EUR_CR_EVENT_STATUS_TPC_FLUSH_SHIFT 10
#define EUR_CR_EVENT_STATUS_TPC_FLUSH_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_CLEAR_SHIFT 9
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_CLEAR_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_LOAD_SHIFT 8
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_LOAD_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_STORE_SHIFT 7
#define EUR_CR_EVENT_STATUS_DPM_CONTROL_STORE_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_EVENT_STATUS_DPM_STATE_CLEAR_SHIFT 6
#define EUR_CR_EVENT_STATUS_DPM_STATE_CLEAR_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_EVENT_STATUS_DPM_STATE_LOAD_SHIFT 5
#define EUR_CR_EVENT_STATUS_DPM_STATE_LOAD_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_EVENT_STATUS_DPM_STATE_STORE_SHIFT 4
#define EUR_CR_EVENT_STATUS_DPM_STATE_STORE_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_EVENT_STATUS_DPM_REACHED_MEM_THRESH_SHIFT 3
#define EUR_CR_EVENT_STATUS_DPM_REACHED_MEM_THRESH_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_GBL_SHIFT 2
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_GBL_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_MT_SHIFT 1
#define EUR_CR_EVENT_STATUS_DPM_OUT_OF_MEMORY_MT_SIGNED 0

#define EUR_CR_EVENT_STATUS_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_EVENT_STATUS_DPM_3D_MEM_FREE_SHIFT 0
#define EUR_CR_EVENT_STATUS_DPM_3D_MEM_FREE_SIGNED 0

/* Register EUR_CR_EVENT_HOST_ENABLE */
#define EUR_CR_EVENT_HOST_ENABLE            0x0130
#define EUR_CR_EVENT_HOST_ENABLE_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_EVENT_HOST_ENABLE_MASTER_INTERRUPT_SHIFT 31
#define EUR_CR_EVENT_HOST_ENABLE_MASTER_INTERRUPT_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_TIMER_MASK 0x20000000U
#define EUR_CR_EVENT_HOST_ENABLE_TIMER_SHIFT 29
#define EUR_CR_EVENT_HOST_ENABLE_TIMER_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_EVENT_HOST_ENABLE_TA_DPM_FAULT_SHIFT 28
#define EUR_CR_EVENT_HOST_ENABLE_TA_DPM_FAULT_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_MADD_CACHE_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_EVENT_HOST_ENABLE_MADD_CACHE_INVALCOMPLETE_SHIFT 26
#define EUR_CR_EVENT_HOST_ENABLE_MADD_CACHE_INVALCOMPLETE_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_ZLS_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_TA_MEM_FREE_SHIFT 24
#define EUR_CR_EVENT_HOST_ENABLE_DPM_TA_MEM_FREE_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_EVENT_HOST_ENABLE_ISP_END_TILE_SHIFT 23
#define EUR_CR_EVENT_HOST_ENABLE_ISP_END_TILE_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_INITEND_SHIFT 22
#define EUR_CR_EVENT_HOST_ENABLE_DPM_INITEND_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_ISP2_ZLS_CSW_FINISHED_MASK 0x00200000U
#define EUR_CR_EVENT_HOST_ENABLE_ISP2_ZLS_CSW_FINISHED_SHIFT 21
#define EUR_CR_EVENT_HOST_ENABLE_ISP2_ZLS_CSW_FINISHED_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_OTPM_INV_MASK 0x00100000U
#define EUR_CR_EVENT_HOST_ENABLE_OTPM_INV_SHIFT 20
#define EUR_CR_EVENT_HOST_ENABLE_OTPM_INV_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_EVENT_HOST_ENABLE_OTPM_FLUSHED_SHIFT 19
#define EUR_CR_EVENT_HOST_ENABLE_OTPM_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_EVENT_HOST_ENABLE_PIXELBE_END_RENDER_SHIFT 18
#define EUR_CR_EVENT_HOST_ENABLE_PIXELBE_END_RENDER_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_EVENT_HOST_ENABLE_ISP_VISIBILITY_FAIL_SHIFT 16
#define EUR_CR_EVENT_HOST_ENABLE_ISP_VISIBILITY_FAIL_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_EVENT_HOST_ENABLE_BREAKPOINT_SHIFT 15
#define EUR_CR_EVENT_HOST_ENABLE_BREAKPOINT_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_SW_EVENT_MASK 0x00004000U
#define EUR_CR_EVENT_HOST_ENABLE_SW_EVENT_SHIFT 14
#define EUR_CR_EVENT_HOST_ENABLE_SW_EVENT_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_EVENT_HOST_ENABLE_TA_FINISHED_SHIFT 13
#define EUR_CR_EVENT_HOST_ENABLE_TA_FINISHED_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_EVENT_HOST_ENABLE_TA_TERMINATE_SHIFT 12
#define EUR_CR_EVENT_HOST_ENABLE_TA_TERMINATE_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_EVENT_HOST_ENABLE_TPC_CLEAR_SHIFT 11
#define EUR_CR_EVENT_HOST_ENABLE_TPC_CLEAR_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_EVENT_HOST_ENABLE_TPC_FLUSH_SHIFT 10
#define EUR_CR_EVENT_HOST_ENABLE_TPC_FLUSH_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_CLEAR_SHIFT 9
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_CLEAR_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_LOAD_SHIFT 8
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_STORE_SHIFT 7
#define EUR_CR_EVENT_HOST_ENABLE_DPM_CONTROL_STORE_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_CLEAR_SHIFT 6
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_CLEAR_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_LOAD_SHIFT 5
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_STORE_SHIFT 4
#define EUR_CR_EVENT_HOST_ENABLE_DPM_STATE_STORE_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_REACHED_MEM_THRESH_SHIFT 3
#define EUR_CR_EVENT_HOST_ENABLE_DPM_REACHED_MEM_THRESH_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_GBL_SHIFT 2
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_GBL_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_MT_SHIFT 1
#define EUR_CR_EVENT_HOST_ENABLE_DPM_OUT_OF_MEMORY_MT_SIGNED 0

#define EUR_CR_EVENT_HOST_ENABLE_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_EVENT_HOST_ENABLE_DPM_3D_MEM_FREE_SHIFT 0
#define EUR_CR_EVENT_HOST_ENABLE_DPM_3D_MEM_FREE_SIGNED 0

/* Register EUR_CR_EVENT_HOST_CLEAR */
#define EUR_CR_EVENT_HOST_CLEAR             0x0134
#define EUR_CR_EVENT_HOST_CLEAR_MASTER_INTERRUPT_MASK 0x80000000U
#define EUR_CR_EVENT_HOST_CLEAR_MASTER_INTERRUPT_SHIFT 31
#define EUR_CR_EVENT_HOST_CLEAR_MASTER_INTERRUPT_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_TIMER_MASK  0x20000000U
#define EUR_CR_EVENT_HOST_CLEAR_TIMER_SHIFT 29
#define EUR_CR_EVENT_HOST_CLEAR_TIMER_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_EVENT_HOST_CLEAR_TA_DPM_FAULT_SHIFT 28
#define EUR_CR_EVENT_HOST_CLEAR_TA_DPM_FAULT_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_MADD_CACHE_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_EVENT_HOST_CLEAR_MADD_CACHE_INVALCOMPLETE_SHIFT 26
#define EUR_CR_EVENT_HOST_CLEAR_MADD_CACHE_INVALCOMPLETE_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_ZLS_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_TA_MEM_FREE_SHIFT 24
#define EUR_CR_EVENT_HOST_CLEAR_DPM_TA_MEM_FREE_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_ISP_END_TILE_MASK 0x00800000U
#define EUR_CR_EVENT_HOST_CLEAR_ISP_END_TILE_SHIFT 23
#define EUR_CR_EVENT_HOST_CLEAR_ISP_END_TILE_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_INITEND_SHIFT 22
#define EUR_CR_EVENT_HOST_CLEAR_DPM_INITEND_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_ISP2_ZLS_CSW_FINISHED_MASK 0x00200000U
#define EUR_CR_EVENT_HOST_CLEAR_ISP2_ZLS_CSW_FINISHED_SHIFT 21
#define EUR_CR_EVENT_HOST_CLEAR_ISP2_ZLS_CSW_FINISHED_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_OTPM_INV_MASK 0x00100000U
#define EUR_CR_EVENT_HOST_CLEAR_OTPM_INV_SHIFT 20
#define EUR_CR_EVENT_HOST_CLEAR_OTPM_INV_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_EVENT_HOST_CLEAR_OTPM_FLUSHED_SHIFT 19
#define EUR_CR_EVENT_HOST_CLEAR_OTPM_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_EVENT_HOST_CLEAR_PIXELBE_END_RENDER_SHIFT 18
#define EUR_CR_EVENT_HOST_CLEAR_PIXELBE_END_RENDER_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_EVENT_HOST_CLEAR_ISP_VISIBILITY_FAIL_SHIFT 16
#define EUR_CR_EVENT_HOST_CLEAR_ISP_VISIBILITY_FAIL_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_EVENT_HOST_CLEAR_BREAKPOINT_SHIFT 15
#define EUR_CR_EVENT_HOST_CLEAR_BREAKPOINT_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_SW_EVENT_MASK 0x00004000U
#define EUR_CR_EVENT_HOST_CLEAR_SW_EVENT_SHIFT 14
#define EUR_CR_EVENT_HOST_CLEAR_SW_EVENT_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_EVENT_HOST_CLEAR_TA_FINISHED_SHIFT 13
#define EUR_CR_EVENT_HOST_CLEAR_TA_FINISHED_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_EVENT_HOST_CLEAR_TA_TERMINATE_SHIFT 12
#define EUR_CR_EVENT_HOST_CLEAR_TA_TERMINATE_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_EVENT_HOST_CLEAR_TPC_CLEAR_SHIFT 11
#define EUR_CR_EVENT_HOST_CLEAR_TPC_CLEAR_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_EVENT_HOST_CLEAR_TPC_FLUSH_SHIFT 10
#define EUR_CR_EVENT_HOST_CLEAR_TPC_FLUSH_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_CLEAR_SHIFT 9
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_CLEAR_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_LOAD_SHIFT 8
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_STORE_SHIFT 7
#define EUR_CR_EVENT_HOST_CLEAR_DPM_CONTROL_STORE_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_CLEAR_SHIFT 6
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_CLEAR_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_LOAD_SHIFT 5
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_LOAD_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_STORE_SHIFT 4
#define EUR_CR_EVENT_HOST_CLEAR_DPM_STATE_STORE_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_REACHED_MEM_THRESH_SHIFT 3
#define EUR_CR_EVENT_HOST_CLEAR_DPM_REACHED_MEM_THRESH_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_GBL_SHIFT 2
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_GBL_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_MT_SHIFT 1
#define EUR_CR_EVENT_HOST_CLEAR_DPM_OUT_OF_MEMORY_MT_SIGNED 0

#define EUR_CR_EVENT_HOST_CLEAR_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_EVENT_HOST_CLEAR_DPM_3D_MEM_FREE_SHIFT 0
#define EUR_CR_EVENT_HOST_CLEAR_DPM_3D_MEM_FREE_SIGNED 0

/* Register EUR_CR_PDS_CACHE_STATUS */
#define EUR_CR_PDS_CACHE_STATUS             0x0138
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV3_MASK 0x00000080U
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV3_SHIFT 7
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV3_SIGNED 0

#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV1_MASK 0x00000040U
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV1_SHIFT 6
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV1_SIGNED 0

#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV0_MASK 0x00000020U
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV0_SHIFT 5
#define EUR_CR_PDS_CACHE_STATUS_DSC1_INV0_SIGNED 0

#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV3_MASK 0x00000010U
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV3_SHIFT 4
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV3_SIGNED 0

#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV1_MASK 0x00000008U
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV1_SHIFT 3
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV1_SIGNED 0

#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV0_MASK 0x00000004U
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV0_SHIFT 2
#define EUR_CR_PDS_CACHE_STATUS_DSC0_INV0_SIGNED 0

#define EUR_CR_PDS_CACHE_STATUS_CSC1_INV_MASK 0x00000002U
#define EUR_CR_PDS_CACHE_STATUS_CSC1_INV_SHIFT 1
#define EUR_CR_PDS_CACHE_STATUS_CSC1_INV_SIGNED 0

#define EUR_CR_PDS_CACHE_STATUS_CSC0_INV_MASK 0x00000001U
#define EUR_CR_PDS_CACHE_STATUS_CSC0_INV_SHIFT 0
#define EUR_CR_PDS_CACHE_STATUS_CSC0_INV_SIGNED 0

/* Register EUR_CR_PDS_CACHE_HOST_ENABLE */
#define EUR_CR_PDS_CACHE_HOST_ENABLE        0x013C
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV3_MASK 0x00000080U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV3_SHIFT 7
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV3_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV1_MASK 0x00000040U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV1_SHIFT 6
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV1_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV0_MASK 0x00000020U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV0_SHIFT 5
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC1_INV0_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV3_MASK 0x00000010U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV3_SHIFT 4
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV3_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV1_MASK 0x00000008U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV1_SHIFT 3
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV1_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV0_MASK 0x00000004U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV0_SHIFT 2
#define EUR_CR_PDS_CACHE_HOST_ENABLE_DSC0_INV0_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_ENABLE_CSC1_INV_MASK 0x00000002U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_CSC1_INV_SHIFT 1
#define EUR_CR_PDS_CACHE_HOST_ENABLE_CSC1_INV_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_ENABLE_CSC0_INV_MASK 0x00000001U
#define EUR_CR_PDS_CACHE_HOST_ENABLE_CSC0_INV_SHIFT 0
#define EUR_CR_PDS_CACHE_HOST_ENABLE_CSC0_INV_SIGNED 0

/* Register EUR_CR_PDS_CACHE_HOST_CLEAR */
#define EUR_CR_PDS_CACHE_HOST_CLEAR         0x0140
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV3_MASK 0x00000080U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV3_SHIFT 7
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV3_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV1_MASK 0x00000040U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV1_SHIFT 6
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV1_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV0_MASK 0x00000020U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV0_SHIFT 5
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC1_INV0_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV3_MASK 0x00000010U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV3_SHIFT 4
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV3_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV1_MASK 0x00000008U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV1_SHIFT 3
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV1_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV0_MASK 0x00000004U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV0_SHIFT 2
#define EUR_CR_PDS_CACHE_HOST_CLEAR_DSC0_INV0_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_CLEAR_CSC1_INV_MASK 0x00000002U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_CSC1_INV_SHIFT 1
#define EUR_CR_PDS_CACHE_HOST_CLEAR_CSC1_INV_SIGNED 0

#define EUR_CR_PDS_CACHE_HOST_CLEAR_CSC0_INV_MASK 0x00000001U
#define EUR_CR_PDS_CACHE_HOST_CLEAR_CSC0_INV_SHIFT 0
#define EUR_CR_PDS_CACHE_HOST_CLEAR_CSC0_INV_SIGNED 0

/* Register EUR_CR_TIMER */
#define EUR_CR_TIMER                        0x0144
#define EUR_CR_TIMER_VALUE_MASK             0xFFFFFFFFU
#define EUR_CR_TIMER_VALUE_SHIFT            0
#define EUR_CR_TIMER_VALUE_SIGNED           0

/* Register EUR_CR_DOUBLE_PIXEL_PARTITIONS */
#define EUR_CR_DOUBLE_PIXEL_PARTITIONS      0x0148
#define EUR_CR_DOUBLE_PIXEL_PARTITIONS_VALUE_MASK 0x00000001U
#define EUR_CR_DOUBLE_PIXEL_PARTITIONS_VALUE_SHIFT 0
#define EUR_CR_DOUBLE_PIXEL_PARTITIONS_VALUE_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_SNAPSHOT */
#define EUR_CR_VDM_CONTEXT_STORE_SNAPSHOT   0x01F0
#define EUR_CR_VDM_CONTEXT_STORE_SNAPSHOT_BASE_ADDR_MASK 0x0FFFFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_SNAPSHOT_BASE_ADDR_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_SNAPSHOT_BASE_ADDR_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_LOAD_START */
#define EUR_CR_VDM_CONTEXT_LOAD_START       0x01F4
#define EUR_CR_VDM_CONTEXT_LOAD_START_PULSE_MASK 0x00000001U
#define EUR_CR_VDM_CONTEXT_LOAD_START_PULSE_SHIFT 0
#define EUR_CR_VDM_CONTEXT_LOAD_START_PULSE_SIGNED 0

/* Register EUR_CR_VDM_TASK_KICK */
#define EUR_CR_VDM_TASK_KICK                0x01F8
#define EUR_CR_VDM_TASK_KICK_PULSE_MASK     0x00000001U
#define EUR_CR_VDM_TASK_KICK_PULSE_SHIFT    0
#define EUR_CR_VDM_TASK_KICK_PULSE_SIGNED   0

/* Register EUR_CR_VDM_IDLE */
#define EUR_CR_VDM_IDLE                     0x01FC
#define EUR_CR_VDM_IDLE_STATUS_MASK         0x0000001FU
#define EUR_CR_VDM_IDLE_STATUS_SHIFT        0
#define EUR_CR_VDM_IDLE_STATUS_SIGNED       0

/* Register EUR_CR_VDM_START */
#define EUR_CR_VDM_START                    0x0200
#define EUR_CR_VDM_START_PULSE_MASK         0x00000001U
#define EUR_CR_VDM_START_PULSE_SHIFT        0
#define EUR_CR_VDM_START_PULSE_SIGNED       0

/* Register EUR_CR_TE_AA */
#define EUR_CR_TE_AA                        0x0204
#define EUR_CR_TE_AA_GLOBALREGISTER_MASK    0x20000000U
#define EUR_CR_TE_AA_GLOBALREGISTER_SHIFT   29
#define EUR_CR_TE_AA_GLOBALREGISTER_SIGNED  0

#define EUR_CR_TE_AA_Y_MASK                 0x40000000U
#define EUR_CR_TE_AA_Y_SHIFT                30
#define EUR_CR_TE_AA_Y_SIGNED               0

#define EUR_CR_TE_AA_X_MASK                 0x80000000U
#define EUR_CR_TE_AA_X_SHIFT                31
#define EUR_CR_TE_AA_X_SIGNED               0

/* Register EUR_CR_TE_MTILE1 */
#define EUR_CR_TE_MTILE1                    0x0208
#define EUR_CR_TE_MTILE1_X3_MASK            0x000000FFU
#define EUR_CR_TE_MTILE1_X3_SHIFT           0
#define EUR_CR_TE_MTILE1_X3_SIGNED          0

#define EUR_CR_TE_MTILE1_X2_MASK            0x000FF000U
#define EUR_CR_TE_MTILE1_X2_SHIFT           12
#define EUR_CR_TE_MTILE1_X2_SIGNED          0

#define EUR_CR_TE_MTILE1_X1_MASK            0x3FC00000U
#define EUR_CR_TE_MTILE1_X1_SHIFT           22
#define EUR_CR_TE_MTILE1_X1_SIGNED          0

#define EUR_CR_TE_MTILE1_NUMBER_MASK        0x80000000U
#define EUR_CR_TE_MTILE1_NUMBER_SHIFT       31
#define EUR_CR_TE_MTILE1_NUMBER_SIGNED      0

/* Register EUR_CR_TE_MTILE2 */
#define EUR_CR_TE_MTILE2                    0x020C
#define EUR_CR_TE_MTILE2_Y3_MASK            0x000001FFU
#define EUR_CR_TE_MTILE2_Y3_SHIFT           0
#define EUR_CR_TE_MTILE2_Y3_SIGNED          0

#define EUR_CR_TE_MTILE2_Y2_MASK            0x001FF000U
#define EUR_CR_TE_MTILE2_Y2_SHIFT           12
#define EUR_CR_TE_MTILE2_Y2_SIGNED          0

#define EUR_CR_TE_MTILE2_Y1_MASK            0x7FC00000U
#define EUR_CR_TE_MTILE2_Y1_SHIFT           22
#define EUR_CR_TE_MTILE2_Y1_SIGNED          0

/* Register EUR_CR_TE_SCREEN */
#define EUR_CR_TE_SCREEN                    0x0210
#define EUR_CR_TE_SCREEN_XMAX_MASK          0x000000FFU
#define EUR_CR_TE_SCREEN_XMAX_SHIFT         0
#define EUR_CR_TE_SCREEN_XMAX_SIGNED        0

#define EUR_CR_TE_SCREEN_YMAX_MASK          0x001FF000U
#define EUR_CR_TE_SCREEN_YMAX_SHIFT         12
#define EUR_CR_TE_SCREEN_YMAX_SIGNED        0

/* Register EUR_CR_TE_MTILE */
#define EUR_CR_TE_MTILE                     0x0214
#define EUR_CR_TE_MTILE_STRIDE_MASK         0x0003FFFFU
#define EUR_CR_TE_MTILE_STRIDE_SHIFT        0
#define EUR_CR_TE_MTILE_STRIDE_SIGNED       0

/* Register EUR_CR_TE_PSG */
#define EUR_CR_TE_PSG                       0x0218
#define EUR_CR_TE_PSG_REGION_STRIDE_MASK    0x0000007FU
#define EUR_CR_TE_PSG_REGION_STRIDE_SHIFT   0
#define EUR_CR_TE_PSG_REGION_STRIDE_SIGNED  0

#define EUR_CR_TE_PSG_FORCENEWSTATE_MASK    0x00040000U
#define EUR_CR_TE_PSG_FORCENEWSTATE_SHIFT   18
#define EUR_CR_TE_PSG_FORCENEWSTATE_SIGNED  0

#define EUR_CR_TE_PSG_PADZEROS_MASK         0x00080000U
#define EUR_CR_TE_PSG_PADZEROS_SHIFT        19
#define EUR_CR_TE_PSG_PADZEROS_SIGNED       0

#define EUR_CR_TE_PSG_ZSTOREENABLE_MASK     0x00100000U
#define EUR_CR_TE_PSG_ZSTOREENABLE_SHIFT    20
#define EUR_CR_TE_PSG_ZSTOREENABLE_SIGNED   0

#define EUR_CR_TE_PSG_ZLOADENABLE_MASK      0x00200000U
#define EUR_CR_TE_PSG_ZLOADENABLE_SHIFT     21
#define EUR_CR_TE_PSG_ZLOADENABLE_SIGNED    0

#define EUR_CR_TE_PSG_COMPLETEONTERMINATE_MASK 0x00400000U
#define EUR_CR_TE_PSG_COMPLETEONTERMINATE_SHIFT 22
#define EUR_CR_TE_PSG_COMPLETEONTERMINATE_SIGNED 0

#define EUR_CR_TE_PSG_ZONLYRENDER_MASK      0x00800000U
#define EUR_CR_TE_PSG_ZONLYRENDER_SHIFT     23
#define EUR_CR_TE_PSG_ZONLYRENDER_SIGNED    0

#define EUR_CR_TE_PSG_ENABLE_CONTEXT_STATE_RESTORE_MASK 0x01000000U
#define EUR_CR_TE_PSG_ENABLE_CONTEXT_STATE_RESTORE_SHIFT 24
#define EUR_CR_TE_PSG_ENABLE_CONTEXT_STATE_RESTORE_SIGNED 0

#define EUR_CR_TE_PSG_EXTERNALZBUFFER_MASK  0x02000000U
#define EUR_CR_TE_PSG_EXTERNALZBUFFER_SHIFT 25
#define EUR_CR_TE_PSG_EXTERNALZBUFFER_SIGNED 0

#define EUR_CR_TE_PSG_REGION_ADDRESSING_OPTIMISED_MASK 0x04000000U
#define EUR_CR_TE_PSG_REGION_ADDRESSING_OPTIMISED_SHIFT 26
#define EUR_CR_TE_PSG_REGION_ADDRESSING_OPTIMISED_SIGNED 0

/* Register EUR_CR_TE_PSGREGION_BASE */
#define EUR_CR_TE_PSGREGION_BASE            0x021C
#define EUR_CR_TE_PSGREGION_BASE_ADDR_MASK  0xFFFFFFC0U
#define EUR_CR_TE_PSGREGION_BASE_ADDR_SHIFT 6
#define EUR_CR_TE_PSGREGION_BASE_ADDR_SIGNED 0

/* Register EUR_CR_TE_TPC_BASE */
#define EUR_CR_TE_TPC_BASE                  0x0220
#define EUR_CR_TE_TPC_BASE_ADDR_MASK        0xFFFFFFC0U
#define EUR_CR_TE_TPC_BASE_ADDR_SHIFT       6
#define EUR_CR_TE_TPC_BASE_ADDR_SIGNED      0

/* Register EUR_CR_TE_TPCCONTROL */
#define EUR_CR_TE_TPCCONTROL                0x0224
#define EUR_CR_TE_TPCCONTROL_FLUSH_MASK     0x40000000U
#define EUR_CR_TE_TPCCONTROL_FLUSH_SHIFT    30
#define EUR_CR_TE_TPCCONTROL_FLUSH_SIGNED   0

#define EUR_CR_TE_TPCCONTROL_CLEAR_MASK     0x80000000U
#define EUR_CR_TE_TPCCONTROL_CLEAR_SHIFT    31
#define EUR_CR_TE_TPCCONTROL_CLEAR_SIGNED   0

/* Register EUR_CR_TE_RGNBBOX_X */
#define EUR_CR_TE_RGNBBOX_X                 0x0228
#define EUR_CR_TE_RGNBBOX_X_MIN_MASK        0x000001FFU
#define EUR_CR_TE_RGNBBOX_X_MIN_SHIFT       0
#define EUR_CR_TE_RGNBBOX_X_MIN_SIGNED      0

#define EUR_CR_TE_RGNBBOX_X_MAX_MASK        0x01FF0000U
#define EUR_CR_TE_RGNBBOX_X_MAX_SHIFT       16
#define EUR_CR_TE_RGNBBOX_X_MAX_SIGNED      0

/* Register EUR_CR_TE_RGNBBOX_Y */
#define EUR_CR_TE_RGNBBOX_Y                 0x022C
#define EUR_CR_TE_RGNBBOX_Y_MIN_MASK        0x000003FFU
#define EUR_CR_TE_RGNBBOX_Y_MIN_SHIFT       0
#define EUR_CR_TE_RGNBBOX_Y_MIN_SIGNED      0

#define EUR_CR_TE_RGNBBOX_Y_MAX_MASK        0x03FF0000U
#define EUR_CR_TE_RGNBBOX_Y_MAX_SHIFT       16
#define EUR_CR_TE_RGNBBOX_Y_MAX_SIGNED      0

/* Register EUR_CR_MTE_MULTISAMPLECTL */
#define EUR_CR_MTE_MULTISAMPLECTL           0x0230
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X0_MASK 0x0000000FU
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X0_SHIFT 0
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X0_SIGNED 0

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y0_MASK 0x000000F0U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y0_SHIFT 4
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y0_SIGNED 0

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X1_MASK 0x00000F00U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X1_SHIFT 8
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X1_SIGNED 0

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y1_MASK 0x0000F000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y1_SHIFT 12
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y1_SIGNED 0

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X2_MASK 0x000F0000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X2_SHIFT 16
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X2_SIGNED 0

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y2_MASK 0x00F00000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y2_SHIFT 20
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y2_SIGNED 0

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X3_MASK 0x0F000000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X3_SHIFT 24
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_X3_SIGNED 0

#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y3_MASK 0xF0000000U
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y3_SHIFT 28
#define EUR_CR_MTE_MULTISAMPLECTL_MSAA_Y3_SIGNED 0

/* Register EUR_CR_MTE_OTPM_CSM_BASE */
#define EUR_CR_MTE_OTPM_CSM_BASE            0x0234
#define EUR_CR_MTE_OTPM_CSM_BASE_ADDR_MASK  0xFFFFFFF0U
#define EUR_CR_MTE_OTPM_CSM_BASE_ADDR_SHIFT 4
#define EUR_CR_MTE_OTPM_CSM_BASE_ADDR_SIGNED 0

/* Register EUR_CR_VDM_CTRL_STREAM_BASE */
#define EUR_CR_VDM_CTRL_STREAM_BASE         0x0238
#define EUR_CR_VDM_CTRL_STREAM_BASE_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_VDM_CTRL_STREAM_BASE_ADDR_SHIFT 2
#define EUR_CR_VDM_CTRL_STREAM_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MTE_CTRL */
#define EUR_CR_MTE_CTRL                     0x023C
#define EUR_CR_MTE_CTRL_GLOBALMACROTILETHRESH_MASK 0x0000001FU
#define EUR_CR_MTE_CTRL_GLOBALMACROTILETHRESH_SHIFT 0
#define EUR_CR_MTE_CTRL_GLOBALMACROTILETHRESH_SIGNED 0

#define EUR_CR_MTE_CTRL_WCLAMPEN_MASK       0x00000020U
#define EUR_CR_MTE_CTRL_WCLAMPEN_SHIFT      5
#define EUR_CR_MTE_CTRL_WCLAMPEN_SIGNED     0

#define EUR_CR_MTE_CTRL_PSOCULL_DISABLE_MASK 0x00000040U
#define EUR_CR_MTE_CTRL_PSOCULL_DISABLE_SHIFT 6
#define EUR_CR_MTE_CTRL_PSOCULL_DISABLE_SIGNED 0

#define EUR_CR_MTE_CTRL_OPENGL_MASK         0x00000080U
#define EUR_CR_MTE_CTRL_OPENGL_SHIFT        7
#define EUR_CR_MTE_CTRL_OPENGL_SIGNED       0

#define EUR_CR_MTE_CTRL_NUM_PARTITIONS_MASK 0x00000100U
#define EUR_CR_MTE_CTRL_NUM_PARTITIONS_SHIFT 8
#define EUR_CR_MTE_CTRL_NUM_PARTITIONS_SIGNED 0

#define EUR_CR_MTE_CTRL_OSCULL_DISABLE_MASK 0x00000200U
#define EUR_CR_MTE_CTRL_OSCULL_DISABLE_SHIFT 9
#define EUR_CR_MTE_CTRL_OSCULL_DISABLE_SIGNED 0

#define EUR_CR_MTE_CTRL_FCCULL_DISABLE_MASK 0x00000400U
#define EUR_CR_MTE_CTRL_FCCULL_DISABLE_SHIFT 10
#define EUR_CR_MTE_CTRL_FCCULL_DISABLE_SIGNED 0

#define EUR_CR_MTE_CTRL_BFCULL2_DISABLE_MASK 0x00000800U
#define EUR_CR_MTE_CTRL_BFCULL2_DISABLE_SHIFT 11
#define EUR_CR_MTE_CTRL_BFCULL2_DISABLE_SIGNED 0

#define EUR_CR_MTE_CTRL_BFCULL1_DISABLE_MASK 0x00001000U
#define EUR_CR_MTE_CTRL_BFCULL1_DISABLE_SHIFT 12
#define EUR_CR_MTE_CTRL_BFCULL1_DISABLE_SIGNED 0

#define EUR_CR_MTE_CTRL_VCB_BYPASS_MASK     0x00002000U
#define EUR_CR_MTE_CTRL_VCB_BYPASS_SHIFT    13
#define EUR_CR_MTE_CTRL_VCB_BYPASS_SIGNED   0

#define EUR_CR_MTE_CTRL_DEFAULT_POINT_SIZE_MASK 0x00004000U
#define EUR_CR_MTE_CTRL_DEFAULT_POINT_SIZE_SHIFT 14
#define EUR_CR_MTE_CTRL_DEFAULT_POINT_SIZE_SIGNED 0

/* Register EUR_CR_MTE_WCOMPARE */
#define EUR_CR_MTE_WCOMPARE                 0x0240
#define EUR_CR_MTE_WCOMPARE_VALUE_MASK      0xFFFFFFFFU
#define EUR_CR_MTE_WCOMPARE_VALUE_SHIFT     0
#define EUR_CR_MTE_WCOMPARE_VALUE_SIGNED    0

/* Register EUR_CR_MTE_WCLAMP */
#define EUR_CR_MTE_WCLAMP                   0x0244
#define EUR_CR_MTE_WCLAMP_VALUE_MASK        0xFFFFFFFFU
#define EUR_CR_MTE_WCLAMP_VALUE_SHIFT       0
#define EUR_CR_MTE_WCLAMP_VALUE_SIGNED      0

/* Register EUR_CR_MTE_SCREEN */
#define EUR_CR_MTE_SCREEN                   0x0248
#define EUR_CR_MTE_SCREEN_PIXXMAX_MASK      0x00001FFFU
#define EUR_CR_MTE_SCREEN_PIXXMAX_SHIFT     0
#define EUR_CR_MTE_SCREEN_PIXXMAX_SIGNED    0

#define EUR_CR_MTE_SCREEN_PIXYMAX_MASK      0x1FFF0000U
#define EUR_CR_MTE_SCREEN_PIXYMAX_SHIFT     16
#define EUR_CR_MTE_SCREEN_PIXYMAX_SIGNED    0

/* Register EUR_CR_MTE_OTPM_OP */
#define EUR_CR_MTE_OTPM_OP                  0x024C
#define EUR_CR_MTE_OTPM_OP_CSM_OTPM_MEM_CLEAR_MASK 0x00000008U
#define EUR_CR_MTE_OTPM_OP_CSM_OTPM_MEM_CLEAR_SHIFT 3
#define EUR_CR_MTE_OTPM_OP_CSM_OTPM_MEM_CLEAR_SIGNED 0

#define EUR_CR_MTE_OTPM_OP_CSM_FLUSH_INV_MASK 0x00000004U
#define EUR_CR_MTE_OTPM_OP_CSM_FLUSH_INV_SHIFT 2
#define EUR_CR_MTE_OTPM_OP_CSM_FLUSH_INV_SIGNED 0

#define EUR_CR_MTE_OTPM_OP_CSM_FLUSH_MASK   0x00000002U
#define EUR_CR_MTE_OTPM_OP_CSM_FLUSH_SHIFT  1
#define EUR_CR_MTE_OTPM_OP_CSM_FLUSH_SIGNED 0

#define EUR_CR_MTE_OTPM_OP_CSM_INV_MASK     0x00000001U
#define EUR_CR_MTE_OTPM_OP_CSM_INV_SHIFT    0
#define EUR_CR_MTE_OTPM_OP_CSM_INV_SIGNED   0

/* Register EUR_CR_MTE_DIAG1 */
#define EUR_CR_MTE_DIAG1                    0x0254
#define EUR_CR_MTE_DIAG1_CULL_IP_COUNT_MASK 0x03FFFFFFU
#define EUR_CR_MTE_DIAG1_CULL_IP_COUNT_SHIFT 0
#define EUR_CR_MTE_DIAG1_CULL_IP_COUNT_SIGNED 0

/* Register EUR_CR_MTE_DIAG2 */
#define EUR_CR_MTE_DIAG2                    0x0258
#define EUR_CR_MTE_DIAG2_CULL_OP_COUNT_MASK 0x03FFFFFFU
#define EUR_CR_MTE_DIAG2_CULL_OP_COUNT_SHIFT 0
#define EUR_CR_MTE_DIAG2_CULL_OP_COUNT_SIGNED 0

/* Register EUR_CR_MTE_DIAG3 */
#define EUR_CR_MTE_DIAG3                    0x025C
#define EUR_CR_MTE_DIAG3_MACROTILE_COUNT_MASK 0x03FFFFFFU
#define EUR_CR_MTE_DIAG3_MACROTILE_COUNT_SHIFT 0
#define EUR_CR_MTE_DIAG3_MACROTILE_COUNT_SIGNED 0

/* Register EUR_CR_MTE_DIAG4 */
#define EUR_CR_MTE_DIAG4                    0x0260
#define EUR_CR_MTE_DIAG4_BLOCK_COUNT_MASK   0x03FFFFFFU
#define EUR_CR_MTE_DIAG4_BLOCK_COUNT_SHIFT  0
#define EUR_CR_MTE_DIAG4_BLOCK_COUNT_SIGNED 0

/* Register EUR_CR_MTE_DIAG5 */
#define EUR_CR_MTE_DIAG5                    0x0264
#define EUR_CR_MTE_DIAG5_CSM_READ_HIT_COUNT_MASK 0x0000FFFFU
#define EUR_CR_MTE_DIAG5_CSM_READ_HIT_COUNT_SHIFT 0
#define EUR_CR_MTE_DIAG5_CSM_READ_HIT_COUNT_SIGNED 0

#define EUR_CR_MTE_DIAG5_CSM_READ_REQ_COUNT_MASK 0xFFFF0000U
#define EUR_CR_MTE_DIAG5_CSM_READ_REQ_COUNT_SHIFT 16
#define EUR_CR_MTE_DIAG5_CSM_READ_REQ_COUNT_SIGNED 0

/* Register EUR_CR_MTE_DIAG6 */
#define EUR_CR_MTE_DIAG6                    0x0268
#define EUR_CR_MTE_DIAG6_CSM_WRITE_REQ_COUNT_MASK 0x0000FFFFU
#define EUR_CR_MTE_DIAG6_CSM_WRITE_REQ_COUNT_SHIFT 0
#define EUR_CR_MTE_DIAG6_CSM_WRITE_REQ_COUNT_SIGNED 0

#define EUR_CR_MTE_DIAG6_CSM_CONTEXT_CHANGE_COUNT_MASK 0xFFFF0000U
#define EUR_CR_MTE_DIAG6_CSM_CONTEXT_CHANGE_COUNT_SHIFT 16
#define EUR_CR_MTE_DIAG6_CSM_CONTEXT_CHANGE_COUNT_SIGNED 0

/* Register EUR_CR_MTE_SIG1 */
#define EUR_CR_MTE_SIG1                     0x026C
#define EUR_CR_MTE_SIG1_TE_SIGNATURE_MASK   0xFFFFFFFFU
#define EUR_CR_MTE_SIG1_TE_SIGNATURE_SHIFT  0
#define EUR_CR_MTE_SIG1_TE_SIGNATURE_SIGNED 0

/* Register EUR_CR_MTE_SIG2 */
#define EUR_CR_MTE_SIG2                     0x0270
#define EUR_CR_MTE_SIG2_MEM_SIGNATURE_MASK  0xFFFFFFFFU
#define EUR_CR_MTE_SIG2_MEM_SIGNATURE_SHIFT 0
#define EUR_CR_MTE_SIG2_MEM_SIGNATURE_SIGNED 0

/* Register EUR_CR_TE_STATE */
#define EUR_CR_TE_STATE                     0x0274
#define EUR_CR_TE_STATE_ABORTED_MTILE_MASK  0x0000FFFFU
#define EUR_CR_TE_STATE_ABORTED_MTILE_SHIFT 0
#define EUR_CR_TE_STATE_ABORTED_MTILE_SIGNED 0

#define EUR_CR_TE_STATE_ISP_STATE_ID_MASK   0x001F0000U
#define EUR_CR_TE_STATE_ISP_STATE_ID_SHIFT  16
#define EUR_CR_TE_STATE_ISP_STATE_ID_SIGNED 0

/* Register EUR_CR_TE_ACTIVE */
#define EUR_CR_TE_ACTIVE                    0x0278
#define EUR_CR_TE_ACTIVE_MTILE_MASK         0x0000FFFFU
#define EUR_CR_TE_ACTIVE_MTILE_SHIFT        0
#define EUR_CR_TE_ACTIVE_MTILE_SIGNED       0

/* Register EUR_CR_VCB_SIG */
#define EUR_CR_VCB_SIG                      0x027C
#define EUR_CR_VCB_SIG_VCB_SIGNATURE_MASK   0xFFFFFFFFU
#define EUR_CR_VCB_SIG_VCB_SIGNATURE_SHIFT  0
#define EUR_CR_VCB_SIG_VCB_SIGNATURE_SIGNED 0

/* Register EUR_CR_TE_DIAG1 */
#define EUR_CR_TE_DIAG1                     0x0280
#define EUR_CR_TE_DIAG1_PRERGNPRI_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_TE_DIAG1_PRERGNPRI_COUNT_SHIFT 0
#define EUR_CR_TE_DIAG1_PRERGNPRI_COUNT_SIGNED 0

/* Register EUR_CR_TE_DIAG2 */
#define EUR_CR_TE_DIAG2                     0x0284
#define EUR_CR_TE_DIAG2_POSTRGNPRITILE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_TE_DIAG2_POSTRGNPRITILE_COUNT_SHIFT 0
#define EUR_CR_TE_DIAG2_POSTRGNPRITILE_COUNT_SIGNED 0

/* Register EUR_CR_TE_DIAG3 */
#define EUR_CR_TE_DIAG3                     0x0288
#define EUR_CR_TE_DIAG3_PREPTEPRITILE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_TE_DIAG3_PREPTEPRITILE_COUNT_SHIFT 0
#define EUR_CR_TE_DIAG3_PREPTEPRITILE_COUNT_SIGNED 0

/* Register EUR_CR_TE_DIAG4 */
#define EUR_CR_TE_DIAG4                     0x028C
#define EUR_CR_TE_DIAG4_POSTPTEPRITILE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_TE_DIAG4_POSTPTEPRITILE_COUNT_SHIFT 0
#define EUR_CR_TE_DIAG4_POSTPTEPRITILE_COUNT_SIGNED 0

/* Register EUR_CR_TE_DIAG5 */
#define EUR_CR_TE_DIAG5                     0x0290
#define EUR_CR_TE_DIAG5_PSGCTLDWORD_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_TE_DIAG5_PSGCTLDWORD_COUNT_SHIFT 0
#define EUR_CR_TE_DIAG5_PSGCTLDWORD_COUNT_SIGNED 0

/* Register EUR_CR_TE_DIAG6 */
#define EUR_CR_TE_DIAG6                     0x0294
#define EUR_CR_TE_DIAG6_PSGRGNHDR_COUNT_MASK 0x0000FFFFU
#define EUR_CR_TE_DIAG6_PSGRGNHDR_COUNT_SHIFT 0
#define EUR_CR_TE_DIAG6_PSGRGNHDR_COUNT_SIGNED 0

/* Register EUR_CR_TE_DIAG7 */
#define EUR_CR_TE_DIAG7                     0x0298
#define EUR_CR_TE_DIAG7_TPCREADHIT_COUNT_MASK 0x0000FFFFU
#define EUR_CR_TE_DIAG7_TPCREADHIT_COUNT_SHIFT 0
#define EUR_CR_TE_DIAG7_TPCREADHIT_COUNT_SIGNED 0

#define EUR_CR_TE_DIAG7_TPCREADREQ_COUNT_MASK 0xFFFF0000U
#define EUR_CR_TE_DIAG7_TPCREADREQ_COUNT_SHIFT 16
#define EUR_CR_TE_DIAG7_TPCREADREQ_COUNT_SIGNED 0

/* Register EUR_CR_TE_DIAG8 */
#define EUR_CR_TE_DIAG8                     0x029C
#define EUR_CR_TE_DIAG8_TPCWRITEHIT_COUNT_MASK 0x0000FFFFU
#define EUR_CR_TE_DIAG8_TPCWRITEHIT_COUNT_SHIFT 0
#define EUR_CR_TE_DIAG8_TPCWRITEHIT_COUNT_SIGNED 0

#define EUR_CR_TE_DIAG8_TPCSTATEINV_COUNT_MASK 0xFFFF0000U
#define EUR_CR_TE_DIAG8_TPCSTATEINV_COUNT_SHIFT 16
#define EUR_CR_TE_DIAG8_TPCSTATEINV_COUNT_SIGNED 0

/* Register EUR_CR_TE1 */
#define EUR_CR_TE1                          0x02A0
#define EUR_CR_TE1_SIGNATURE_MASK           0xFFFFFFFFU
#define EUR_CR_TE1_SIGNATURE_SHIFT          0
#define EUR_CR_TE1_SIGNATURE_SIGNED         0

/* Register EUR_CR_TE2 */
#define EUR_CR_TE2                          0x02A4
#define EUR_CR_TE2_SIGNATURE_MASK           0xFFFFFFFFU
#define EUR_CR_TE2_SIGNATURE_SHIFT          0
#define EUR_CR_TE2_SIGNATURE_SIGNED         0

/* Register EUR_CR_TE_TPC */
#define EUR_CR_TE_TPC                       0x02A8
#define EUR_CR_TE_TPC_STRIDE_MASK           0x000FF000U
#define EUR_CR_TE_TPC_STRIDE_SHIFT          12
#define EUR_CR_TE_TPC_STRIDE_SIGNED         0

/* Register EUR_CR_GSG */
#define EUR_CR_GSG                          0x02B0
#define EUR_CR_GSG_STRIDE_MASK              0xFF000000U
#define EUR_CR_GSG_STRIDE_SHIFT             24
#define EUR_CR_GSG_STRIDE_SIGNED            0

/* Register EUR_CR_GSG_STORE */
#define EUR_CR_GSG_STORE                    0x02B4
#define EUR_CR_GSG_STORE_BASE_ADDR_MASK     0x03FFFFFFU
#define EUR_CR_GSG_STORE_BASE_ADDR_SHIFT    0
#define EUR_CR_GSG_STORE_BASE_ADDR_SIGNED   0

/* Register EUR_CR_GSG_STATE */
#define EUR_CR_GSG_STATE                    0x02B8
#define EUR_CR_GSG_STATE_STORE_MASK         0x00000002U
#define EUR_CR_GSG_STATE_STORE_SHIFT        1
#define EUR_CR_GSG_STATE_STORE_SIGNED       0

#define EUR_CR_GSG_STATE_LOAD_MASK          0x00000001U
#define EUR_CR_GSG_STATE_LOAD_SHIFT         0
#define EUR_CR_GSG_STATE_LOAD_SIGNED        0

/* Register EUR_CR_GSG_PAUSE */
#define EUR_CR_GSG_PAUSE                    0x02BC
#define EUR_CR_GSG_PAUSE_AFTER_PHASE_MASK   0x00000002U
#define EUR_CR_GSG_PAUSE_AFTER_PHASE_SHIFT  1
#define EUR_CR_GSG_PAUSE_AFTER_PHASE_SIGNED 0

#define EUR_CR_GSG_PAUSE_NOW_MASK           0x00000001U
#define EUR_CR_GSG_PAUSE_NOW_SHIFT          0
#define EUR_CR_GSG_PAUSE_NOW_SIGNED         0

/* Register EUR_CR_GSG_STATUS */
#define EUR_CR_GSG_STATUS                   0x02C0
#define EUR_CR_GSG_STATUS_IDLE_MASK         0x00000001U
#define EUR_CR_GSG_STATUS_IDLE_SHIFT        0
#define EUR_CR_GSG_STATUS_IDLE_SIGNED       0

/* Register EUR_CR_TE_PSG_TERMINATE */
#define EUR_CR_TE_PSG_TERMINATE             0x02C4
#define EUR_CR_TE_PSG_TERMINATE_DWORD_MASK  0xFFFFFFFFU
#define EUR_CR_TE_PSG_TERMINATE_DWORD_SHIFT 0
#define EUR_CR_TE_PSG_TERMINATE_DWORD_SIGNED 0

/* Register EUR_CR_VCB_DIAG2 */
#define EUR_CR_VCB_DIAG2                    0x02C8
#define EUR_CR_VCB_DIAG2_CULL_OP_COUNT_MASK 0x03FFFFFFU
#define EUR_CR_VCB_DIAG2_CULL_OP_COUNT_SHIFT 0
#define EUR_CR_VCB_DIAG2_CULL_OP_COUNT_SIGNED 0

/* Register EUR_CR_VCB_DIAG1 */
#define EUR_CR_VCB_DIAG1                    0x02CC
#define EUR_CR_VCB_DIAG1_CULL_IP_COUNT_MASK 0x03FFFFFFU
#define EUR_CR_VCB_DIAG1_CULL_IP_COUNT_SHIFT 0
#define EUR_CR_VCB_DIAG1_CULL_IP_COUNT_SIGNED 0

/* Register EUR_CR_GSG_WRAP */
#define EUR_CR_GSG_WRAP                     0x02D0
#define EUR_CR_GSG_WRAP_ADDR_MASK           0xFFFFFFFCU
#define EUR_CR_GSG_WRAP_ADDR_SHIFT          2
#define EUR_CR_GSG_WRAP_ADDR_SIGNED         0

/* Register EUR_CR_GSG_BASE */
#define EUR_CR_GSG_BASE                     0x02D4
#define EUR_CR_GSG_BASE_ADDR_MASK           0x03FFFFFFU
#define EUR_CR_GSG_BASE_ADDR_SHIFT          0
#define EUR_CR_GSG_BASE_ADDR_SIGNED         0

/* Register EUR_CR_CLIP_SIG1 */
#define EUR_CR_CLIP_SIG1                    0x0304
#define EUR_CR_CLIP_SIG1_CLIP_SIGNATURE_MASK 0xFFFFFFFFU
#define EUR_CR_CLIP_SIG1_CLIP_SIGNATURE_SHIFT 0
#define EUR_CR_CLIP_SIG1_CLIP_SIGNATURE_SIGNED 0

/* Register EUR_CR_PIXELBE_SIG01 */
#define EUR_CR_PIXELBE_SIG01                0x0308
#define EUR_CR_PIXELBE_SIG01_SIGNATURE_MASK 0xFFFFFFFFU
#define EUR_CR_PIXELBE_SIG01_SIGNATURE_SHIFT 0
#define EUR_CR_PIXELBE_SIG01_SIGNATURE_SIGNED 0

/* Register EUR_CR_PIXELBE_SIG02 */
#define EUR_CR_PIXELBE_SIG02                0x030C
#define EUR_CR_PIXELBE_SIG02_SIGNATURE_MASK 0xFFFFFFFFU
#define EUR_CR_PIXELBE_SIG02_SIGNATURE_SHIFT 0
#define EUR_CR_PIXELBE_SIG02_SIGNATURE_SIGNED 0

/* Register EUR_CR_TA_MEM_TE_PAD */
#define EUR_CR_TA_MEM_TE_PAD                0x031C
#define EUR_CR_TA_MEM_TE_PAD_DWORD_MASK     0xFFFFFFFFU
#define EUR_CR_TA_MEM_TE_PAD_DWORD_SHIFT    0
#define EUR_CR_TA_MEM_TE_PAD_DWORD_SIGNED   0

/* Register EUR_CR_TA_MEM */
#define EUR_CR_TA_MEM                       0x0320
#define EUR_CR_TA_MEM_TE_PAD128_MASK        0x01000000U
#define EUR_CR_TA_MEM_TE_PAD128_SHIFT       24
#define EUR_CR_TA_MEM_TE_PAD128_SIGNED      0

#define EUR_CR_TA_MEM_TE_PAD256_MASK        0x02000000U
#define EUR_CR_TA_MEM_TE_PAD256_SHIFT       25
#define EUR_CR_TA_MEM_TE_PAD256_SIGNED      0

/* Register EUR_CR_MTE_1ST_PHASE_COMPLEX_BASE */
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_BASE   0x0324
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_BASE_ADDR_SHIFT 4
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_BASE_ADDR_SIGNED 0

/* Register EUR_CR_MTE_1ST_PHASE_COMPLEX_POINTER */
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_POINTER 0x0328
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_POINTER_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_POINTER_ADDR_SHIFT 2
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_POINTER_ADDR_SIGNED 0

/* Register EUR_CR_MTE_1ST_PHASE_COMPLEX_RESTORE */
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_RESTORE 0x032C
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_RESTORE_LOAD_MASK 0x00000001U
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_RESTORE_LOAD_SHIFT 0
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_RESTORE_LOAD_SIGNED 0

#define EUR_CR_MTE_1ST_PHASE_COMPLEX_RESTORE_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_RESTORE_ADDR_SHIFT 2
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_RESTORE_ADDR_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_START */
#define EUR_CR_VDM_CONTEXT_STORE_START      0x0330
#define EUR_CR_VDM_CONTEXT_STORE_START_PULSE_MASK 0x00000001U
#define EUR_CR_VDM_CONTEXT_STORE_START_PULSE_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_START_PULSE_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_STREAM */
#define EUR_CR_VDM_CONTEXT_STORE_STREAM     0x0334
#define EUR_CR_VDM_CONTEXT_STORE_STREAM_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_VDM_CONTEXT_STORE_STREAM_ADDR_SHIFT 2
#define EUR_CR_VDM_CONTEXT_STORE_STREAM_ADDR_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_INDEX */
#define EUR_CR_VDM_CONTEXT_STORE_INDEX      0x0338
#define EUR_CR_VDM_CONTEXT_STORE_INDEX_ADDR_MASK 0x007FFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_INDEX_ADDR_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_INDEX_ADDR_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_STATUS */
#define EUR_CR_VDM_CONTEXT_STORE_STATUS     0x033C
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_COMPLETE_MASK 0x00000001U
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_COMPLETE_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_COMPLETE_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATUS_PROCESS_MASK 0x00000010U
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_PROCESS_SHIFT 4
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_PROCESS_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATUS_NA_MASK 0x00000100U
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_NA_SHIFT 8
#define EUR_CR_VDM_CONTEXT_STORE_STATUS_NA_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_STATE0 */
#define EUR_CR_VDM_CONTEXT_STORE_STATE0     0x0340
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_BASEADDR_MASK 0x0FFFFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_BASEADDR_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_BASEADDR_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_COMPLEX_MASK 0x10000000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_COMPLEX_SHIFT 28
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_COMPLEX_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_TERMINATE_MASK 0x20000000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_TERMINATE_SHIFT 29
#define EUR_CR_VDM_CONTEXT_STORE_STATE0_TAPDSSTATE_TERMINATE_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_STATE1 */
#define EUR_CR_VDM_CONTEXT_STORE_STATE1     0x0344
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEATTRIBUTESIZE_MASK 0x000000FFU
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEATTRIBUTESIZE_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEATTRIBUTESIZE_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SECONDARY_MASK 0x00000100U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SECONDARY_SHIFT 8
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SECONDARY_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTITIONS_MASK 0x00000E00U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTITIONS_SHIFT 9
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTITIONS_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTIAL_MASK 0x00001000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTIAL_SHIFT 12
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_PARTIAL_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEPIPE_MASK 0x0000E000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEPIPE_SHIFT 13
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_USEPIPE_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SD_MASK 0x02000000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SD_SHIFT 25
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SD_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SEC_EXEC_MASK 0x00010000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SEC_EXEC_SHIFT 16
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_SEC_EXEC_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_MTE_EMIT_MASK 0x00020000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_MTE_EMIT_SHIFT 17
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_MTE_EMIT_SIGNED 0

#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DATASIZE_MASK 0xFC000000U
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DATASIZE_SHIFT 26
#define EUR_CR_VDM_CONTEXT_STORE_STATE1_TAPDSSTATE_DATASIZE_SIGNED 0

/* Register EUR_CR_VDM_WAIT_FOR_KICK */
#define EUR_CR_VDM_WAIT_FOR_KICK            0x0348
#define EUR_CR_VDM_WAIT_FOR_KICK_STATUS_MASK 0x00000001U
#define EUR_CR_VDM_WAIT_FOR_KICK_STATUS_SHIFT 0
#define EUR_CR_VDM_WAIT_FOR_KICK_STATUS_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX */
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX 0x034C
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX_COUNT_MASK 0x003FFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX_COUNT_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_INDEX_COUNT_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_WRAPPED */
#define EUR_CR_VDM_CONTEXT_STORE_WRAPPED    0x0350
#define EUR_CR_VDM_CONTEXT_STORE_WRAPPED_COUNT_MASK 0x003FFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_WRAPPED_COUNT_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_WRAPPED_COUNT_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_FAN */
#define EUR_CR_VDM_CONTEXT_STORE_FAN        0x0354
#define EUR_CR_VDM_CONTEXT_STORE_FAN_INDEX_MASK 0x03FFFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_FAN_INDEX_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_FAN_INDEX_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_WRAP */
#define EUR_CR_VDM_CONTEXT_STORE_WRAP       0x0358
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_RESUME_MASK 0x00FFFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_RESUME_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_WRAP_RESUME_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_RESUME_PRIM_ID */
#define EUR_CR_VDM_CONTEXT_RESUME_PRIM_ID   0x035C
#define EUR_CR_VDM_CONTEXT_RESUME_PRIM_ID_COUNT_MASK 0x003FFFFFU
#define EUR_CR_VDM_CONTEXT_RESUME_PRIM_ID_COUNT_SHIFT 0
#define EUR_CR_VDM_CONTEXT_RESUME_PRIM_ID_COUNT_SIGNED 0

#define EUR_CR_VDM_CONTEXT_RESUME_PRIM_ID_VALID_MASK 0x00400000U
#define EUR_CR_VDM_CONTEXT_RESUME_PRIM_ID_VALID_SHIFT 22
#define EUR_CR_VDM_CONTEXT_RESUME_PRIM_ID_VALID_SIGNED 0

/* Register EUR_CR_VDM_CONTEXT_STORE_PRIM_ID */
#define EUR_CR_VDM_CONTEXT_STORE_PRIM_ID    0x0360
#define EUR_CR_VDM_CONTEXT_STORE_PRIM_ID_COUNT_MASK 0x003FFFFFU
#define EUR_CR_VDM_CONTEXT_STORE_PRIM_ID_COUNT_SHIFT 0
#define EUR_CR_VDM_CONTEXT_STORE_PRIM_ID_COUNT_SIGNED 0

/* Register EUR_CR_VDM_VTXBUF_WRPTR_PDSPROG */
#define EUR_CR_VDM_VTXBUF_WRPTR_PDSPROG     0x0364
#define EUR_CR_VDM_VTXBUF_WRPTR_PDSPROG_BASE_ADDR_MASK 0x0FFFFFFFU
#define EUR_CR_VDM_VTXBUF_WRPTR_PDSPROG_BASE_ADDR_SHIFT 0
#define EUR_CR_VDM_VTXBUF_WRPTR_PDSPROG_BASE_ADDR_SIGNED 0

#define EUR_CR_VDM_VTXBUF_WRPTR_PDSPROG_DATASIZE_MASK 0xF0000000U
#define EUR_CR_VDM_VTXBUF_WRPTR_PDSPROG_DATASIZE_SHIFT 28
#define EUR_CR_VDM_VTXBUF_WRPTR_PDSPROG_DATASIZE_SIGNED 0

/* Register EUR_CR_MTE_1ST_PHASE_COMPLEX_BUFFER */
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_BUFFER 0x0368
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_BUFFER_SIZE_MASK 0x00007FFFU
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_BUFFER_SIZE_SHIFT 0
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_BUFFER_SIZE_SIGNED 0

/* Register EUR_CR_MTE_1ST_PHASE_COMPLEX_OVERFLOW */
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_OVERFLOW 0x036C
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_OVERFLOW_ERR_MASK 0x00000001U
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_OVERFLOW_ERR_SHIFT 0
#define EUR_CR_MTE_1ST_PHASE_COMPLEX_OVERFLOW_ERR_SIGNED 0

/* Register EUR_CR_VDM_SCWORDCP_PDSPROG */
#define EUR_CR_VDM_SCWORDCP_PDSPROG         0x0370
#define EUR_CR_VDM_SCWORDCP_PDSPROG_BASE_ADDR_MASK 0x0FFFFFFFU
#define EUR_CR_VDM_SCWORDCP_PDSPROG_BASE_ADDR_SHIFT 0
#define EUR_CR_VDM_SCWORDCP_PDSPROG_BASE_ADDR_SIGNED 0

#define EUR_CR_VDM_SCWORDCP_PDSPROG_DATASIZE_MASK 0xF0000000U
#define EUR_CR_VDM_SCWORDCP_PDSPROG_DATASIZE_SHIFT 28
#define EUR_CR_VDM_SCWORDCP_PDSPROG_DATASIZE_SIGNED 0

/* Register EUR_CR_VDM_ITP_PDSPROG */
#define EUR_CR_VDM_ITP_PDSPROG              0x0374
#define EUR_CR_VDM_ITP_PDSPROG_BASE_ADDR_MASK 0x0FFFFFFFU
#define EUR_CR_VDM_ITP_PDSPROG_BASE_ADDR_SHIFT 0
#define EUR_CR_VDM_ITP_PDSPROG_BASE_ADDR_SIGNED 0

#define EUR_CR_VDM_ITP_PDSPROG_DATASIZE_MASK 0xF0000000U
#define EUR_CR_VDM_ITP_PDSPROG_DATASIZE_SHIFT 28
#define EUR_CR_VDM_ITP_PDSPROG_DATASIZE_SIGNED 0

/* Register EUR_CR_VDM_MTE */
#define EUR_CR_VDM_MTE                      0x0378
#define EUR_CR_VDM_MTE_SIG_MASK             0xFFFFFFFFU
#define EUR_CR_VDM_MTE_SIG_SHIFT            0
#define EUR_CR_VDM_MTE_SIG_SIGNED           0

/* Register EUR_CR_MTE_STATE */
#define EUR_CR_MTE_STATE                    0x037C
#define EUR_CR_MTE_STATE_FLUSH_MASK         0x00000001U
#define EUR_CR_MTE_STATE_FLUSH_SHIFT        0
#define EUR_CR_MTE_STATE_FLUSH_SIGNED       0

/* Register EUR_CR_MTE_STATE_FLUSH_BASE */
#define EUR_CR_MTE_STATE_FLUSH_BASE         0x0380
#define EUR_CR_MTE_STATE_FLUSH_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_MTE_STATE_FLUSH_BASE_ADDR_SHIFT 4
#define EUR_CR_MTE_STATE_FLUSH_BASE_ADDR_SIGNED 0

/* Register EUR_CR_VDM_FENCE_INCREMENT */
#define EUR_CR_VDM_FENCE_INCREMENT          0x0384
#define EUR_CR_VDM_FENCE_INCREMENT_PULSE_MASK 0x00000001U
#define EUR_CR_VDM_FENCE_INCREMENT_PULSE_SHIFT 0
#define EUR_CR_VDM_FENCE_INCREMENT_PULSE_SIGNED 0

/* Register EUR_CR_VDM_FENCE_COUNT */
#define EUR_CR_VDM_FENCE_COUNT              0x0388
#define EUR_CR_VDM_FENCE_COUNT_STATUS_MASK  0x000000FFU
#define EUR_CR_VDM_FENCE_COUNT_STATUS_SHIFT 0
#define EUR_CR_VDM_FENCE_COUNT_STATUS_SIGNED 0

/* Register EUR_CR_MTE_FIRST_PAGE */
#define EUR_CR_MTE_FIRST_PAGE               0x038C
#define EUR_CR_MTE_FIRST_PAGE_DATA_MASK     0x0000FFFFU
#define EUR_CR_MTE_FIRST_PAGE_DATA_SHIFT    0
#define EUR_CR_MTE_FIRST_PAGE_DATA_SIGNED   0

#define EUR_CR_MTE_FIRST_PAGE_MACROTILE_MASK 0x001F0000U
#define EUR_CR_MTE_FIRST_PAGE_MACROTILE_SHIFT 16
#define EUR_CR_MTE_FIRST_PAGE_MACROTILE_SIGNED 0

#define EUR_CR_MTE_FIRST_PAGE_VALID_MASK    0x80000000U
#define EUR_CR_MTE_FIRST_PAGE_VALID_SHIFT   31
#define EUR_CR_MTE_FIRST_PAGE_VALID_SIGNED  0

/* Register EUR_CR_MTE_SECOND_PAGE */
#define EUR_CR_MTE_SECOND_PAGE              0x0390
#define EUR_CR_MTE_SECOND_PAGE_DATA_MASK    0x0000FFFFU
#define EUR_CR_MTE_SECOND_PAGE_DATA_SHIFT   0
#define EUR_CR_MTE_SECOND_PAGE_DATA_SIGNED  0

#define EUR_CR_MTE_SECOND_PAGE_RENDER_TARGET_MASK 0x01FF0000U
#define EUR_CR_MTE_SECOND_PAGE_RENDER_TARGET_SHIFT 16
#define EUR_CR_MTE_SECOND_PAGE_RENDER_TARGET_SIGNED 0

#define EUR_CR_MTE_SECOND_PAGE_VALID_MASK   0x80000000U
#define EUR_CR_MTE_SECOND_PAGE_VALID_SHIFT  31
#define EUR_CR_MTE_SECOND_PAGE_VALID_SIGNED 0

/* Register EUR_CR_MTE_FORCEREISSUE */
#define EUR_CR_MTE_FORCEREISSUE             0x0394
#define EUR_CR_MTE_FORCEREISSUE_ENABLE_N_MASK 0x00000001U
#define EUR_CR_MTE_FORCEREISSUE_ENABLE_N_SHIFT 0
#define EUR_CR_MTE_FORCEREISSUE_ENABLE_N_SIGNED 0

/* Register EUR_CR_PIXELBE */
#define EUR_CR_PIXELBE                      0x0400
#define EUR_CR_PIXELBE_ALPHATHRESHOLD_MASK  0x000000FFU
#define EUR_CR_PIXELBE_ALPHATHRESHOLD_SHIFT 0
#define EUR_CR_PIXELBE_ALPHATHRESHOLD_SIGNED 0

#define EUR_CR_PIXELBE_IDF_USE_FBADDR_MASK  0x00000100U
#define EUR_CR_PIXELBE_IDF_USE_FBADDR_SHIFT 8
#define EUR_CR_PIXELBE_IDF_USE_FBADDR_SIGNED 0

#define EUR_CR_PIXELBE_AA_EDGEOPT_OFF_MASK  0x00000200U
#define EUR_CR_PIXELBE_AA_EDGEOPT_OFF_SHIFT 9
#define EUR_CR_PIXELBE_AA_EDGEOPT_OFF_SIGNED 0

#define EUR_CR_PIXELBE_CHKSUM_INIT_MASK     0x00000400U
#define EUR_CR_PIXELBE_CHKSUM_INIT_SHIFT    10
#define EUR_CR_PIXELBE_CHKSUM_INIT_SIGNED   0

#define EUR_CR_PIXELBE_CLEAR_ERROR_MASK     0x00000800U
#define EUR_CR_PIXELBE_CLEAR_ERROR_SHIFT    11
#define EUR_CR_PIXELBE_CLEAR_ERROR_SIGNED   0

#define EUR_CR_PIXELBE_ALPHAFLIP_ENABLE_MASK 0x02000000U
#define EUR_CR_PIXELBE_ALPHAFLIP_ENABLE_SHIFT 25
#define EUR_CR_PIXELBE_ALPHAFLIP_ENABLE_SIGNED 0

/* Register EUR_CR_ISP_RENDER */
#define EUR_CR_ISP_RENDER                   0x0404
#define EUR_CR_ISP_RENDER_TYPE_MASK         0x00000003U
#define EUR_CR_ISP_RENDER_TYPE_SHIFT        0
#define EUR_CR_ISP_RENDER_TYPE_SIGNED       0

#define EUR_CR_ISP_RENDER_CONTEXT_RESUMED_MASK 0x00000008U
#define EUR_CR_ISP_RENDER_CONTEXT_RESUMED_SHIFT 3
#define EUR_CR_ISP_RENDER_CONTEXT_RESUMED_SIGNED 0

#define EUR_CR_ISP_RENDER_FAST_SCANDIR_MASK 0x00000030U
#define EUR_CR_ISP_RENDER_FAST_SCANDIR_SHIFT 4
#define EUR_CR_ISP_RENDER_FAST_SCANDIR_SIGNED 0
/*
	scan direction control for Fastscale and Fast2D renders
0x0	= Top-left to bottom-right
0x1     = Top-right to bottom-left
0x2	= Bottom-left to top-right
0x3	= bottom-right to top-left
*/
#define EUR_CR_ISP_RENDER_FAST_SCANDIR_BR2TL      0x00000030U
#define EUR_CR_ISP_RENDER_FAST_SCANDIR_BL2TR      0x00000020U
#define EUR_CR_ISP_RENDER_FAST_SCANDIR_TR2BL      0x00000010U
#define EUR_CR_ISP_RENDER_FAST_SCANDIR_TL2BR      0x00000000U

/* Register EUR_CR_ISP_RGN_BASE */
#define EUR_CR_ISP_RGN_BASE                 0x0408
#define EUR_CR_ISP_RGN_BASE_ADDR_MASK       0xFFFFFFFCU
#define EUR_CR_ISP_RGN_BASE_ADDR_SHIFT      2
#define EUR_CR_ISP_RGN_BASE_ADDR_SIGNED     0

/* Register EUR_CR_ISP_RENDBOX1 */
#define EUR_CR_ISP_RENDBOX1                 0x040C
#define EUR_CR_ISP_RENDBOX1_Y_MASK          0x000003FFU
#define EUR_CR_ISP_RENDBOX1_Y_SHIFT         0
#define EUR_CR_ISP_RENDBOX1_Y_SIGNED        0

#define EUR_CR_ISP_RENDBOX1_X_MASK          0x01FF0000U
#define EUR_CR_ISP_RENDBOX1_X_SHIFT         16
#define EUR_CR_ISP_RENDBOX1_X_SIGNED        0

/* Register EUR_CR_ISP_RENDBOX2 */
#define EUR_CR_ISP_RENDBOX2                 0x0410
#define EUR_CR_ISP_RENDBOX2_Y_MASK          0x000003FFU
#define EUR_CR_ISP_RENDBOX2_Y_SHIFT         0
#define EUR_CR_ISP_RENDBOX2_Y_SIGNED        0

#define EUR_CR_ISP_RENDBOX2_X_MASK          0x01FF0000U
#define EUR_CR_ISP_RENDBOX2_X_SHIFT         16
#define EUR_CR_ISP_RENDBOX2_X_SIGNED        0

/* Register EUR_CR_ISP_IPFMISC */
#define EUR_CR_ISP_IPFMISC                  0x0414
#define EUR_CR_ISP_IPFMISC_VALIDID_MASK     0x0000003FU
#define EUR_CR_ISP_IPFMISC_VALIDID_SHIFT    0
#define EUR_CR_ISP_IPFMISC_VALIDID_SIGNED   0

#define EUR_CR_ISP_IPFMISC_PROCESSEMPTY_MASK 0x00000100U
#define EUR_CR_ISP_IPFMISC_PROCESSEMPTY_SHIFT 8
#define EUR_CR_ISP_IPFMISC_PROCESSEMPTY_SIGNED 0

#define EUR_CR_ISP_IPFMISC_UPASSSTART_MASK  0x000F0000U
#define EUR_CR_ISP_IPFMISC_UPASSSTART_SHIFT 16
#define EUR_CR_ISP_IPFMISC_UPASSSTART_SIGNED 0

#define EUR_CR_ISP_IPFMISC_CONTEXT_STORE_TILE_ONLY_MASK 0x01000000U
#define EUR_CR_ISP_IPFMISC_CONTEXT_STORE_TILE_ONLY_SHIFT 24
#define EUR_CR_ISP_IPFMISC_CONTEXT_STORE_TILE_ONLY_SIGNED 0

/* Register EUR_CR_ISP_FPUCTRL */
#define EUR_CR_ISP_FPUCTRL                  0x0418
#define EUR_CR_ISP_FPUCTRL_SAMPLE_POS_MASK  0x00000001U
#define EUR_CR_ISP_FPUCTRL_SAMPLE_POS_SHIFT 0
#define EUR_CR_ISP_FPUCTRL_SAMPLE_POS_SIGNED 0

/* Register EUR_CR_ISP_DBIAS0 */
#define EUR_CR_ISP_DBIAS0                   0x041C
#define EUR_CR_ISP_DBIAS0_DEPTHBIAS_MASK    0x00FFFFFFU
#define EUR_CR_ISP_DBIAS0_DEPTHBIAS_SHIFT   0
#define EUR_CR_ISP_DBIAS0_DEPTHBIAS_SIGNED  0

/* Register EUR_CR_ISP_DBIAS1 */
#define EUR_CR_ISP_DBIAS1                   0x0420
#define EUR_CR_ISP_DBIAS1_SLOPESCALEDDEPTHBIAS_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_DBIAS1_SLOPESCALEDDEPTHBIAS_SHIFT 0
#define EUR_CR_ISP_DBIAS1_SLOPESCALEDDEPTHBIAS_SIGNED 0

/* Register EUR_CR_ISP_DBIAS2 */
#define EUR_CR_ISP_DBIAS2                   0x0424
#define EUR_CR_ISP_DBIAS2_DEPTHBIASCLAMP_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_DBIAS2_DEPTHBIASCLAMP_SHIFT 0
#define EUR_CR_ISP_DBIAS2_DEPTHBIASCLAMP_SIGNED 0

/* Register EUR_CR_ISP_START_RENDER */
#define EUR_CR_ISP_START_RENDER             0x0428
#define EUR_CR_ISP_START_RENDER_PULSE_MASK  0x00000001U
#define EUR_CR_ISP_START_RENDER_PULSE_SHIFT 0
#define EUR_CR_ISP_START_RENDER_PULSE_SIGNED 0

/* Register EUR_CR_3D_AA_MODE */
#define EUR_CR_3D_AA_MODE                   0x042C
#define EUR_CR_3D_AA_MODE_GLOBALREGISTER_MASK 0x80000000U
#define EUR_CR_3D_AA_MODE_GLOBALREGISTER_SHIFT 31
#define EUR_CR_3D_AA_MODE_GLOBALREGISTER_SIGNED 0

#define EUR_CR_3D_AA_MODE_VALUE_MASK        0x00000003U
#define EUR_CR_3D_AA_MODE_VALUE_SHIFT       0
#define EUR_CR_3D_AA_MODE_VALUE_SIGNED      0
#define EUR_CR_3D_AA_MODE_VALUE_4X                0x00000002U
#define EUR_CR_3D_AA_MODE_VALUE_2X                0x00000001U
#define EUR_CR_3D_AA_MODE_VALUE_DISABLED          0x00000000U

/* Register EUR_CR_ISP_BREAK */
#define EUR_CR_ISP_BREAK                    0x0430
#define EUR_CR_ISP_BREAK_RESUME_MASK        0x00000010U
#define EUR_CR_ISP_BREAK_RESUME_SHIFT       4
#define EUR_CR_ISP_BREAK_RESUME_SIGNED      0

/* Register EUR_CR_ISP_3DCONTEXT */
#define EUR_CR_ISP_3DCONTEXT                0x0434
#define EUR_CR_ISP_3DCONTEXT_STORE_MASK     0x00000001U
#define EUR_CR_ISP_3DCONTEXT_STORE_SHIFT    0
#define EUR_CR_ISP_3DCONTEXT_STORE_SIGNED   0

/* Register EUR_CR_ISP_FPU */
#define EUR_CR_ISP_FPU                      0x0438
#define EUR_CR_ISP_FPU_SIGNATURE_MASK       0xFFFFFFFFU
#define EUR_CR_ISP_FPU_SIGNATURE_SHIFT      0
#define EUR_CR_ISP_FPU_SIGNATURE_SIGNED     0

/* Register EUR_CR_TSP_PARAMETER_CACHE */
#define EUR_CR_TSP_PARAMETER_CACHE          0x043C
#define EUR_CR_TSP_PARAMETER_CACHE_INVALIDATE_MASK 0x00000001U
#define EUR_CR_TSP_PARAMETER_CACHE_INVALIDATE_SHIFT 0
#define EUR_CR_TSP_PARAMETER_CACHE_INVALIDATE_SIGNED 0

/* Register EUR_CR_ISP_STATUS1 */
#define EUR_CR_ISP_STATUS1                  0x0444
#define EUR_CR_ISP_STATUS1_CTRL_STREAM_POS_MASK 0x0FFFFFFCU
#define EUR_CR_ISP_STATUS1_CTRL_STREAM_POS_SHIFT 2
#define EUR_CR_ISP_STATUS1_CTRL_STREAM_POS_SIGNED 0

/* Register EUR_CR_ISP_STATUS2 */
#define EUR_CR_ISP_STATUS2                  0x0448
#define EUR_CR_ISP_STATUS2_RGN_HDR_POS_MASK 0xFFFFFFFCU
#define EUR_CR_ISP_STATUS2_RGN_HDR_POS_SHIFT 2
#define EUR_CR_ISP_STATUS2_RGN_HDR_POS_SIGNED 0

/* Register EUR_CR_ISP_STATUS3 */
#define EUR_CR_ISP_STATUS3                  0x044C
#define EUR_CR_ISP_STATUS3_PRIM_NUM_MASK    0x0000001FU
#define EUR_CR_ISP_STATUS3_PRIM_NUM_SHIFT   0
#define EUR_CR_ISP_STATUS3_PRIM_NUM_SIGNED  0

/* Register EUR_CR_ISP_START */
#define EUR_CR_ISP_START                    0x0450
#define EUR_CR_ISP_START_PRIM_NUM_MASK      0x0000001FU
#define EUR_CR_ISP_START_PRIM_NUM_SHIFT     0
#define EUR_CR_ISP_START_PRIM_NUM_SIGNED    0

#define EUR_CR_ISP_START_CTRL_STREAM_POS_MASK 0x7FFFFFE0U
#define EUR_CR_ISP_START_CTRL_STREAM_POS_SHIFT 5
#define EUR_CR_ISP_START_CTRL_STREAM_POS_SIGNED 0

/* Register EUR_CR_ISP_ZLSCTL */
#define EUR_CR_ISP_ZLSCTL                   0x0480
#define EUR_CR_ISP_ZLSCTL_ZONLYRENDER_MASK  0x00000001U
#define EUR_CR_ISP_ZLSCTL_ZONLYRENDER_SHIFT 0
#define EUR_CR_ISP_ZLSCTL_ZONLYRENDER_SIGNED 0

#define EUR_CR_ISP_ZLSCTL_FORCEZLOAD_MASK   0x00000002U
#define EUR_CR_ISP_ZLSCTL_FORCEZLOAD_SHIFT  1
#define EUR_CR_ISP_ZLSCTL_FORCEZLOAD_SIGNED 0

#define EUR_CR_ISP_ZLSCTL_FORCEZSTORE_MASK  0x00000004U
#define EUR_CR_ISP_ZLSCTL_FORCEZSTORE_SHIFT 2
#define EUR_CR_ISP_ZLSCTL_FORCEZSTORE_SIGNED 0

#define EUR_CR_ISP_ZLSCTL_ZLSEXTENT_MASK    0x00000FF8U
#define EUR_CR_ISP_ZLSCTL_ZLSEXTENT_SHIFT   3
#define EUR_CR_ISP_ZLSCTL_ZLSEXTENT_SIGNED  0

#define EUR_CR_ISP_ZLSCTL_LOADTILED_MASK    0x00001000U
#define EUR_CR_ISP_ZLSCTL_LOADTILED_SHIFT   12
#define EUR_CR_ISP_ZLSCTL_LOADTILED_SIGNED  0

#define EUR_CR_ISP_ZLSCTL_SLOADEN_MASK      0x00002000U
#define EUR_CR_ISP_ZLSCTL_SLOADEN_SHIFT     13
#define EUR_CR_ISP_ZLSCTL_SLOADEN_SIGNED    0

#define EUR_CR_ISP_ZLSCTL_ZLOADEN_MASK      0x00004000U
#define EUR_CR_ISP_ZLSCTL_ZLOADEN_SHIFT     14
#define EUR_CR_ISP_ZLSCTL_ZLOADEN_SIGNED    0

#define EUR_CR_ISP_ZLSCTL_MLOADEN_MASK      0x00008000U
#define EUR_CR_ISP_ZLSCTL_MLOADEN_SHIFT     15
#define EUR_CR_ISP_ZLSCTL_MLOADEN_SIGNED    0

#define EUR_CR_ISP_ZLSCTL_STORETILED_MASK   0x00010000U
#define EUR_CR_ISP_ZLSCTL_STORETILED_SHIFT  16
#define EUR_CR_ISP_ZLSCTL_STORETILED_SIGNED 0

#define EUR_CR_ISP_ZLSCTL_SSTOREEN_MASK     0x00020000U
#define EUR_CR_ISP_ZLSCTL_SSTOREEN_SHIFT    17
#define EUR_CR_ISP_ZLSCTL_SSTOREEN_SIGNED   0

#define EUR_CR_ISP_ZLSCTL_ZSTOREEN_MASK     0x00040000U
#define EUR_CR_ISP_ZLSCTL_ZSTOREEN_SHIFT    18
#define EUR_CR_ISP_ZLSCTL_ZSTOREEN_SIGNED   0

#define EUR_CR_ISP_ZLSCTL_MSTOREEN_MASK     0x00080000U
#define EUR_CR_ISP_ZLSCTL_MSTOREEN_SHIFT    19
#define EUR_CR_ISP_ZLSCTL_MSTOREEN_SIGNED   0

#define EUR_CR_ISP_ZLSCTL_EXTERNALZBUFFER_MASK 0x00100000U
#define EUR_CR_ISP_ZLSCTL_EXTERNALZBUFFER_SHIFT 20
#define EUR_CR_ISP_ZLSCTL_EXTERNALZBUFFER_SIGNED 0

#define EUR_CR_ISP_ZLSCTL_ZLOADFORMAT_MASK  0x00E00000U
#define EUR_CR_ISP_ZLSCTL_ZLOADFORMAT_SHIFT 21
#define EUR_CR_ISP_ZLSCTL_ZLOADFORMAT_SIGNED 0

#define EUR_CR_ISP_ZLSCTL_ZSTOREFORMAT_MASK 0x07000000U
#define EUR_CR_ISP_ZLSCTL_ZSTOREFORMAT_SHIFT 24
#define EUR_CR_ISP_ZLSCTL_ZSTOREFORMAT_SIGNED 0

/* Register EUR_CR_ISP_ZLOAD_BASE */
#define EUR_CR_ISP_ZLOAD_BASE               0x0484
#define EUR_CR_ISP_ZLOAD_BASE_ADDR_MASK     0x7FFFFFF0U
#define EUR_CR_ISP_ZLOAD_BASE_ADDR_SHIFT    4
#define EUR_CR_ISP_ZLOAD_BASE_ADDR_SIGNED   0

/* Register EUR_CR_ISP_ZSTORE_BASE */
#define EUR_CR_ISP_ZSTORE_BASE              0x0488
#define EUR_CR_ISP_ZSTORE_BASE_ADDR_MASK    0x7FFFFFF0U
#define EUR_CR_ISP_ZSTORE_BASE_ADDR_SHIFT   4
#define EUR_CR_ISP_ZSTORE_BASE_ADDR_SIGNED  0

/* Register EUR_CR_ISP_STENCIL_LOAD_BASE */
#define EUR_CR_ISP_STENCIL_LOAD_BASE        0x048C
#define EUR_CR_ISP_STENCIL_LOAD_BASE_ADDR_MASK 0x7FFFFFF0U
#define EUR_CR_ISP_STENCIL_LOAD_BASE_ADDR_SHIFT 4
#define EUR_CR_ISP_STENCIL_LOAD_BASE_ADDR_SIGNED 0

#define EUR_CR_ISP_STENCIL_LOAD_BASE_ENABLE_MASK 0x80000000U
#define EUR_CR_ISP_STENCIL_LOAD_BASE_ENABLE_SHIFT 31
#define EUR_CR_ISP_STENCIL_LOAD_BASE_ENABLE_SIGNED 0

/* Register EUR_CR_ISP_STENCIL_STORE_BASE */
#define EUR_CR_ISP_STENCIL_STORE_BASE       0x0490
#define EUR_CR_ISP_STENCIL_STORE_BASE_ADDR_MASK 0x7FFFFFF0U
#define EUR_CR_ISP_STENCIL_STORE_BASE_ADDR_SHIFT 4
#define EUR_CR_ISP_STENCIL_STORE_BASE_ADDR_SIGNED 0

#define EUR_CR_ISP_STENCIL_STORE_BASE_ENABLE_MASK 0x80000000U
#define EUR_CR_ISP_STENCIL_STORE_BASE_ENABLE_SHIFT 31
#define EUR_CR_ISP_STENCIL_STORE_BASE_ENABLE_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_CTRL */
#define EUR_CR_ISP_VISTEST_CTRL             0x0494
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR0_MASK 0x00000001U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR0_SHIFT 0
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR0_SIGNED 0

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR1_MASK 0x00000002U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR1_SHIFT 1
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR1_SIGNED 0

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR2_MASK 0x00000004U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR2_SHIFT 2
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR2_SIGNED 0

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR3_MASK 0x00000008U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR3_SHIFT 3
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR3_SIGNED 0

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR4_MASK 0x00000010U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR4_SHIFT 4
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR4_SIGNED 0

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR5_MASK 0x00000020U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR5_SHIFT 5
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR5_SIGNED 0

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR6_MASK 0x00000040U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR6_SHIFT 6
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR6_SIGNED 0

#define EUR_CR_ISP_VISTEST_CTRL_CLEAR7_MASK 0x00000080U
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR7_SHIFT 7
#define EUR_CR_ISP_VISTEST_CTRL_CLEAR7_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE0 */
#define EUR_CR_ISP_VISTEST_VISIBLE0         0x0498
#define EUR_CR_ISP_VISTEST_VISIBLE0_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE0_COUNT_SHIFT 0
#define EUR_CR_ISP_VISTEST_VISIBLE0_COUNT_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE1 */
#define EUR_CR_ISP_VISTEST_VISIBLE1         0x049C
#define EUR_CR_ISP_VISTEST_VISIBLE1_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE1_COUNT_SHIFT 0
#define EUR_CR_ISP_VISTEST_VISIBLE1_COUNT_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE2 */
#define EUR_CR_ISP_VISTEST_VISIBLE2         0x04A0
#define EUR_CR_ISP_VISTEST_VISIBLE2_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE2_COUNT_SHIFT 0
#define EUR_CR_ISP_VISTEST_VISIBLE2_COUNT_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE3 */
#define EUR_CR_ISP_VISTEST_VISIBLE3         0x04A4
#define EUR_CR_ISP_VISTEST_VISIBLE3_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE3_COUNT_SHIFT 0
#define EUR_CR_ISP_VISTEST_VISIBLE3_COUNT_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE4 */
#define EUR_CR_ISP_VISTEST_VISIBLE4         0x04A8
#define EUR_CR_ISP_VISTEST_VISIBLE4_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE4_COUNT_SHIFT 0
#define EUR_CR_ISP_VISTEST_VISIBLE4_COUNT_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE5 */
#define EUR_CR_ISP_VISTEST_VISIBLE5         0x04AC
#define EUR_CR_ISP_VISTEST_VISIBLE5_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE5_COUNT_SHIFT 0
#define EUR_CR_ISP_VISTEST_VISIBLE5_COUNT_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE6 */
#define EUR_CR_ISP_VISTEST_VISIBLE6         0x04B0
#define EUR_CR_ISP_VISTEST_VISIBLE6_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE6_COUNT_SHIFT 0
#define EUR_CR_ISP_VISTEST_VISIBLE6_COUNT_SIGNED 0

/* Register EUR_CR_ISP_VISTEST_VISIBLE7 */
#define EUR_CR_ISP_VISTEST_VISIBLE7         0x04B4
#define EUR_CR_ISP_VISTEST_VISIBLE7_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_VISTEST_VISIBLE7_COUNT_SHIFT 0
#define EUR_CR_ISP_VISTEST_VISIBLE7_COUNT_SIGNED 0

/* Register EUR_CR_ISP_BGOBJDEPTH */
#define EUR_CR_ISP_BGOBJDEPTH               0x04B8
#define EUR_CR_ISP_BGOBJDEPTH_VALUE_MASK    0xFFFFFFFFU
#define EUR_CR_ISP_BGOBJDEPTH_VALUE_SHIFT   0
#define EUR_CR_ISP_BGOBJDEPTH_VALUE_SIGNED  0

/* Register EUR_CR_ISP_BGOBJ */
#define EUR_CR_ISP_BGOBJ                    0x04BC
#define EUR_CR_ISP_BGOBJ_STENCIL_MASK       0x000000FFU
#define EUR_CR_ISP_BGOBJ_STENCIL_SHIFT      0
#define EUR_CR_ISP_BGOBJ_STENCIL_SIGNED     0

#define EUR_CR_ISP_BGOBJ_MASK_MASK          0x00000100U
#define EUR_CR_ISP_BGOBJ_MASK_SHIFT         8
#define EUR_CR_ISP_BGOBJ_MASK_SIGNED        0

#define EUR_CR_ISP_BGOBJ_ENABLEBGTAG_MASK   0x00000200U
#define EUR_CR_ISP_BGOBJ_ENABLEBGTAG_SHIFT  9
#define EUR_CR_ISP_BGOBJ_ENABLEBGTAG_SIGNED 0

/* Register EUR_CR_ISP_BGOBJTAG */
#define EUR_CR_ISP_BGOBJTAG                 0x04C4
#define EUR_CR_ISP_BGOBJTAG_VERTEXPTR_MASK  0x00FFFFFFU
#define EUR_CR_ISP_BGOBJTAG_VERTEXPTR_SHIFT 0
#define EUR_CR_ISP_BGOBJTAG_VERTEXPTR_SIGNED 0

#define EUR_CR_ISP_BGOBJTAG_TSPDATASIZE_MASK 0x7F000000U
#define EUR_CR_ISP_BGOBJTAG_TSPDATASIZE_SHIFT 24
#define EUR_CR_ISP_BGOBJTAG_TSPDATASIZE_SIGNED 0

/* Register EUR_CR_ISP_MULTISAMPLECTL */
#define EUR_CR_ISP_MULTISAMPLECTL           0x04C8
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X0_MASK 0x0000000FU
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X0_SHIFT 0
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X0_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y0_MASK 0x000000F0U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y0_SHIFT 4
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y0_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X1_MASK 0x00000F00U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X1_SHIFT 8
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X1_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y1_MASK 0x0000F000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y1_SHIFT 12
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y1_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X2_MASK 0x000F0000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X2_SHIFT 16
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X2_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y2_MASK 0x00F00000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y2_SHIFT 20
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y2_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X3_MASK 0x0F000000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X3_SHIFT 24
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_X3_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y3_MASK 0xF0000000U
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y3_SHIFT 28
#define EUR_CR_ISP_MULTISAMPLECTL_MSAA_Y3_SIGNED 0

/* Register EUR_CR_ISP_PIPE0_SIG1 */
#define EUR_CR_ISP_PIPE0_SIG1               0x04CC
#define EUR_CR_ISP_PIPE0_SIG1_PRECALC_MASK  0xFFFFFFFFU
#define EUR_CR_ISP_PIPE0_SIG1_PRECALC_SHIFT 0
#define EUR_CR_ISP_PIPE0_SIG1_PRECALC_SIGNED 0

/* Register EUR_CR_ISP_PIPE0_SIG2 */
#define EUR_CR_ISP_PIPE0_SIG2               0x04D0
#define EUR_CR_ISP_PIPE0_SIG2_EDGE_MASK     0xFFFFFFFFU
#define EUR_CR_ISP_PIPE0_SIG2_EDGE_SHIFT    0
#define EUR_CR_ISP_PIPE0_SIG2_EDGE_SIGNED   0

/* Register EUR_CR_ISP_PIPE0_SIG3 */
#define EUR_CR_ISP_PIPE0_SIG3               0x04D4
#define EUR_CR_ISP_PIPE0_SIG3_TAGWRITE_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_PIPE0_SIG3_TAGWRITE_SHIFT 0
#define EUR_CR_ISP_PIPE0_SIG3_TAGWRITE_SIGNED 0

/* Register EUR_CR_ISP_PIPE0_SIG4 */
#define EUR_CR_ISP_PIPE0_SIG4               0x04D8
#define EUR_CR_ISP_PIPE0_SIG4_SPAN_MASK     0xFFFFFFFFU
#define EUR_CR_ISP_PIPE0_SIG4_SPAN_SHIFT    0
#define EUR_CR_ISP_PIPE0_SIG4_SPAN_SIGNED   0

/* Register EUR_CR_ISP_TAGCTRL */
#define EUR_CR_ISP_TAGCTRL                  0x04DC
#define EUR_CR_ISP_TAGCTRL_ODAA_PT_OFF_MASK 0x00000004U
#define EUR_CR_ISP_TAGCTRL_ODAA_PT_OFF_SHIFT 2
#define EUR_CR_ISP_TAGCTRL_ODAA_PT_OFF_SIGNED 0

#define EUR_CR_ISP_TAGCTRL_FORCE_PT_OFF_MASK 0x00000002U
#define EUR_CR_ISP_TAGCTRL_FORCE_PT_OFF_SHIFT 1
#define EUR_CR_ISP_TAGCTRL_FORCE_PT_OFF_SIGNED 0

#define EUR_CR_ISP_TAGCTRL_SAFE_MASK        0x00000001U
#define EUR_CR_ISP_TAGCTRL_SAFE_SHIFT       0
#define EUR_CR_ISP_TAGCTRL_SAFE_SIGNED      0

/* Register EUR_CR_ISP_DEPTHSORT */
#define EUR_CR_ISP_DEPTHSORT                0x04E8
#define EUR_CR_ISP_DEPTHSORT_DETERMINISTIC_MASK 0x00000001U
#define EUR_CR_ISP_DEPTHSORT_DETERMINISTIC_SHIFT 0
#define EUR_CR_ISP_DEPTHSORT_DETERMINISTIC_SIGNED 0

#define EUR_CR_ISP_DEPTHSORT_FB_ABC_ORDER_MASK 0x00000100U
#define EUR_CR_ISP_DEPTHSORT_FB_ABC_ORDER_SHIFT 8
#define EUR_CR_ISP_DEPTHSORT_FB_ABC_ORDER_SIGNED 0

/* Register EUR_CR_PIXELBE_EMIT */
#define EUR_CR_PIXELBE_EMIT                 0x04EC
#define EUR_CR_PIXELBE_EMIT_STATUS0_MASK    0x00000001U
#define EUR_CR_PIXELBE_EMIT_STATUS0_SHIFT   0
#define EUR_CR_PIXELBE_EMIT_STATUS0_SIGNED  0

#define EUR_CR_PIXELBE_EMIT_STATUS1_MASK    0x00000002U
#define EUR_CR_PIXELBE_EMIT_STATUS1_SHIFT   1
#define EUR_CR_PIXELBE_EMIT_STATUS1_SIGNED  0

#define EUR_CR_PIXELBE_EMIT_STATUS2_MASK    0x00000004U
#define EUR_CR_PIXELBE_EMIT_STATUS2_SHIFT   2
#define EUR_CR_PIXELBE_EMIT_STATUS2_SIGNED  0

#define EUR_CR_PIXELBE_EMIT_STATUS3_MASK    0x00000008U
#define EUR_CR_PIXELBE_EMIT_STATUS3_SHIFT   3
#define EUR_CR_PIXELBE_EMIT_STATUS3_SIGNED  0

#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR0_MASK 0x00000010U
#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR0_SHIFT 4
#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR0_SIGNED 0

#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR1_MASK 0x00000020U
#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR1_SHIFT 5
#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR1_SIGNED 0

#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR2_MASK 0x00000040U
#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR2_SHIFT 6
#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR2_SIGNED 0

#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR3_MASK 0x00000080U
#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR3_SHIFT 7
#define EUR_CR_PIXELBE_EMIT_COUNT_ERROR3_SIGNED 0

/* Register EUR_CR_ISP2_CONTEXT_SWITCH */
#define EUR_CR_ISP2_CONTEXT_SWITCH          0x04F0
#define EUR_CR_ISP2_CONTEXT_SWITCH_ZSTORE_BASE_MASK 0xFFFFFFF0U
#define EUR_CR_ISP2_CONTEXT_SWITCH_ZSTORE_BASE_SHIFT 4
#define EUR_CR_ISP2_CONTEXT_SWITCH_ZSTORE_BASE_SIGNED 0

/* Register EUR_CR_ISP2_CONTEXT_SWITCH2 */
#define EUR_CR_ISP2_CONTEXT_SWITCH2         0x04F4
#define EUR_CR_ISP2_CONTEXT_SWITCH2_ZLS_SIZE_MASK 0x000000FFU
#define EUR_CR_ISP2_CONTEXT_SWITCH2_ZLS_SIZE_SHIFT 0
#define EUR_CR_ISP2_CONTEXT_SWITCH2_ZLS_SIZE_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH2_PT_IN_FLIGHT_MASK 0x00000100U
#define EUR_CR_ISP2_CONTEXT_SWITCH2_PT_IN_FLIGHT_SHIFT 8
#define EUR_CR_ISP2_CONTEXT_SWITCH2_PT_IN_FLIGHT_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH2_END_OF_RENDER_MASK 0x00000400U
#define EUR_CR_ISP2_CONTEXT_SWITCH2_END_OF_RENDER_SHIFT 10
#define EUR_CR_ISP2_CONTEXT_SWITCH2_END_OF_RENDER_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH2_END_OF_TILE_MASK 0x00000800U
#define EUR_CR_ISP2_CONTEXT_SWITCH2_END_OF_TILE_SHIFT 11
#define EUR_CR_ISP2_CONTEXT_SWITCH2_END_OF_TILE_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH2_TILE_Y_MASK 0x003FF000U
#define EUR_CR_ISP2_CONTEXT_SWITCH2_TILE_Y_SHIFT 12
#define EUR_CR_ISP2_CONTEXT_SWITCH2_TILE_Y_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH2_TILE_X_MASK 0x7FC00000U
#define EUR_CR_ISP2_CONTEXT_SWITCH2_TILE_X_SHIFT 22
#define EUR_CR_ISP2_CONTEXT_SWITCH2_TILE_X_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH2_ZLS_CSW_BUF_MASK 0x80000000U
#define EUR_CR_ISP2_CONTEXT_SWITCH2_ZLS_CSW_BUF_SHIFT 31
#define EUR_CR_ISP2_CONTEXT_SWITCH2_ZLS_CSW_BUF_SIGNED 0

/* Register EUR_CR_ISP2_CONTEXT_SWITCH3 */
#define EUR_CR_ISP2_CONTEXT_SWITCH3         0x04F8
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_CMP_BASE_MASK 0x03FFFFFCU
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_CMP_BASE_SHIFT 2
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_CMP_BASE_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_FIRST_TILE_IN_MT_MASK 0x04000000U
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_FIRST_TILE_IN_MT_SHIFT 26
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_FIRST_TILE_IN_MT_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_MACROTILE_ID_MASK 0x78000000U
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_MACROTILE_ID_SHIFT 27
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_MACROTILE_ID_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_ZSTORE_CMD_MASK 0x80000000U
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_ZSTORE_CMD_SHIFT 31
#define EUR_CR_ISP2_CONTEXT_SWITCH3_ZLS_ZSTORE_CMD_SIGNED 0

/* Register EUR_CR_ISP2_CONTEXT_RESUME */
#define EUR_CR_ISP2_CONTEXT_RESUME          0x0500
#define EUR_CR_ISP2_CONTEXT_RESUME_ZLOAD_BASE_MASK 0xFFFFFFF0U
#define EUR_CR_ISP2_CONTEXT_RESUME_ZLOAD_BASE_SHIFT 4
#define EUR_CR_ISP2_CONTEXT_RESUME_ZLOAD_BASE_SIGNED 0

/* Register EUR_CR_ISP2_CONTEXT_RESUME2 */
#define EUR_CR_ISP2_CONTEXT_RESUME2         0x0504
#define EUR_CR_ISP2_CONTEXT_RESUME2_ZLS_SIZE_MASK 0x000000FFU
#define EUR_CR_ISP2_CONTEXT_RESUME2_ZLS_SIZE_SHIFT 0
#define EUR_CR_ISP2_CONTEXT_RESUME2_ZLS_SIZE_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME2_PT_IN_FLIGHT0_MASK 0x00000100U
#define EUR_CR_ISP2_CONTEXT_RESUME2_PT_IN_FLIGHT0_SHIFT 8
#define EUR_CR_ISP2_CONTEXT_RESUME2_PT_IN_FLIGHT0_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME2_PT_IN_FLIGHT1_MASK 0x00000200U
#define EUR_CR_ISP2_CONTEXT_RESUME2_PT_IN_FLIGHT1_SHIFT 9
#define EUR_CR_ISP2_CONTEXT_RESUME2_PT_IN_FLIGHT1_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME2_END_OF_RENDER_MASK 0x00000400U
#define EUR_CR_ISP2_CONTEXT_RESUME2_END_OF_RENDER_SHIFT 10
#define EUR_CR_ISP2_CONTEXT_RESUME2_END_OF_RENDER_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME2_END_OF_TILE_MASK 0x00000800U
#define EUR_CR_ISP2_CONTEXT_RESUME2_END_OF_TILE_SHIFT 11
#define EUR_CR_ISP2_CONTEXT_RESUME2_END_OF_TILE_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME2_TILE_Y_MASK 0x003FF000U
#define EUR_CR_ISP2_CONTEXT_RESUME2_TILE_Y_SHIFT 12
#define EUR_CR_ISP2_CONTEXT_RESUME2_TILE_Y_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME2_TILE_X_MASK 0x7FC00000U
#define EUR_CR_ISP2_CONTEXT_RESUME2_TILE_X_SHIFT 22
#define EUR_CR_ISP2_CONTEXT_RESUME2_TILE_X_SIGNED 0

/* Register EUR_CR_ISP2_CONTEXT_RESUME3 */
#define EUR_CR_ISP2_CONTEXT_RESUME3         0x0508
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_CMP_BASE_MASK 0x03FFFFFCU
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_CMP_BASE_SHIFT 2
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_CMP_BASE_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_FIRST_TILE_IN_MT_MASK 0x04000000U
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_FIRST_TILE_IN_MT_SHIFT 26
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_FIRST_TILE_IN_MT_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_MACROTILE_ID_MASK 0x78000000U
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_MACROTILE_ID_SHIFT 27
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_MACROTILE_ID_SIGNED 0

#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_ZSTORE_CMD_MASK 0x80000000U
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_ZSTORE_CMD_SHIFT 31
#define EUR_CR_ISP2_CONTEXT_RESUME3_ZLS_ZSTORE_CMD_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_EXTZ_RGN_BASE */
#define EUR_CR_ISP2_ZLS_EXTZ_RGN_BASE       0x050C
#define EUR_CR_ISP2_ZLS_EXTZ_RGN_BASE_ADDR_MASK 0xFFFFFFFCU
#define EUR_CR_ISP2_ZLS_EXTZ_RGN_BASE_ADDR_SHIFT 2
#define EUR_CR_ISP2_ZLS_EXTZ_RGN_BASE_ADDR_SIGNED 0

/* Register EUR_CR_ISP_PIPE1_SIG1 */
#define EUR_CR_ISP_PIPE1_SIG1               0x0510
#define EUR_CR_ISP_PIPE1_SIG1_PRECALC_MASK  0xFFFFFFFFU
#define EUR_CR_ISP_PIPE1_SIG1_PRECALC_SHIFT 0
#define EUR_CR_ISP_PIPE1_SIG1_PRECALC_SIGNED 0

/* Register EUR_CR_ISP_PIPE1_SIG2 */
#define EUR_CR_ISP_PIPE1_SIG2               0x0514
#define EUR_CR_ISP_PIPE1_SIG2_EDGE_MASK     0xFFFFFFFFU
#define EUR_CR_ISP_PIPE1_SIG2_EDGE_SHIFT    0
#define EUR_CR_ISP_PIPE1_SIG2_EDGE_SIGNED   0

/* Register EUR_CR_ISP_PIPE1_SIG3 */
#define EUR_CR_ISP_PIPE1_SIG3               0x0518
#define EUR_CR_ISP_PIPE1_SIG3_TAGWRITE_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_PIPE1_SIG3_TAGWRITE_SHIFT 0
#define EUR_CR_ISP_PIPE1_SIG3_TAGWRITE_SIGNED 0

/* Register EUR_CR_ISP_PIPE1_SIG4 */
#define EUR_CR_ISP_PIPE1_SIG4               0x051C
#define EUR_CR_ISP_PIPE1_SIG4_SPAN_MASK     0xFFFFFFFFU
#define EUR_CR_ISP_PIPE1_SIG4_SPAN_SHIFT    0
#define EUR_CR_ISP_PIPE1_SIG4_SPAN_SIGNED   0

/* Register EUR_CR_ISP_MULTISAMPLECTL2 */
#define EUR_CR_ISP_MULTISAMPLECTL2          0x0520
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X4_MASK 0x0000000FU
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X4_SHIFT 0
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X4_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y4_MASK 0x000000F0U
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y4_SHIFT 4
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y4_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X5_MASK 0x00000F00U
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X5_SHIFT 8
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X5_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y5_MASK 0x0000F000U
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y5_SHIFT 12
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y5_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X6_MASK 0x000F0000U
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X6_SHIFT 16
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X6_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y6_MASK 0x00F00000U
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y6_SHIFT 20
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y6_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X7_MASK 0x0F000000U
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X7_SHIFT 24
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_X7_SIGNED 0

#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y7_MASK 0xF0000000U
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y7_SHIFT 28
#define EUR_CR_ISP_MULTISAMPLECTL2_MSAA_Y7_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_LOAD_DATA0 */
#define EUR_CR_ISP2_ZLS_LOAD_DATA0          0x0524
#define EUR_CR_ISP2_ZLS_LOAD_DATA0_SIG_MASK 0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_LOAD_DATA0_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_LOAD_DATA0_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_LOAD_DATA1 */
#define EUR_CR_ISP2_ZLS_LOAD_DATA1          0x0528
#define EUR_CR_ISP2_ZLS_LOAD_DATA1_SIG_MASK 0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_LOAD_DATA1_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_LOAD_DATA1_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_LOAD_STENCIL0 */
#define EUR_CR_ISP2_ZLS_LOAD_STENCIL0       0x052C
#define EUR_CR_ISP2_ZLS_LOAD_STENCIL0_SIG_MASK 0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_LOAD_STENCIL0_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_LOAD_STENCIL0_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_LOAD_STENCIL1 */
#define EUR_CR_ISP2_ZLS_LOAD_STENCIL1       0x0530
#define EUR_CR_ISP2_ZLS_LOAD_STENCIL1_SIG_MASK 0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_LOAD_STENCIL1_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_LOAD_STENCIL1_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_STORE_DATA0 */
#define EUR_CR_ISP2_ZLS_STORE_DATA0         0x0534
#define EUR_CR_ISP2_ZLS_STORE_DATA0_SIG_MASK 0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_STORE_DATA0_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_STORE_DATA0_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_STORE_DATA1 */
#define EUR_CR_ISP2_ZLS_STORE_DATA1         0x0538
#define EUR_CR_ISP2_ZLS_STORE_DATA1_SIG_MASK 0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_STORE_DATA1_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_STORE_DATA1_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_STORE_STENCIL0 */
#define EUR_CR_ISP2_ZLS_STORE_STENCIL0      0x053C
#define EUR_CR_ISP2_ZLS_STORE_STENCIL0_SIG_MASK 0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_STORE_STENCIL0_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_STORE_STENCIL0_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_STORE_STENCIL1 */
#define EUR_CR_ISP2_ZLS_STORE_STENCIL1      0x0540
#define EUR_CR_ISP2_ZLS_STORE_STENCIL1_SIG_MASK 0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_STORE_STENCIL1_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_STORE_STENCIL1_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_STORE_BIF */
#define EUR_CR_ISP2_ZLS_STORE_BIF           0x0544
#define EUR_CR_ISP2_ZLS_STORE_BIF_SIG_MASK  0xFFFFFFFFU
#define EUR_CR_ISP2_ZLS_STORE_BIF_SIG_SHIFT 0
#define EUR_CR_ISP2_ZLS_STORE_BIF_SIG_SIGNED 0

/* Register EUR_CR_ISP2_ZLS_FALLBACK */
#define EUR_CR_ISP2_ZLS_FALLBACK            0x0548
#define EUR_CR_ISP2_ZLS_FALLBACK_ENABLE_MASK 0x80000000U
#define EUR_CR_ISP2_ZLS_FALLBACK_ENABLE_SHIFT 31
#define EUR_CR_ISP2_ZLS_FALLBACK_ENABLE_SIGNED 0

#define EUR_CR_ISP2_ZLS_FALLBACK_THRESHOLD_MASK 0x000000FFU
#define EUR_CR_ISP2_ZLS_FALLBACK_THRESHOLD_SHIFT 0
#define EUR_CR_ISP2_ZLS_FALLBACK_THRESHOLD_SIGNED 0

/* Register EUR_CR_ITR_TAG00 */
#define EUR_CR_ITR_TAG00                    0x0550
#define EUR_CR_ITR_TAG00_SIGNATURE_MASK     0xFFFFFFFFU
#define EUR_CR_ITR_TAG00_SIGNATURE_SHIFT    0
#define EUR_CR_ITR_TAG00_SIGNATURE_SIGNED   0

/* Register EUR_CR_ITR_TAG01 */
#define EUR_CR_ITR_TAG01                    0x0554
#define EUR_CR_ITR_TAG01_SIGNATURE_MASK     0xFFFFFFFFU
#define EUR_CR_ITR_TAG01_SIGNATURE_SHIFT    0
#define EUR_CR_ITR_TAG01_SIGNATURE_SIGNED   0

/* Register EUR_CR_ITR_TAG10 */
#define EUR_CR_ITR_TAG10                    0x0558
#define EUR_CR_ITR_TAG10_SIGNATURE_MASK     0xFFFFFFFFU
#define EUR_CR_ITR_TAG10_SIGNATURE_SHIFT    0
#define EUR_CR_ITR_TAG10_SIGNATURE_SIGNED   0

/* Register EUR_CR_ITR_TAG11 */
#define EUR_CR_ITR_TAG11                    0x055C
#define EUR_CR_ITR_TAG11_SIGNATURE_MASK     0xFFFFFFFFU
#define EUR_CR_ITR_TAG11_SIGNATURE_SHIFT    0
#define EUR_CR_ITR_TAG11_SIGNATURE_SIGNED   0

/* Register EUR_CR_ITR_USE0 */
#define EUR_CR_ITR_USE0                     0x0560
#define EUR_CR_ITR_USE0_SIGNATURE_MASK      0xFFFFFFFFU
#define EUR_CR_ITR_USE0_SIGNATURE_SHIFT     0
#define EUR_CR_ITR_USE0_SIGNATURE_SIGNED    0

/* Register EUR_CR_ITR_USE1 */
#define EUR_CR_ITR_USE1                     0x0564
#define EUR_CR_ITR_USE1_SIGNATURE_MASK      0xFFFFFFFFU
#define EUR_CR_ITR_USE1_SIGNATURE_SHIFT     0
#define EUR_CR_ITR_USE1_SIGNATURE_SIGNED    0

/* Register EUR_CR_ITR_USE2 */
#define EUR_CR_ITR_USE2                     0x0568
#define EUR_CR_ITR_USE2_SIGNATURE_MASK      0xFFFFFFFFU
#define EUR_CR_ITR_USE2_SIGNATURE_SHIFT     0
#define EUR_CR_ITR_USE2_SIGNATURE_SIGNED    0

/* Register EUR_CR_ITR_USE3 */
#define EUR_CR_ITR_USE3                     0x056C
#define EUR_CR_ITR_USE3_SIGNATURE_MASK      0xFFFFFFFFU
#define EUR_CR_ITR_USE3_SIGNATURE_SHIFT     0
#define EUR_CR_ITR_USE3_SIGNATURE_SIGNED    0

/* Register EUR_CR_ISP_CONTEXT_SWITCH4 */
#define EUR_CR_ISP_CONTEXT_SWITCH4          0x0570
#define EUR_CR_ISP_CONTEXT_SWITCH4_DEPTHBIAS_MASK 0x00FFFFFFU
#define EUR_CR_ISP_CONTEXT_SWITCH4_DEPTHBIAS_SHIFT 0
#define EUR_CR_ISP_CONTEXT_SWITCH4_DEPTHBIAS_SIGNED 0

/* Register EUR_CR_ISP_CONTEXT_SWITCH5 */
#define EUR_CR_ISP_CONTEXT_SWITCH5          0x0574
#define EUR_CR_ISP_CONTEXT_SWITCH5_SLOPESCALEDDEPTHBIAS_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_CONTEXT_SWITCH5_SLOPESCALEDDEPTHBIAS_SHIFT 0
#define EUR_CR_ISP_CONTEXT_SWITCH5_SLOPESCALEDDEPTHBIAS_SIGNED 0

/* Register EUR_CR_ISP_CONTEXT_SWITCH6 */
#define EUR_CR_ISP_CONTEXT_SWITCH6          0x0578
#define EUR_CR_ISP_CONTEXT_SWITCH6_DEPTHBIASCLAMP_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_CONTEXT_SWITCH6_DEPTHBIASCLAMP_SHIFT 0
#define EUR_CR_ISP_CONTEXT_SWITCH6_DEPTHBIASCLAMP_SIGNED 0

/* Register EUR_CR_ISP_CONTEXT_RESUME4 */
#define EUR_CR_ISP_CONTEXT_RESUME4          0x057C
#define EUR_CR_ISP_CONTEXT_RESUME4_DEPTHBIAS_MASK 0x00FFFFFFU
#define EUR_CR_ISP_CONTEXT_RESUME4_DEPTHBIAS_SHIFT 0
#define EUR_CR_ISP_CONTEXT_RESUME4_DEPTHBIAS_SIGNED 0

/* Register EUR_CR_ISP_CONTEXT_RESUME5 */
#define EUR_CR_ISP_CONTEXT_RESUME5          0x0580
#define EUR_CR_ISP_CONTEXT_RESUME5_SLOPESCALEDDEPTHBIAS_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_CONTEXT_RESUME5_SLOPESCALEDDEPTHBIAS_SHIFT 0
#define EUR_CR_ISP_CONTEXT_RESUME5_SLOPESCALEDDEPTHBIAS_SIGNED 0

/* Register EUR_CR_ISP_CONTEXT_RESUME6 */
#define EUR_CR_ISP_CONTEXT_RESUME6          0x0584
#define EUR_CR_ISP_CONTEXT_RESUME6_DEPTHBIASCLAMP_MASK 0xFFFFFFFFU
#define EUR_CR_ISP_CONTEXT_RESUME6_DEPTHBIASCLAMP_SHIFT 0
#define EUR_CR_ISP_CONTEXT_RESUME6_DEPTHBIASCLAMP_SIGNED 0

/* Register EUR_CR_DPM_3D_PAGE_TABLE_BASE */
#define EUR_CR_DPM_3D_PAGE_TABLE_BASE       0x0600
#define EUR_CR_DPM_3D_PAGE_TABLE_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_DPM_3D_PAGE_TABLE_BASE_ADDR_SHIFT 4
#define EUR_CR_DPM_3D_PAGE_TABLE_BASE_ADDR_SIGNED 0

/* Register EUR_CR_DPM_3D_FREE_LIST */
#define EUR_CR_DPM_3D_FREE_LIST             0x0604
#define EUR_CR_DPM_3D_FREE_LIST_TAIL_MASK   0xFFFF0000U
#define EUR_CR_DPM_3D_FREE_LIST_TAIL_SHIFT  16
#define EUR_CR_DPM_3D_FREE_LIST_TAIL_SIGNED 0

#define EUR_CR_DPM_3D_FREE_LIST_HEAD_MASK   0x0000FFFFU
#define EUR_CR_DPM_3D_FREE_LIST_HEAD_SHIFT  0
#define EUR_CR_DPM_3D_FREE_LIST_HEAD_SIGNED 0

/* Register EUR_CR_DPM_HOST_DALLOC_PAGE_TABLE_BASE */
#define EUR_CR_DPM_HOST_DALLOC_PAGE_TABLE_BASE 0x0608
#define EUR_CR_DPM_HOST_DALLOC_PAGE_TABLE_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_DPM_HOST_DALLOC_PAGE_TABLE_BASE_ADDR_SHIFT 4
#define EUR_CR_DPM_HOST_DALLOC_PAGE_TABLE_BASE_ADDR_SIGNED 0

/* Register EUR_CR_DPM_HOST_DALLOC_FREE_LIST */
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST    0x060C
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_TAIL_MASK 0xFFFF0000U
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_TAIL_SHIFT 16
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_TAIL_SIGNED 0

#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_HEAD_MASK 0x0000FFFFU
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_HEAD_SHIFT 0
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_HEAD_SIGNED 0

/* Register EUR_CR_DPM_HOST_ALLOC_PAGE_TABLE_BASE */
#define EUR_CR_DPM_HOST_ALLOC_PAGE_TABLE_BASE 0x0610
#define EUR_CR_DPM_HOST_ALLOC_PAGE_TABLE_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_DPM_HOST_ALLOC_PAGE_TABLE_BASE_ADDR_SHIFT 4
#define EUR_CR_DPM_HOST_ALLOC_PAGE_TABLE_BASE_ADDR_SIGNED 0

/* Register EUR_CR_DPM_HOST_ALLOC_FREE_LIST */
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST     0x0614
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_TAIL_MASK 0xFFFF0000U
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_TAIL_SHIFT 16
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_TAIL_SIGNED 0

#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_HEAD_MASK 0x0000FFFFU
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_HEAD_SHIFT 0
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_HEAD_SIGNED 0

/* Register EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE */
#define EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE 0x0618
#define EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE_ADDR_SHIFT 4
#define EUR_CR_DPM_TA_ALLOC_PAGE_TABLE_BASE_ADDR_SIGNED 0

/* Register EUR_CR_DPM_TA_ALLOC_FREE_LIST */
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST       0x061C
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_TAIL_MASK 0xFFFF0000U
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_TAIL_SHIFT 16
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_TAIL_SIGNED 0

#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_HEAD_MASK 0x0000FFFFU
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_HEAD_SHIFT 0
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_HEAD_SIGNED 0

/* Register EUR_CR_DPM_TA_PAGE_THRESHOLD */
#define EUR_CR_DPM_TA_PAGE_THRESHOLD        0x0620
#define EUR_CR_DPM_TA_PAGE_THRESHOLD_VALUE_MASK 0x0000FFFFU
#define EUR_CR_DPM_TA_PAGE_THRESHOLD_VALUE_SHIFT 0
#define EUR_CR_DPM_TA_PAGE_THRESHOLD_VALUE_SIGNED 0

/* Register EUR_CR_DPM_ZLS_PAGE_THRESHOLD */
#define EUR_CR_DPM_ZLS_PAGE_THRESHOLD       0x0624
#define EUR_CR_DPM_ZLS_PAGE_THRESHOLD_VALUE_MASK 0x0000FFFFU
#define EUR_CR_DPM_ZLS_PAGE_THRESHOLD_VALUE_SHIFT 0
#define EUR_CR_DPM_ZLS_PAGE_THRESHOLD_VALUE_SIGNED 0

/* Register EUR_CR_DPM_TA_GLOBAL_LIST */
#define EUR_CR_DPM_TA_GLOBAL_LIST           0x0628
#define EUR_CR_DPM_TA_GLOBAL_LIST_POLICY_MASK 0x00010000U
#define EUR_CR_DPM_TA_GLOBAL_LIST_POLICY_SHIFT 16
#define EUR_CR_DPM_TA_GLOBAL_LIST_POLICY_SIGNED 0

#define EUR_CR_DPM_TA_GLOBAL_LIST_SIZE_MASK 0x0000FFFFU
#define EUR_CR_DPM_TA_GLOBAL_LIST_SIZE_SHIFT 0
#define EUR_CR_DPM_TA_GLOBAL_LIST_SIZE_SIGNED 0

/* Register EUR_CR_DPM_STATE_TABLE_CONTEXT0_BASE */
#define EUR_CR_DPM_STATE_TABLE_CONTEXT0_BASE 0x062C
#define EUR_CR_DPM_STATE_TABLE_CONTEXT0_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_DPM_STATE_TABLE_CONTEXT0_BASE_ADDR_SHIFT 4
#define EUR_CR_DPM_STATE_TABLE_CONTEXT0_BASE_ADDR_SIGNED 0

/* Register EUR_CR_DPM_STATE_CONTEXT_ID */
#define EUR_CR_DPM_STATE_CONTEXT_ID         0x0630
#define EUR_CR_DPM_STATE_CONTEXT_ID_ALLOC_MASK 0x00000004U
#define EUR_CR_DPM_STATE_CONTEXT_ID_ALLOC_SHIFT 2
#define EUR_CR_DPM_STATE_CONTEXT_ID_ALLOC_SIGNED 0

#define EUR_CR_DPM_STATE_CONTEXT_ID_DALLOC_MASK 0x00000002U
#define EUR_CR_DPM_STATE_CONTEXT_ID_DALLOC_SHIFT 1
#define EUR_CR_DPM_STATE_CONTEXT_ID_DALLOC_SIGNED 0

#define EUR_CR_DPM_STATE_CONTEXT_ID_LS_MASK 0x00000001U
#define EUR_CR_DPM_STATE_CONTEXT_ID_LS_SHIFT 0
#define EUR_CR_DPM_STATE_CONTEXT_ID_LS_SIGNED 0

/* Register EUR_CR_DPM_CONTROL_TABLE_BASE */
#define EUR_CR_DPM_CONTROL_TABLE_BASE       0x0634
#define EUR_CR_DPM_CONTROL_TABLE_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_DPM_CONTROL_TABLE_BASE_ADDR_SHIFT 4
#define EUR_CR_DPM_CONTROL_TABLE_BASE_ADDR_SIGNED 0

/* Register EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED */
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED 0x0638
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_LOCAL_MASK 0x0000FFFFU
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_LOCAL_SHIFT 0
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_LOCAL_SIGNED 0

#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_GLOBAL_MASK 0xFFFF0000U
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_GLOBAL_SHIFT 16
#define EUR_CR_DPM_START_OF_CONTEXT_PAGES_ALLOCATED_GLOBAL_SIGNED 0

/* Register EUR_CR_DPM_3D_DEALLOCATE */
#define EUR_CR_DPM_3D_DEALLOCATE            0x063C
#define EUR_CR_DPM_3D_DEALLOCATE_GLOBAL_MASK 0x00000001U
#define EUR_CR_DPM_3D_DEALLOCATE_GLOBAL_SHIFT 0
#define EUR_CR_DPM_3D_DEALLOCATE_GLOBAL_SIGNED 0

#define EUR_CR_DPM_3D_DEALLOCATE_ENABLE_MASK 0x00000002U
#define EUR_CR_DPM_3D_DEALLOCATE_ENABLE_SHIFT 1
#define EUR_CR_DPM_3D_DEALLOCATE_ENABLE_SIGNED 0

/* Register EUR_CR_DPM_ALLOC */
#define EUR_CR_DPM_ALLOC                    0x0640
#define EUR_CR_DPM_ALLOC_PAGE_MASK          0x0000FFFFU
#define EUR_CR_DPM_ALLOC_PAGE_SHIFT         0
#define EUR_CR_DPM_ALLOC_PAGE_SIGNED        0

#define EUR_CR_DPM_ALLOC_PAGE_VALID_MASK    0x00010000U
#define EUR_CR_DPM_ALLOC_PAGE_VALID_SHIFT   16
#define EUR_CR_DPM_ALLOC_PAGE_VALID_SIGNED  0

#define EUR_CR_DPM_ALLOC_PAGE_OUTOFMEMORY_MASK 0x00020000U
#define EUR_CR_DPM_ALLOC_PAGE_OUTOFMEMORY_SHIFT 17
#define EUR_CR_DPM_ALLOC_PAGE_OUTOFMEMORY_SIGNED 0

/* Register EUR_CR_DPM_DALLOC */
#define EUR_CR_DPM_DALLOC                   0x0644
#define EUR_CR_DPM_DALLOC_PAGE_MASK         0x0000FFFFU
#define EUR_CR_DPM_DALLOC_PAGE_SHIFT        0
#define EUR_CR_DPM_DALLOC_PAGE_SIGNED       0

#define EUR_CR_DPM_DALLOC_PAGE_FREE_MASK    0x00010000U
#define EUR_CR_DPM_DALLOC_PAGE_FREE_SHIFT   16
#define EUR_CR_DPM_DALLOC_PAGE_FREE_SIGNED  0

/* Register EUR_CR_DPM_TA_ALLOC */
#define EUR_CR_DPM_TA_ALLOC                 0x0648
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_PREVIOUS_MASK 0xFFFF0000U
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_PREVIOUS_SHIFT 16
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_PREVIOUS_SIGNED 0

/* Register EUR_CR_DPM_3D */
#define EUR_CR_DPM_3D                       0x064C
#define EUR_CR_DPM_3D_FREE_LIST_PREVIOUS_MASK 0xFFFF0000U
#define EUR_CR_DPM_3D_FREE_LIST_PREVIOUS_SHIFT 16
#define EUR_CR_DPM_3D_FREE_LIST_PREVIOUS_SIGNED 0

/* Register EUR_CR_DPM_HOST_DALLOC */
#define EUR_CR_DPM_HOST_DALLOC              0x0650
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_PREVIOUS_MASK 0xFFFF0000U
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_PREVIOUS_SHIFT 16
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_PREVIOUS_SIGNED 0

/* Register EUR_CR_DPM_HOST_ALLOC */
#define EUR_CR_DPM_HOST_ALLOC               0x0654
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_PREVIOUS_MASK 0xFFFF0000U
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_PREVIOUS_SHIFT 16
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_PREVIOUS_SIGNED 0

/* Register EUR_CR_DPM_PARTIAL_RENDER */
#define EUR_CR_DPM_PARTIAL_RENDER           0x0658
#define EUR_CR_DPM_PARTIAL_RENDER_ENABLE_MASK 0x00000001U
#define EUR_CR_DPM_PARTIAL_RENDER_ENABLE_SHIFT 0
#define EUR_CR_DPM_PARTIAL_RENDER_ENABLE_SIGNED 0

/* Register EUR_CR_DPM_LSS_PARTIAL_CONTEXT */
#define EUR_CR_DPM_LSS_PARTIAL_CONTEXT      0x065C
#define EUR_CR_DPM_LSS_PARTIAL_CONTEXT_OPERATION_MASK 0x00000001U
#define EUR_CR_DPM_LSS_PARTIAL_CONTEXT_OPERATION_SHIFT 0
#define EUR_CR_DPM_LSS_PARTIAL_CONTEXT_OPERATION_SIGNED 0

/* Register EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED */
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED 0x0660
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_LOCAL_MASK 0x0000FFFFU
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_LOCAL_SHIFT 0
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_LOCAL_SIGNED 0

#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_GLOBAL_MASK 0xFFFF0000U
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_GLOBAL_SHIFT 16
#define EUR_CR_DPM_START_OF_3D_CONTEXT_PAGES_ALLOCATED_GLOBAL_SIGNED 0

/* Register EUR_CR_DPM_CONTEXT_PB_BASE */
#define EUR_CR_DPM_CONTEXT_PB_BASE          0x0664
#define EUR_CR_DPM_CONTEXT_PB_BASE_CMP_MASK 0x00000007U
#define EUR_CR_DPM_CONTEXT_PB_BASE_CMP_SHIFT 0
#define EUR_CR_DPM_CONTEXT_PB_BASE_CMP_SIGNED 0

/* Register EUR_CR_DPM_PDS_PAGE_THRESHOLD */
#define EUR_CR_DPM_PDS_PAGE_THRESHOLD       0x0668
#define EUR_CR_DPM_PDS_PAGE_THRESHOLD_VALUE_MASK 0x0000FFFFU
#define EUR_CR_DPM_PDS_PAGE_THRESHOLD_VALUE_SHIFT 0
#define EUR_CR_DPM_PDS_PAGE_THRESHOLD_VALUE_SIGNED 0

/* Register EUR_CR_DPM_PAGE_MANAGEOP */
#define EUR_CR_DPM_PAGE_MANAGEOP            0x0670
#define EUR_CR_DPM_PAGE_MANAGEOP_DISABLE_MASK 0x00000001U
#define EUR_CR_DPM_PAGE_MANAGEOP_DISABLE_SHIFT 0
#define EUR_CR_DPM_PAGE_MANAGEOP_DISABLE_SIGNED 0

/* Register EUR_CR_DPM_STATE_TABLE_CONTEXT1_BASE */
#define EUR_CR_DPM_STATE_TABLE_CONTEXT1_BASE 0x0674
#define EUR_CR_DPM_STATE_TABLE_CONTEXT1_BASE_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_DPM_STATE_TABLE_CONTEXT1_BASE_ADDR_SHIFT 4
#define EUR_CR_DPM_STATE_TABLE_CONTEXT1_BASE_ADDR_SIGNED 0

/* Register EUR_CR_DPM_TASK_3D_FREE */
#define EUR_CR_DPM_TASK_3D_FREE             0x0680
#define EUR_CR_DPM_TASK_3D_FREE_LOAD_MASK   0x00000001U
#define EUR_CR_DPM_TASK_3D_FREE_LOAD_SHIFT  0
#define EUR_CR_DPM_TASK_3D_FREE_LOAD_SIGNED 0

/* Register EUR_CR_DPM_TASK_TA_FREE */
#define EUR_CR_DPM_TASK_TA_FREE             0x0684
#define EUR_CR_DPM_TASK_TA_FREE_LOAD_MASK   0x00000001U
#define EUR_CR_DPM_TASK_TA_FREE_LOAD_SHIFT  0
#define EUR_CR_DPM_TASK_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_DPM_TASK_HOST_FREE */
#define EUR_CR_DPM_TASK_HOST_FREE           0x0688
#define EUR_CR_DPM_TASK_HOST_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_DPM_TASK_HOST_FREE_LOAD_SHIFT 0
#define EUR_CR_DPM_TASK_HOST_FREE_LOAD_SIGNED 0

/* Register EUR_CR_DPM_TASK_DHOST_FREE */
#define EUR_CR_DPM_TASK_DHOST_FREE          0x0690
#define EUR_CR_DPM_TASK_DHOST_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_DPM_TASK_DHOST_FREE_LOAD_SHIFT 0
#define EUR_CR_DPM_TASK_DHOST_FREE_LOAD_SIGNED 0

/* Register EUR_CR_DPM_TASK_STATE */
#define EUR_CR_DPM_TASK_STATE               0x0694
#define EUR_CR_DPM_TASK_STATE_STORE_MASK    0x00000001U
#define EUR_CR_DPM_TASK_STATE_STORE_SHIFT   0
#define EUR_CR_DPM_TASK_STATE_STORE_SIGNED  0

#define EUR_CR_DPM_TASK_STATE_CLEAR_MASK    0x00000002U
#define EUR_CR_DPM_TASK_STATE_CLEAR_SHIFT   1
#define EUR_CR_DPM_TASK_STATE_CLEAR_SIGNED  0

#define EUR_CR_DPM_TASK_STATE_LOAD_MASK     0x00000004U
#define EUR_CR_DPM_TASK_STATE_LOAD_SHIFT    2
#define EUR_CR_DPM_TASK_STATE_LOAD_SIGNED   0

#define EUR_CR_DPM_TASK_STATE_RENTARGETID_MASK 0x00000FF8U
#define EUR_CR_DPM_TASK_STATE_RENTARGETID_SHIFT 3
#define EUR_CR_DPM_TASK_STATE_RENTARGETID_SIGNED 0

/* Register EUR_CR_DPM_TASK_CONTROL */
#define EUR_CR_DPM_TASK_CONTROL             0x0698
#define EUR_CR_DPM_TASK_CONTROL_STORE_MASK  0x00000001U
#define EUR_CR_DPM_TASK_CONTROL_STORE_SHIFT 0
#define EUR_CR_DPM_TASK_CONTROL_STORE_SIGNED 0

#define EUR_CR_DPM_TASK_CONTROL_CLEAR_MASK  0x00000002U
#define EUR_CR_DPM_TASK_CONTROL_CLEAR_SHIFT 1
#define EUR_CR_DPM_TASK_CONTROL_CLEAR_SIGNED 0

#define EUR_CR_DPM_TASK_CONTROL_LOAD_MASK   0x00000004U
#define EUR_CR_DPM_TASK_CONTROL_LOAD_SHIFT  2
#define EUR_CR_DPM_TASK_CONTROL_LOAD_SIGNED 0

#define EUR_CR_DPM_TASK_CONTROL_RENTARGETID_MASK 0x00000FF8U
#define EUR_CR_DPM_TASK_CONTROL_RENTARGETID_SHIFT 3
#define EUR_CR_DPM_TASK_CONTROL_RENTARGETID_SIGNED 0

/* Register EUR_CR_DPM_OUTOFMEM */
#define EUR_CR_DPM_OUTOFMEM                 0x069C
#define EUR_CR_DPM_OUTOFMEM_RESTART_MASK    0x00000001U
#define EUR_CR_DPM_OUTOFMEM_RESTART_SHIFT   0
#define EUR_CR_DPM_OUTOFMEM_RESTART_SIGNED  0

#define EUR_CR_DPM_OUTOFMEM_ABORT_MASK      0x00000002U
#define EUR_CR_DPM_OUTOFMEM_ABORT_SHIFT     1
#define EUR_CR_DPM_OUTOFMEM_ABORT_SIGNED    0

#define EUR_CR_DPM_OUTOFMEM_ABORTALL_MASK   0x00000004U
#define EUR_CR_DPM_OUTOFMEM_ABORTALL_SHIFT  2
#define EUR_CR_DPM_OUTOFMEM_ABORTALL_SIGNED 0

/* Register EUR_CR_DPM_FREE_CONTEXT */
#define EUR_CR_DPM_FREE_CONTEXT             0x06A0
#define EUR_CR_DPM_FREE_CONTEXT_NOW_MASK    0x00000001U
#define EUR_CR_DPM_FREE_CONTEXT_NOW_SHIFT   0
#define EUR_CR_DPM_FREE_CONTEXT_NOW_SIGNED  0

/* Register EUR_CR_DPM_3D_TIMEOUT */
#define EUR_CR_DPM_3D_TIMEOUT               0x06A4
#define EUR_CR_DPM_3D_TIMEOUT_NOW_MASK      0x00000001U
#define EUR_CR_DPM_3D_TIMEOUT_NOW_SHIFT     0
#define EUR_CR_DPM_3D_TIMEOUT_NOW_SIGNED    0

/* Register EUR_CR_DPM_TA_EVM */
#define EUR_CR_DPM_TA_EVM                   0x06A8
#define EUR_CR_DPM_TA_EVM_INIT_MASK         0x00000001U
#define EUR_CR_DPM_TA_EVM_INIT_SHIFT        0
#define EUR_CR_DPM_TA_EVM_INIT_SIGNED       0

/* Register EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1 */
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1 0x0700
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_HEAD_MASK 0x0000FFFFU
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_HEAD_SHIFT 0
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_HEAD_SIGNED 0

#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_TAIL_MASK 0xFFFF0000U
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_TAIL_SHIFT 16
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS1_TAIL_SIGNED 0

/* Register EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS1 */
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS1 0x0704
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS1_HEAD_MASK 0x0000FFFFU
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS1_HEAD_SHIFT 0
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS1_HEAD_SIGNED 0

#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS1_TAIL_MASK 0xFFFF0000U
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS1_TAIL_SHIFT 16
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS1_TAIL_SIGNED 0

/* Register EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS1 */
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS1 0x0708
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS1_HEAD_MASK 0x0000FFFFU
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS1_HEAD_SHIFT 0
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS1_HEAD_SIGNED 0

#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS1_TAIL_MASK 0xFFFF0000U
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS1_TAIL_SHIFT 16
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS1_TAIL_SIGNED 0

/* Register EUR_CR_DPM_3D_FREE_LIST_STATUS1 */
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1     0x070C
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_HEAD_MASK 0x0000FFFFU
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_HEAD_SHIFT 0
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_HEAD_SIGNED 0

#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_TAIL_MASK 0xFFFF0000U
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_TAIL_SHIFT 16
#define EUR_CR_DPM_3D_FREE_LIST_STATUS1_TAIL_SIGNED 0

/* Register EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2 */
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2 0x0710
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2_PREVIOUS_MASK 0x0000FFFFU
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2_PREVIOUS_SHIFT 0
#define EUR_CR_DPM_TA_ALLOC_FREE_LIST_STATUS2_PREVIOUS_SIGNED 0

/* Register EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS2 */
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS2 0x0714
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS2_PREVIOUS_MASK 0x0000FFFFU
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS2_PREVIOUS_SHIFT 0
#define EUR_CR_DPM_HOST_ALLOC_FREE_LIST_STATUS2_PREVIOUS_SIGNED 0

/* Register EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS2 */
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS2 0x0718
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS2_PREVIOUS_MASK 0x0000FFFFU
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS2_PREVIOUS_SHIFT 0
#define EUR_CR_DPM_HOST_DALLOC_FREE_LIST_STATUS2_PREVIOUS_SIGNED 0

/* Register EUR_CR_DPM_3D_FREE_LIST_STATUS2 */
#define EUR_CR_DPM_3D_FREE_LIST_STATUS2     0x071C
#define EUR_CR_DPM_3D_FREE_LIST_STATUS2_PREVIOUS_MASK 0x0000FFFFU
#define EUR_CR_DPM_3D_FREE_LIST_STATUS2_PREVIOUS_SHIFT 0
#define EUR_CR_DPM_3D_FREE_LIST_STATUS2_PREVIOUS_SIGNED 0

/* Register EUR_CR_DPM_ABORT_STATUS_MTILE */
#define EUR_CR_DPM_ABORT_STATUS_MTILE       0x0720
#define EUR_CR_DPM_ABORT_STATUS_MTILE_INDEX_MASK 0x0000000FU
#define EUR_CR_DPM_ABORT_STATUS_MTILE_INDEX_SHIFT 0
#define EUR_CR_DPM_ABORT_STATUS_MTILE_INDEX_SIGNED 0

#define EUR_CR_DPM_ABORT_STATUS_MTILE_GLOBAL_MASK 0x00000010U
#define EUR_CR_DPM_ABORT_STATUS_MTILE_GLOBAL_SHIFT 4
#define EUR_CR_DPM_ABORT_STATUS_MTILE_GLOBAL_SIGNED 0

#define EUR_CR_DPM_ABORT_STATUS_MTILE_RENDERTARGETID_MASK 0x00003FE0U
#define EUR_CR_DPM_ABORT_STATUS_MTILE_RENDERTARGETID_SHIFT 5
#define EUR_CR_DPM_ABORT_STATUS_MTILE_RENDERTARGETID_SIGNED 0

/* Register EUR_CR_DPM_PAGE_STATUS */
#define EUR_CR_DPM_PAGE_STATUS              0x0724
#define EUR_CR_DPM_PAGE_STATUS_TOTAL_MASK   0x0000FFFFU
#define EUR_CR_DPM_PAGE_STATUS_TOTAL_SHIFT  0
#define EUR_CR_DPM_PAGE_STATUS_TOTAL_SIGNED 0

#define EUR_CR_DPM_PAGE_STATUS_TA_MASK      0xFFFF0000U
#define EUR_CR_DPM_PAGE_STATUS_TA_SHIFT     16
#define EUR_CR_DPM_PAGE_STATUS_TA_SIGNED    0

/* Register EUR_CR_DPM_PAGE */
#define EUR_CR_DPM_PAGE                     0x0728
#define EUR_CR_DPM_PAGE_STATUS_3D_MASK      0x0000FFFFU
#define EUR_CR_DPM_PAGE_STATUS_3D_SHIFT     0
#define EUR_CR_DPM_PAGE_STATUS_3D_SIGNED    0

/* Register EUR_CR_DPM_GLOBAL_PAGE_STATUS */
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS       0x072C
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TOTAL_MASK 0x0000FFFFU
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TOTAL_SHIFT 0
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TOTAL_SIGNED 0

#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TA_MASK 0xFFFF0000U
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TA_SHIFT 16
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_TA_SIGNED 0

/* Register EUR_CR_DPM_GLOBAL_PAGE */
#define EUR_CR_DPM_GLOBAL_PAGE              0x0730
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_3D_MASK 0x0000FFFFU
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_3D_SHIFT 0
#define EUR_CR_DPM_GLOBAL_PAGE_STATUS_3D_SIGNED 0

/* Register EUR_CR_DPM_REQUESTING */
#define EUR_CR_DPM_REQUESTING               0x0734
#define EUR_CR_DPM_REQUESTING_SOURCE_MASK   0x00000003U
#define EUR_CR_DPM_REQUESTING_SOURCE_SHIFT  0
#define EUR_CR_DPM_REQUESTING_SOURCE_SIGNED 0

/* Register EUR_CR_DPM_RGN_HDR_PARSER */
#define EUR_CR_DPM_RGN_HDR_PARSER           0x0738
#define EUR_CR_DPM_RGN_HDR_PARSER_IDLE_MASK 0x00000001U
#define EUR_CR_DPM_RGN_HDR_PARSER_IDLE_SHIFT 0
#define EUR_CR_DPM_RGN_HDR_PARSER_IDLE_SIGNED 0

/* Register EUR_CR_DPM_3D_RENDER_TARGET_INDEX */
#define EUR_CR_DPM_3D_RENDER_TARGET_INDEX   0x073C
#define EUR_CR_DPM_3D_RENDER_TARGET_INDEX_ID_MASK 0x000001FFU
#define EUR_CR_DPM_3D_RENDER_TARGET_INDEX_ID_SHIFT 0
#define EUR_CR_DPM_3D_RENDER_TARGET_INDEX_ID_SIGNED 0

/* Register EUR_CR_DPM_STATE_RENTARGET */
#define EUR_CR_DPM_STATE_RENTARGET          0x0740
#define EUR_CR_DPM_STATE_RENTARGET_CONTEXT0_STATUS_MASK 0x000001FFU
#define EUR_CR_DPM_STATE_RENTARGET_CONTEXT0_STATUS_SHIFT 0
#define EUR_CR_DPM_STATE_RENTARGET_CONTEXT0_STATUS_SIGNED 0

#define EUR_CR_DPM_STATE_RENTARGET_CONTEXT1_STATUS_MASK 0x0003FE00U
#define EUR_CR_DPM_STATE_RENTARGET_CONTEXT1_STATUS_SHIFT 9
#define EUR_CR_DPM_STATE_RENTARGET_CONTEXT1_STATUS_SIGNED 0

/* Register EUR_CR_DPM_CONTROL_RENTARGET */
#define EUR_CR_DPM_CONTROL_RENTARGET        0x0744
#define EUR_CR_DPM_CONTROL_RENTARGET_STATUS_MASK 0x000001FFU
#define EUR_CR_DPM_CONTROL_RENTARGET_STATUS_SHIFT 0
#define EUR_CR_DPM_CONTROL_RENTARGET_STATUS_SIGNED 0

/* Register EUR_CR_DPM_IDLE */
#define EUR_CR_DPM_IDLE                     0x0748
#define EUR_CR_DPM_IDLE_STATUS_MASK         0x0000001FU
#define EUR_CR_DPM_IDLE_STATUS_SHIFT        0
#define EUR_CR_DPM_IDLE_STATUS_SIGNED       0

/* Register EUR_CR_DPM_TA_RENDER_TARGET_MAX */
#define EUR_CR_DPM_TA_RENDER_TARGET_MAX     0x074C
#define EUR_CR_DPM_TA_RENDER_TARGET_MAX_ID_MASK 0x000001FFU
#define EUR_CR_DPM_TA_RENDER_TARGET_MAX_ID_SHIFT 0
#define EUR_CR_DPM_TA_RENDER_TARGET_MAX_ID_SIGNED 0

/* Register EUR_CR_DPM_PAGE_MANAGEOP_STATUS */
#define EUR_CR_DPM_PAGE_MANAGEOP_STATUS     0x0750
#define EUR_CR_DPM_PAGE_MANAGEOP_STATUS_DISABLED_MASK 0x00000001U
#define EUR_CR_DPM_PAGE_MANAGEOP_STATUS_DISABLED_SHIFT 0
#define EUR_CR_DPM_PAGE_MANAGEOP_STATUS_DISABLED_SIGNED 0

/* Register EUR_CR_TSP_CONFIG */
#define EUR_CR_TSP_CONFIG                   0x0800
#define EUR_CR_TSP_CONFIG_1555ALPHAONE_MASK 0x00FF0000U
#define EUR_CR_TSP_CONFIG_1555ALPHAONE_SHIFT 16
#define EUR_CR_TSP_CONFIG_1555ALPHAONE_SIGNED 0

#define EUR_CR_TSP_CONFIG_1555ALPHAZERO_MASK 0x0000FF00U
#define EUR_CR_TSP_CONFIG_1555ALPHAZERO_SHIFT 8
#define EUR_CR_TSP_CONFIG_1555ALPHAZERO_SIGNED 0

#define EUR_CR_TSP_CONFIG_DADJUST_RANGE_MASK 0x00000020U
#define EUR_CR_TSP_CONFIG_DADJUST_RANGE_SHIFT 5
#define EUR_CR_TSP_CONFIG_DADJUST_RANGE_SIGNED 0

#define EUR_CR_TSP_CONFIG_CEM_FACE_PACKING_MASK 0x00000010U
#define EUR_CR_TSP_CONFIG_CEM_FACE_PACKING_SHIFT 4
#define EUR_CR_TSP_CONFIG_CEM_FACE_PACKING_SIGNED 0

#define EUR_CR_TSP_CONFIG_1555ALPHASELECT_MASK 0x00000008U
#define EUR_CR_TSP_CONFIG_1555ALPHASELECT_SHIFT 3
#define EUR_CR_TSP_CONFIG_1555ALPHASELECT_SIGNED 0

#define EUR_CR_TSP_CONFIG_CEMEDGE_DONTFILTER_MASK 0x00000004U
#define EUR_CR_TSP_CONFIG_CEMEDGE_DONTFILTER_SHIFT 2
#define EUR_CR_TSP_CONFIG_CEMEDGE_DONTFILTER_SIGNED 0

#define EUR_CR_TSP_CONFIG_CEMGRAD_DONTNEGATE_MASK 0x00000002U
#define EUR_CR_TSP_CONFIG_CEMGRAD_DONTNEGATE_SHIFT 1
#define EUR_CR_TSP_CONFIG_CEMGRAD_DONTNEGATE_SIGNED 0

#define EUR_CR_TSP_CONFIG_DXT35_TRANSOVR_MASK 0x00000001U
#define EUR_CR_TSP_CONFIG_DXT35_TRANSOVR_SHIFT 0
#define EUR_CR_TSP_CONFIG_DXT35_TRANSOVR_SIGNED 0

/* Register EUR_CR_CACHE_CTRL */
#define EUR_CR_CACHE_CTRL                   0x0804
#define EUR_CR_CACHE_CTRL_PARTDM0_MASK      0x0000000FU
#define EUR_CR_CACHE_CTRL_PARTDM0_SHIFT     0
#define EUR_CR_CACHE_CTRL_PARTDM0_SIGNED    0

#define EUR_CR_CACHE_CTRL_PARTDM1_MASK      0x000000F0U
#define EUR_CR_CACHE_CTRL_PARTDM1_SHIFT     4
#define EUR_CR_CACHE_CTRL_PARTDM1_SIGNED    0

#define EUR_CR_CACHE_CTRL_PARTDM2_MASK      0x00000F00U
#define EUR_CR_CACHE_CTRL_PARTDM2_SHIFT     8
#define EUR_CR_CACHE_CTRL_PARTDM2_SIGNED    0

#define EUR_CR_CACHE_CTRL_PARTDM3_MASK      0x0000F000U
#define EUR_CR_CACHE_CTRL_PARTDM3_SHIFT     12
#define EUR_CR_CACHE_CTRL_PARTDM3_SIGNED    0

#define EUR_CR_CACHE_CTRL_L2OFF_MASK        0x01000000U
#define EUR_CR_CACHE_CTRL_L2OFF_SHIFT       24
#define EUR_CR_CACHE_CTRL_L2OFF_SIGNED      0

#define EUR_CR_CACHE_CTRL_L1P0OFF_MASK      0x02000000U
#define EUR_CR_CACHE_CTRL_L1P0OFF_SHIFT     25
#define EUR_CR_CACHE_CTRL_L1P0OFF_SIGNED    0

#define EUR_CR_CACHE_CTRL_L1P1OFF_MASK      0x04000000U
#define EUR_CR_CACHE_CTRL_L1P1OFF_SHIFT     26
#define EUR_CR_CACHE_CTRL_L1P1OFF_SIGNED    0

#define EUR_CR_CACHE_CTRL_INVALIDATE_MASK   0x10000000U
#define EUR_CR_CACHE_CTRL_INVALIDATE_SHIFT  28
#define EUR_CR_CACHE_CTRL_INVALIDATE_SIGNED 0

#define EUR_CR_CACHE_CTRL_L0P0OFF_MASK      0x20000000U
#define EUR_CR_CACHE_CTRL_L0P0OFF_SHIFT     29
#define EUR_CR_CACHE_CTRL_L0P0OFF_SIGNED    0

#define EUR_CR_CACHE_CTRL_L0P1OFF_MASK      0x40000000U
#define EUR_CR_CACHE_CTRL_L0P1OFF_SHIFT     30
#define EUR_CR_CACHE_CTRL_L0P1OFF_SIGNED    0

/* Register EUR_CR_CACHE_CTRL_BIF */
#define EUR_CR_CACHE_CTRL_BIF               0x0808
#define EUR_CR_CACHE_CTRL_BIF_TTE_THRESHOLD_MASK 0x00000003U
#define EUR_CR_CACHE_CTRL_BIF_TTE_THRESHOLD_SHIFT 0
#define EUR_CR_CACHE_CTRL_BIF_TTE_THRESHOLD_SIGNED 0

#define EUR_CR_CACHE_CTRL_BIF_TTE_SCALE_MASK 0x0000000CU
#define EUR_CR_CACHE_CTRL_BIF_TTE_SCALE_SHIFT 2
#define EUR_CR_CACHE_CTRL_BIF_TTE_SCALE_SIGNED 0

#define EUR_CR_CACHE_CTRL_BIF_TTE_MASK      0x00000FF0U
#define EUR_CR_CACHE_CTRL_BIF_TTE_SHIFT     4
#define EUR_CR_CACHE_CTRL_BIF_TTE_SIGNED    0

/* Register EUR_CR_DCU_ICTRL */
#define EUR_CR_DCU_ICTRL                    0x0810
#define EUR_CR_DCU_ICTRL_INVALIDATE_MASK    0x00000001U
#define EUR_CR_DCU_ICTRL_INVALIDATE_SHIFT   0
#define EUR_CR_DCU_ICTRL_INVALIDATE_SIGNED  0

/* Register EUR_CR_DCU_PCTRL */
#define EUR_CR_DCU_PCTRL                    0x0814
#define EUR_CR_DCU_PCTRL_EDM_MASK           0x0000000FU
#define EUR_CR_DCU_PCTRL_EDM_SHIFT          0
#define EUR_CR_DCU_PCTRL_EDM_SIGNED         0

#define EUR_CR_DCU_PCTRL_PDM_MASK           0x000000F0U
#define EUR_CR_DCU_PCTRL_PDM_SHIFT          4
#define EUR_CR_DCU_PCTRL_PDM_SIGNED         0

#define EUR_CR_DCU_PCTRL_USE_VDM_MASK       0x00000F00U
#define EUR_CR_DCU_PCTRL_USE_VDM_SHIFT      8
#define EUR_CR_DCU_PCTRL_USE_VDM_SIGNED     0

#define EUR_CR_DCU_PCTRL_PDS_VDM_MASK       0x0000F000U
#define EUR_CR_DCU_PCTRL_PDS_VDM_SHIFT      12
#define EUR_CR_DCU_PCTRL_PDS_VDM_SIGNED     0

#define EUR_CR_DCU_PCTRL_DMTAG_OFF_MASK     0x00010000U
#define EUR_CR_DCU_PCTRL_DMTAG_OFF_SHIFT    16
#define EUR_CR_DCU_PCTRL_DMTAG_OFF_SIGNED   0

/* Register EUR_CR_DCU_BYPASS */
#define EUR_CR_DCU_BYPASS                   0x0818
#define EUR_CR_DCU_BYPASS_L0P0OFF_MASK      0x00000001U
#define EUR_CR_DCU_BYPASS_L0P0OFF_SHIFT     0
#define EUR_CR_DCU_BYPASS_L0P0OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L0P1OFF_MASK      0x00000002U
#define EUR_CR_DCU_BYPASS_L0P1OFF_SHIFT     1
#define EUR_CR_DCU_BYPASS_L0P1OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L0P2OFF_MASK      0x00000004U
#define EUR_CR_DCU_BYPASS_L0P2OFF_SHIFT     2
#define EUR_CR_DCU_BYPASS_L0P2OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L0P3OFF_MASK      0x00000008U
#define EUR_CR_DCU_BYPASS_L0P3OFF_SHIFT     3
#define EUR_CR_DCU_BYPASS_L0P3OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L0P4OFF_MASK      0x00000010U
#define EUR_CR_DCU_BYPASS_L0P4OFF_SHIFT     4
#define EUR_CR_DCU_BYPASS_L0P4OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L0P5OFF_MASK      0x00000020U
#define EUR_CR_DCU_BYPASS_L0P5OFF_SHIFT     5
#define EUR_CR_DCU_BYPASS_L0P5OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L0P6OFF_MASK      0x00000040U
#define EUR_CR_DCU_BYPASS_L0P6OFF_SHIFT     6
#define EUR_CR_DCU_BYPASS_L0P6OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L0P7OFF_MASK      0x00000080U
#define EUR_CR_DCU_BYPASS_L0P7OFF_SHIFT     7
#define EUR_CR_DCU_BYPASS_L0P7OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L1P0OFF_MASK      0x00000100U
#define EUR_CR_DCU_BYPASS_L1P0OFF_SHIFT     8
#define EUR_CR_DCU_BYPASS_L1P0OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L1P1OFF_MASK      0x00000200U
#define EUR_CR_DCU_BYPASS_L1P1OFF_SHIFT     9
#define EUR_CR_DCU_BYPASS_L1P1OFF_SIGNED    0

#define EUR_CR_DCU_BYPASS_L2OFF_MASK        0x00000400U
#define EUR_CR_DCU_BYPASS_L2OFF_SHIFT       10
#define EUR_CR_DCU_BYPASS_L2OFF_SIGNED      0

/* Register EUR_CR_DCU_FLUSH */
#define EUR_CR_DCU_FLUSH                    0x081C
#define EUR_CR_DCU_FLUSH_L0P0_QUEUES_MASK   0x00000001U
#define EUR_CR_DCU_FLUSH_L0P0_QUEUES_SHIFT  0
#define EUR_CR_DCU_FLUSH_L0P0_QUEUES_SIGNED 0

#define EUR_CR_DCU_FLUSH_L0P1_QUEUES_MASK   0x00000002U
#define EUR_CR_DCU_FLUSH_L0P1_QUEUES_SHIFT  1
#define EUR_CR_DCU_FLUSH_L0P1_QUEUES_SIGNED 0

#define EUR_CR_DCU_FLUSH_L1P0_QUEUES_MASK   0x00000004U
#define EUR_CR_DCU_FLUSH_L1P0_QUEUES_SHIFT  2
#define EUR_CR_DCU_FLUSH_L1P0_QUEUES_SIGNED 0

#define EUR_CR_DCU_FLUSH_L1P1_QUEUES_MASK   0x00000008U
#define EUR_CR_DCU_FLUSH_L1P1_QUEUES_SHIFT  3
#define EUR_CR_DCU_FLUSH_L1P1_QUEUES_SIGNED 0

#define EUR_CR_DCU_FLUSH_L2_QUEUES_MASK     0x00000010U
#define EUR_CR_DCU_FLUSH_L2_QUEUES_SHIFT    4
#define EUR_CR_DCU_FLUSH_L2_QUEUES_SIGNED   0

#define EUR_CR_DCU_FLUSH_L1P0_WBFIFO_MASK   0x00000020U
#define EUR_CR_DCU_FLUSH_L1P0_WBFIFO_SHIFT  5
#define EUR_CR_DCU_FLUSH_L1P0_WBFIFO_SIGNED 0

#define EUR_CR_DCU_FLUSH_L1P1_WBFIFO_MASK   0x00000040U
#define EUR_CR_DCU_FLUSH_L1P1_WBFIFO_SHIFT  6
#define EUR_CR_DCU_FLUSH_L1P1_WBFIFO_SIGNED 0

#define EUR_CR_DCU_FLUSH_L2_WBFIFO_MASK     0x00000080U
#define EUR_CR_DCU_FLUSH_L2_WBFIFO_SHIFT    7
#define EUR_CR_DCU_FLUSH_L2_WBFIFO_SIGNED   0

#define EUR_CR_DCU_FLUSH_BIF_FIFO_MASK      0x00000100U
#define EUR_CR_DCU_FLUSH_BIF_FIFO_SHIFT     8
#define EUR_CR_DCU_FLUSH_BIF_FIFO_SIGNED    0

/* Register EUR_CR_TPU_YUV00 */
#define EUR_CR_TPU_YUV00                    0x0820
#define EUR_CR_TPU_YUV00_C01_MASK           0x03FF0000U
#define EUR_CR_TPU_YUV00_C01_SHIFT          16
#define EUR_CR_TPU_YUV00_C01_SIGNED         0

#define EUR_CR_TPU_YUV00_C00_MASK           0x000003FFU
#define EUR_CR_TPU_YUV00_C00_SHIFT          0
#define EUR_CR_TPU_YUV00_C00_SIGNED         0

/* Register EUR_CR_TPU_YUV01 */
#define EUR_CR_TPU_YUV01                    0x0824
#define EUR_CR_TPU_YUV01_C10_MASK           0x03FF0000U
#define EUR_CR_TPU_YUV01_C10_SHIFT          16
#define EUR_CR_TPU_YUV01_C10_SIGNED         0

#define EUR_CR_TPU_YUV01_C02_MASK           0x000003FFU
#define EUR_CR_TPU_YUV01_C02_SHIFT          0
#define EUR_CR_TPU_YUV01_C02_SIGNED         0

/* Register EUR_CR_TPU_YUV02 */
#define EUR_CR_TPU_YUV02                    0x0828
#define EUR_CR_TPU_YUV02_C12_MASK           0x03FF0000U
#define EUR_CR_TPU_YUV02_C12_SHIFT          16
#define EUR_CR_TPU_YUV02_C12_SIGNED         0

#define EUR_CR_TPU_YUV02_C11_MASK           0x000003FFU
#define EUR_CR_TPU_YUV02_C11_SHIFT          0
#define EUR_CR_TPU_YUV02_C11_SIGNED         0

/* Register EUR_CR_TPU_YUV03 */
#define EUR_CR_TPU_YUV03                    0x082C
#define EUR_CR_TPU_YUV03_C21_MASK           0x03FF0000U
#define EUR_CR_TPU_YUV03_C21_SHIFT          16
#define EUR_CR_TPU_YUV03_C21_SIGNED         0

#define EUR_CR_TPU_YUV03_C20_MASK           0x000003FFU
#define EUR_CR_TPU_YUV03_C20_SHIFT          0
#define EUR_CR_TPU_YUV03_C20_SIGNED         0

/* Register EUR_CR_TPU_YUV04 */
#define EUR_CR_TPU_YUV04                    0x0830
#define EUR_CR_TPU_YUV04_C22_MASK           0x000003FFU
#define EUR_CR_TPU_YUV04_C22_SHIFT          0
#define EUR_CR_TPU_YUV04_C22_SIGNED         0

/* Register EUR_CR_TPU_YUV10 */
#define EUR_CR_TPU_YUV10                    0x0834
#define EUR_CR_TPU_YUV10_C01_MASK           0x03FF0000U
#define EUR_CR_TPU_YUV10_C01_SHIFT          16
#define EUR_CR_TPU_YUV10_C01_SIGNED         0

#define EUR_CR_TPU_YUV10_C00_MASK           0x000003FFU
#define EUR_CR_TPU_YUV10_C00_SHIFT          0
#define EUR_CR_TPU_YUV10_C00_SIGNED         0

/* Register EUR_CR_TPU_YUV11 */
#define EUR_CR_TPU_YUV11                    0x0838
#define EUR_CR_TPU_YUV11_C10_MASK           0x03FF0000U
#define EUR_CR_TPU_YUV11_C10_SHIFT          16
#define EUR_CR_TPU_YUV11_C10_SIGNED         0

#define EUR_CR_TPU_YUV11_C02_MASK           0x000003FFU
#define EUR_CR_TPU_YUV11_C02_SHIFT          0
#define EUR_CR_TPU_YUV11_C02_SIGNED         0

/* Register EUR_CR_TPU_YUV12 */
#define EUR_CR_TPU_YUV12                    0x083C
#define EUR_CR_TPU_YUV12_C12_MASK           0x03FF0000U
#define EUR_CR_TPU_YUV12_C12_SHIFT          16
#define EUR_CR_TPU_YUV12_C12_SIGNED         0

#define EUR_CR_TPU_YUV12_C11_MASK           0x000003FFU
#define EUR_CR_TPU_YUV12_C11_SHIFT          0
#define EUR_CR_TPU_YUV12_C11_SIGNED         0

/* Register EUR_CR_TPU_YUV13 */
#define EUR_CR_TPU_YUV13                    0x0840
#define EUR_CR_TPU_YUV13_C21_MASK           0x03FF0000U
#define EUR_CR_TPU_YUV13_C21_SHIFT          16
#define EUR_CR_TPU_YUV13_C21_SIGNED         0

#define EUR_CR_TPU_YUV13_C20_MASK           0x000003FFU
#define EUR_CR_TPU_YUV13_C20_SHIFT          0
#define EUR_CR_TPU_YUV13_C20_SIGNED         0

/* Register EUR_CR_TPU_YUV14 */
#define EUR_CR_TPU_YUV14                    0x0844
#define EUR_CR_TPU_YUV14_C22_MASK           0x000003FFU
#define EUR_CR_TPU_YUV14_C22_SHIFT          0
#define EUR_CR_TPU_YUV14_C22_SIGNED         0

/* Register EUR_CR_TPU_YUVSCALE */
#define EUR_CR_TPU_YUVSCALE                 0x0848
#define EUR_CR_TPU_YUVSCALE_DISABLE_UV1_MASK 0x00000008U
#define EUR_CR_TPU_YUVSCALE_DISABLE_UV1_SHIFT 3
#define EUR_CR_TPU_YUVSCALE_DISABLE_UV1_SIGNED 0

#define EUR_CR_TPU_YUVSCALE_DISABLE_UV0_MASK 0x00000004U
#define EUR_CR_TPU_YUVSCALE_DISABLE_UV0_SHIFT 2
#define EUR_CR_TPU_YUVSCALE_DISABLE_UV0_SIGNED 0

#define EUR_CR_TPU_YUVSCALE_DISABLE_Y1_MASK 0x00000002U
#define EUR_CR_TPU_YUVSCALE_DISABLE_Y1_SHIFT 1
#define EUR_CR_TPU_YUVSCALE_DISABLE_Y1_SIGNED 0

#define EUR_CR_TPU_YUVSCALE_DISABLE_Y0_MASK 0x00000001U
#define EUR_CR_TPU_YUVSCALE_DISABLE_Y0_SHIFT 0
#define EUR_CR_TPU_YUVSCALE_DISABLE_Y0_SIGNED 0

/* Register EUR_CR_TF_SIG00 */
#define EUR_CR_TF_SIG00                     0x084C
#define EUR_CR_TF_SIG00_SIGNATURE_MASK      0xFFFFFFFFU
#define EUR_CR_TF_SIG00_SIGNATURE_SHIFT     0
#define EUR_CR_TF_SIG00_SIGNATURE_SIGNED    0

/* Register EUR_CR_TF_SIG01 */
#define EUR_CR_TF_SIG01                     0x0850
#define EUR_CR_TF_SIG01_SIGNATURE_MASK      0xFFFFFFFFU
#define EUR_CR_TF_SIG01_SIGNATURE_SHIFT     0
#define EUR_CR_TF_SIG01_SIGNATURE_SIGNED    0

/* Register EUR_CR_TF_SIG02 */
#define EUR_CR_TF_SIG02                     0x0854
#define EUR_CR_TF_SIG02_SIGNATURE_MASK      0xFFFFFFFFU
#define EUR_CR_TF_SIG02_SIGNATURE_SHIFT     0
#define EUR_CR_TF_SIG02_SIGNATURE_SIGNED    0

/* Register EUR_CR_TF_SIG03 */
#define EUR_CR_TF_SIG03                     0x0858
#define EUR_CR_TF_SIG03_SIGNATURE_MASK      0xFFFFFFFFU
#define EUR_CR_TF_SIG03_SIGNATURE_SHIFT     0
#define EUR_CR_TF_SIG03_SIGNATURE_SIGNED    0

/* Register EUR_CR_TPU_LUMA0 */
#define EUR_CR_TPU_LUMA0                    0x0860
#define EUR_CR_TPU_LUMA0_GCOEFF_MASK        0x03FF0000U
#define EUR_CR_TPU_LUMA0_GCOEFF_SHIFT       16
#define EUR_CR_TPU_LUMA0_GCOEFF_SIGNED      0

#define EUR_CR_TPU_LUMA0_RCOEFF_MASK        0x000003FFU
#define EUR_CR_TPU_LUMA0_RCOEFF_SHIFT       0
#define EUR_CR_TPU_LUMA0_RCOEFF_SIGNED      0

/* Register EUR_CR_TPU_LUMA1 */
#define EUR_CR_TPU_LUMA1                    0x0864
#define EUR_CR_TPU_LUMA1_OUTOFF_MASK        0x00FF0000U
#define EUR_CR_TPU_LUMA1_OUTOFF_SHIFT       16
#define EUR_CR_TPU_LUMA1_OUTOFF_SIGNED      0

#define EUR_CR_TPU_LUMA1_BCOEFF_MASK        0x000003FFU
#define EUR_CR_TPU_LUMA1_BCOEFF_SHIFT       0
#define EUR_CR_TPU_LUMA1_BCOEFF_SIGNED      0

/* Register EUR_CR_TPU_LUMA2 */
#define EUR_CR_TPU_LUMA2                    0x0868
#define EUR_CR_TPU_LUMA2_ALPHA_OPAQUE_MASK  0xFF000000U
#define EUR_CR_TPU_LUMA2_ALPHA_OPAQUE_SHIFT 24
#define EUR_CR_TPU_LUMA2_ALPHA_OPAQUE_SIGNED 0

#define EUR_CR_TPU_LUMA2_ALPHA_TRANS_MASK   0x00FF0000U
#define EUR_CR_TPU_LUMA2_ALPHA_TRANS_SHIFT  16
#define EUR_CR_TPU_LUMA2_ALPHA_TRANS_SIGNED 0

#define EUR_CR_TPU_LUMA2_YMAX_MASK          0x0000FF00U
#define EUR_CR_TPU_LUMA2_YMAX_SHIFT         8
#define EUR_CR_TPU_LUMA2_YMAX_SIGNED        0

#define EUR_CR_TPU_LUMA2_YMIN_MASK          0x000000FFU
#define EUR_CR_TPU_LUMA2_YMIN_SHIFT         0
#define EUR_CR_TPU_LUMA2_YMIN_SIGNED        0

/* Register EUR_CR_USE_CTRL */
#define EUR_CR_USE_CTRL                     0x0A00
#define EUR_CR_USE_CTRL_KILL_DM_MASK        0x00000003U
#define EUR_CR_USE_CTRL_KILL_DM_SHIFT       0
#define EUR_CR_USE_CTRL_KILL_DM_SIGNED      0

#define EUR_CR_USE_CTRL_KILL_MODE_MASK      0x0000000CU
#define EUR_CR_USE_CTRL_KILL_MODE_SHIFT     2
#define EUR_CR_USE_CTRL_KILL_MODE_SIGNED    0

#define EUR_CR_USE_CTRL_INSTLIMIT_MASK      0x0007C000U
#define EUR_CR_USE_CTRL_INSTLIMIT_SHIFT     14
#define EUR_CR_USE_CTRL_INSTLIMIT_SIGNED    0

#define EUR_CR_USE_CTRL_REGBOUND_ZERO_MASK  0x00080000U
#define EUR_CR_USE_CTRL_REGBOUND_ZERO_SHIFT 19
#define EUR_CR_USE_CTRL_REGBOUND_ZERO_SIGNED 0
/*
	Controls whether out-of-range indexed-mode MOE register numbers redirect to 0 for alpha (when set) or 1 (when cleared)
 0	RETURN_ONE
 1	RETURN_ZERO
*/
#define EUR_CR_USE_CTRL_REGBOUND_ZERO_RETURN_ONE  0x00000000U
#define EUR_CR_USE_CTRL_REGBOUND_ZERO_RETURN_ZERO 0x00080000U

/* Register EUR_CR_USE_LD_REDIRECT */
#define EUR_CR_USE_LD_REDIRECT              0x0A04
#define EUR_CR_USE_LD_REDIRECT_ADDR_MASK    0xFFFFFFF0U
#define EUR_CR_USE_LD_REDIRECT_ADDR_SHIFT   4
#define EUR_CR_USE_LD_REDIRECT_ADDR_SIGNED  0

/* Register EUR_CR_USE_CACHE */
#define EUR_CR_USE_CACHE                    0x0A08
#define EUR_CR_USE_CACHE_INVALIDATE_MASK    0x00000001U
#define EUR_CR_USE_CACHE_INVALIDATE_SHIFT   0
#define EUR_CR_USE_CACHE_INVALIDATE_SIGNED  0

/* Register EUR_CR_USE_CODE_BASE_0 */
#define EUR_CR_USE_CODE_BASE_0              0x0A0C
#define EUR_CR_USE_CODE_BASE_ADDR_00_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_00_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_00_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_00_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_00_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_00_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_1 */
#define EUR_CR_USE_CODE_BASE_1              0x0A10
#define EUR_CR_USE_CODE_BASE_ADDR_01_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_01_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_01_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_01_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_01_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_01_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_2 */
#define EUR_CR_USE_CODE_BASE_2              0x0A14
#define EUR_CR_USE_CODE_BASE_ADDR_02_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_02_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_02_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_02_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_02_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_02_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_3 */
#define EUR_CR_USE_CODE_BASE_3              0x0A18
#define EUR_CR_USE_CODE_BASE_ADDR_03_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_03_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_03_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_03_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_03_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_03_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_4 */
#define EUR_CR_USE_CODE_BASE_4              0x0A1C
#define EUR_CR_USE_CODE_BASE_ADDR_04_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_04_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_04_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_04_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_04_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_04_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_5 */
#define EUR_CR_USE_CODE_BASE_5              0x0A20
#define EUR_CR_USE_CODE_BASE_ADDR_05_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_05_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_05_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_05_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_05_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_05_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_6 */
#define EUR_CR_USE_CODE_BASE_6              0x0A24
#define EUR_CR_USE_CODE_BASE_ADDR_06_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_06_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_06_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_06_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_06_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_06_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_7 */
#define EUR_CR_USE_CODE_BASE_7              0x0A28
#define EUR_CR_USE_CODE_BASE_ADDR_07_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_07_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_07_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_07_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_07_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_07_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_8 */
#define EUR_CR_USE_CODE_BASE_8              0x0A2C
#define EUR_CR_USE_CODE_BASE_ADDR_08_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_08_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_08_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_08_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_08_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_08_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_9 */
#define EUR_CR_USE_CODE_BASE_9              0x0A30
#define EUR_CR_USE_CODE_BASE_ADDR_09_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_09_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_09_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_09_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_09_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_09_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_10 */
#define EUR_CR_USE_CODE_BASE_10             0x0A34
#define EUR_CR_USE_CODE_BASE_ADDR_10_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_10_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_10_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_10_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_10_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_10_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_11 */
#define EUR_CR_USE_CODE_BASE_11             0x0A38
#define EUR_CR_USE_CODE_BASE_ADDR_11_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_11_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_11_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_11_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_11_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_11_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_12 */
#define EUR_CR_USE_CODE_BASE_12             0x0A3C
#define EUR_CR_USE_CODE_BASE_ADDR_12_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_12_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_12_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_12_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_12_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_12_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_13 */
#define EUR_CR_USE_CODE_BASE_13             0x0A40
#define EUR_CR_USE_CODE_BASE_ADDR_13_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_13_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_13_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_13_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_13_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_13_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_14 */
#define EUR_CR_USE_CODE_BASE_14             0x0A44
#define EUR_CR_USE_CODE_BASE_ADDR_14_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_14_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_14_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_14_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_14_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_14_SIGNED   0

/* Register EUR_CR_USE_CODE_BASE_15 */
#define EUR_CR_USE_CODE_BASE_15             0x0A48
#define EUR_CR_USE_CODE_BASE_ADDR_15_MASK   0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_15_SHIFT  0
#define EUR_CR_USE_CODE_BASE_ADDR_15_SIGNED 0

#define EUR_CR_USE_CODE_BASE_DM_15_MASK     0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_15_SHIFT    25
#define EUR_CR_USE_CODE_BASE_DM_15_SIGNED   0

/* Register EUR_CR_EVENT_PDS_ENABLE2 */
#define EUR_CR_EVENT_PDS_ENABLE2            0x0A50
#define EUR_CR_EVENT_PDS_ENABLE2_MTE_STATE_FLUSHED_MASK 0x00008000U
#define EUR_CR_EVENT_PDS_ENABLE2_MTE_STATE_FLUSHED_SHIFT 15
#define EUR_CR_EVENT_PDS_ENABLE2_MTE_STATE_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_VDM_CONTEXT_LOAD_MASK 0x00004000U
#define EUR_CR_EVENT_PDS_ENABLE2_VDM_CONTEXT_LOAD_SHIFT 14
#define EUR_CR_EVENT_PDS_ENABLE2_VDM_CONTEXT_LOAD_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_VDM_TASK_KICKED_MASK 0x00002000U
#define EUR_CR_EVENT_PDS_ENABLE2_VDM_TASK_KICKED_SHIFT 13
#define EUR_CR_EVENT_PDS_ENABLE2_VDM_TASK_KICKED_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_OTPM_MEM_CLEARED_MASK 0x00001000U
#define EUR_CR_EVENT_PDS_ENABLE2_OTPM_MEM_CLEARED_SHIFT 12
#define EUR_CR_EVENT_PDS_ENABLE2_OTPM_MEM_CLEARED_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_OTPM_FLUSHED_INV_MASK 0x00000800U
#define EUR_CR_EVENT_PDS_ENABLE2_OTPM_FLUSHED_INV_SHIFT 11
#define EUR_CR_EVENT_PDS_ENABLE2_OTPM_FLUSHED_INV_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_DCU_INVALCOMPLETE_MASK 0x00000400U
#define EUR_CR_EVENT_PDS_ENABLE2_DCU_INVALCOMPLETE_SHIFT 10
#define EUR_CR_EVENT_PDS_ENABLE2_DCU_INVALCOMPLETE_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_GSG_FLUSHED_MASK 0x00000200U
#define EUR_CR_EVENT_PDS_ENABLE2_GSG_FLUSHED_SHIFT 9
#define EUR_CR_EVENT_PDS_ENABLE2_GSG_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_GSG_LOADED_MASK 0x00000100U
#define EUR_CR_EVENT_PDS_ENABLE2_GSG_LOADED_SHIFT 8
#define EUR_CR_EVENT_PDS_ENABLE2_GSG_LOADED_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_TA_MASK 0x00000080U
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_TA_SHIFT 7
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_TA_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_3D_MASK 0x00000040U
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_3D_SHIFT 6
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_3D_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_DL_MASK 0x00000020U
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_DL_SHIFT 5
#define EUR_CR_EVENT_PDS_ENABLE2_TRIG_DL_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_DPM_DHOST_FREE_LOAD_MASK 0x00000008U
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_DHOST_FREE_LOAD_SHIFT 3
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_DHOST_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_DPM_HOST_FREE_LOAD_MASK 0x00000004U
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_HOST_FREE_LOAD_SHIFT 2
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_HOST_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_DPM_3D_FREE_LOAD_MASK 0x00000002U
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_3D_FREE_LOAD_SHIFT 1
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_3D_FREE_LOAD_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE2_DPM_TA_FREE_LOAD_MASK 0x00000001U
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_TA_FREE_LOAD_SHIFT 0
#define EUR_CR_EVENT_PDS_ENABLE2_DPM_TA_FREE_LOAD_SIGNED 0

/* Register EUR_CR_PDS_CACHE_ENABLE */
#define EUR_CR_PDS_CACHE_ENABLE             0x0A54
#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV3_MASK 0x00000008U
#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV3_SHIFT 3
#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV3_SIGNED 0

#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV1_MASK 0x00000004U
#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV1_SHIFT 2
#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV1_SIGNED 0

#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV0_MASK 0x00000002U
#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV0_SHIFT 1
#define EUR_CR_PDS_CACHE_ENABLE_DSC_INV0_SIGNED 0

#define EUR_CR_PDS_CACHE_ENABLE_CSC_INV_MASK 0x00000001U
#define EUR_CR_PDS_CACHE_ENABLE_CSC_INV_SHIFT 0
#define EUR_CR_PDS_CACHE_ENABLE_CSC_INV_SIGNED 0

/* Register EUR_CR_EVENT_PDS_ENABLE */
#define EUR_CR_EVENT_PDS_ENABLE             0x0A58
#define EUR_CR_EVENT_PDS_ENABLE_TIMER_MASK  0x20000000U
#define EUR_CR_EVENT_PDS_ENABLE_TIMER_SHIFT 29
#define EUR_CR_EVENT_PDS_ENABLE_TIMER_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_TA_DPM_FAULT_MASK 0x10000000U
#define EUR_CR_EVENT_PDS_ENABLE_TA_DPM_FAULT_SHIFT 28
#define EUR_CR_EVENT_PDS_ENABLE_TA_DPM_FAULT_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_MADD_CACHE_INVALCOMPLETE_MASK 0x04000000U
#define EUR_CR_EVENT_PDS_ENABLE_MADD_CACHE_INVALCOMPLETE_SHIFT 26
#define EUR_CR_EVENT_PDS_ENABLE_MADD_CACHE_INVALCOMPLETE_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_ZLS_MASK 0x02000000U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_ZLS_SHIFT 25
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_ZLS_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_TA_MEM_FREE_MASK 0x01000000U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_TA_MEM_FREE_SHIFT 24
#define EUR_CR_EVENT_PDS_ENABLE_DPM_TA_MEM_FREE_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_ISP_END_PASS_MASK 0x00800000U
#define EUR_CR_EVENT_PDS_ENABLE_ISP_END_PASS_SHIFT 23
#define EUR_CR_EVENT_PDS_ENABLE_ISP_END_PASS_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_INITEND_MASK 0x00400000U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_INITEND_SHIFT 22
#define EUR_CR_EVENT_PDS_ENABLE_DPM_INITEND_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_ISP2_ZLS_CSW_FINISHED_MASK 0x00200000U
#define EUR_CR_EVENT_PDS_ENABLE_ISP2_ZLS_CSW_FINISHED_SHIFT 21
#define EUR_CR_EVENT_PDS_ENABLE_ISP2_ZLS_CSW_FINISHED_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_OTPM_INV_MASK 0x00100000U
#define EUR_CR_EVENT_PDS_ENABLE_OTPM_INV_SHIFT 20
#define EUR_CR_EVENT_PDS_ENABLE_OTPM_INV_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_OTPM_FLUSHED_MASK 0x00080000U
#define EUR_CR_EVENT_PDS_ENABLE_OTPM_FLUSHED_SHIFT 19
#define EUR_CR_EVENT_PDS_ENABLE_OTPM_FLUSHED_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_PIXELBE_END_RENDER_MASK 0x00040000U
#define EUR_CR_EVENT_PDS_ENABLE_PIXELBE_END_RENDER_SHIFT 18
#define EUR_CR_EVENT_PDS_ENABLE_PIXELBE_END_RENDER_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_ISP_VISIBILITY_FAIL_MASK 0x00010000U
#define EUR_CR_EVENT_PDS_ENABLE_ISP_VISIBILITY_FAIL_SHIFT 16
#define EUR_CR_EVENT_PDS_ENABLE_ISP_VISIBILITY_FAIL_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_BREAKPOINT_MASK 0x00008000U
#define EUR_CR_EVENT_PDS_ENABLE_BREAKPOINT_SHIFT 15
#define EUR_CR_EVENT_PDS_ENABLE_BREAKPOINT_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_TA_FINISHED_MASK 0x00002000U
#define EUR_CR_EVENT_PDS_ENABLE_TA_FINISHED_SHIFT 13
#define EUR_CR_EVENT_PDS_ENABLE_TA_FINISHED_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_TA_TERMINATE_MASK 0x00001000U
#define EUR_CR_EVENT_PDS_ENABLE_TA_TERMINATE_SHIFT 12
#define EUR_CR_EVENT_PDS_ENABLE_TA_TERMINATE_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_TPC_CLEAR_MASK 0x00000800U
#define EUR_CR_EVENT_PDS_ENABLE_TPC_CLEAR_SHIFT 11
#define EUR_CR_EVENT_PDS_ENABLE_TPC_CLEAR_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_TPC_FLUSH_MASK 0x00000400U
#define EUR_CR_EVENT_PDS_ENABLE_TPC_FLUSH_SHIFT 10
#define EUR_CR_EVENT_PDS_ENABLE_TPC_FLUSH_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_CLEAR_MASK 0x00000200U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_CLEAR_SHIFT 9
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_CLEAR_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_LOAD_MASK 0x00000100U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_LOAD_SHIFT 8
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_LOAD_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_STORE_MASK 0x00000080U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_STORE_SHIFT 7
#define EUR_CR_EVENT_PDS_ENABLE_DPM_CONTROL_STORE_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_CLEAR_MASK 0x00000040U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_CLEAR_SHIFT 6
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_CLEAR_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_LOAD_MASK 0x00000020U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_LOAD_SHIFT 5
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_LOAD_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_STORE_MASK 0x00000010U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_STORE_SHIFT 4
#define EUR_CR_EVENT_PDS_ENABLE_DPM_STATE_STORE_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_REACHED_MEM_THRESH_MASK 0x00000008U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_REACHED_MEM_THRESH_SHIFT 3
#define EUR_CR_EVENT_PDS_ENABLE_DPM_REACHED_MEM_THRESH_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_GBL_MASK 0x00000004U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_GBL_SHIFT 2
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_GBL_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_MT_MASK 0x00000002U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_MT_SHIFT 1
#define EUR_CR_EVENT_PDS_ENABLE_DPM_OUT_OF_MEMORY_MT_SIGNED 0

#define EUR_CR_EVENT_PDS_ENABLE_DPM_3D_MEM_FREE_MASK 0x00000001U
#define EUR_CR_EVENT_PDS_ENABLE_DPM_3D_MEM_FREE_SHIFT 0
#define EUR_CR_EVENT_PDS_ENABLE_DPM_3D_MEM_FREE_SIGNED 0

/* Register EUR_CR_EVENT_PIXEL_PDS_EXEC */
#define EUR_CR_EVENT_PIXEL_PDS_EXEC         0x0A5C
#define EUR_CR_EVENT_PIXEL_PDS_EXEC_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_EVENT_PIXEL_PDS_EXEC_ADDR_SHIFT 4
#define EUR_CR_EVENT_PIXEL_PDS_EXEC_ADDR_SIGNED 0

/* Register EUR_CR_EVENT_PIXEL_PDS_DATA */
#define EUR_CR_EVENT_PIXEL_PDS_DATA         0x0A60
#define EUR_CR_EVENT_PIXEL_PDS_DATA_SIZE_MASK 0x0000003FU
#define EUR_CR_EVENT_PIXEL_PDS_DATA_SIZE_SHIFT 0
#define EUR_CR_EVENT_PIXEL_PDS_DATA_SIZE_SIGNED 0

/* Register EUR_CR_EVENT_PIXEL_PDS_INFO */
#define EUR_CR_EVENT_PIXEL_PDS_INFO         0x0A64
#define EUR_CR_EVENT_PIXEL_PDS_INFO_ATTRIBUTE_SIZE_MASK 0x0000003FU
#define EUR_CR_EVENT_PIXEL_PDS_INFO_ATTRIBUTE_SIZE_SHIFT 0
#define EUR_CR_EVENT_PIXEL_PDS_INFO_ATTRIBUTE_SIZE_SIGNED 0

/* Register EUR_CR_EVENT_OTHER_PDS_EXEC */
#define EUR_CR_EVENT_OTHER_PDS_EXEC         0x0A68
#define EUR_CR_EVENT_OTHER_PDS_EXEC_ADDR_MASK 0xFFFFFFF0U
#define EUR_CR_EVENT_OTHER_PDS_EXEC_ADDR_SHIFT 4
#define EUR_CR_EVENT_OTHER_PDS_EXEC_ADDR_SIGNED 0

/* Register EUR_CR_EVENT_OTHER_PDS_DATA */
#define EUR_CR_EVENT_OTHER_PDS_DATA         0x0A6C
#define EUR_CR_EVENT_OTHER_PDS_DATA_SIZE_MASK 0x0000003FU
#define EUR_CR_EVENT_OTHER_PDS_DATA_SIZE_SHIFT 0
#define EUR_CR_EVENT_OTHER_PDS_DATA_SIZE_SIGNED 0

/* Register EUR_CR_EVENT_OTHER_PDS_INFO */
#define EUR_CR_EVENT_OTHER_PDS_INFO         0x0A70
#define EUR_CR_EVENT_OTHER_PDS_INFO_MULTIPLE_MASK 0x00010000U
#define EUR_CR_EVENT_OTHER_PDS_INFO_MULTIPLE_SHIFT 16
#define EUR_CR_EVENT_OTHER_PDS_INFO_MULTIPLE_SIGNED 0

#define EUR_CR_EVENT_OTHER_PDS_INFO_ATTRIBUTE_SIZE_MASK 0x000003FCU
#define EUR_CR_EVENT_OTHER_PDS_INFO_ATTRIBUTE_SIZE_SHIFT 2
#define EUR_CR_EVENT_OTHER_PDS_INFO_ATTRIBUTE_SIZE_SIGNED 0

#define EUR_CR_EVENT_OTHER_PDS_INFO_SD_MASK 0x00000002U
#define EUR_CR_EVENT_OTHER_PDS_INFO_SD_SHIFT 1
#define EUR_CR_EVENT_OTHER_PDS_INFO_SD_SIGNED 0

#define EUR_CR_EVENT_OTHER_PDS_INFO_ROTATE_PIPES_MASK 0x00000001U
#define EUR_CR_EVENT_OTHER_PDS_INFO_ROTATE_PIPES_SHIFT 0
#define EUR_CR_EVENT_OTHER_PDS_INFO_ROTATE_PIPES_SIGNED 0

/* Register EUR_CR_DMS_CTRL */
#define EUR_CR_DMS_CTRL                     0x0A74
#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_PARTITIONS_MASK 0xF8000000U
#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_PARTITIONS_SHIFT 27
#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_PARTITIONS_SIGNED 0

#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_PARTITIONS_MASK 0x07C00000U
#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_PARTITIONS_SHIFT 22
#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_PARTITIONS_SIGNED 0

#define EUR_CR_DMS_CTRL_MAX_NUM_EDM_TASKS_MASK 0x003F0000U
#define EUR_CR_DMS_CTRL_MAX_NUM_EDM_TASKS_SHIFT 16
#define EUR_CR_DMS_CTRL_MAX_NUM_EDM_TASKS_SIGNED 0

#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_TASKS_MASK 0x0000FC00U
#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_TASKS_SHIFT 10
#define EUR_CR_DMS_CTRL_MAX_NUM_VERTEX_TASKS_SIGNED 0

#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_TASKS_MASK 0x000003F0U
#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_TASKS_SHIFT 4
#define EUR_CR_DMS_CTRL_MAX_NUM_PIXEL_TASKS_SIGNED 0

#define EUR_CR_DMS_CTRL_DISABLE_DM_MASK     0x0000000FU
#define EUR_CR_DMS_CTRL_DISABLE_DM_SHIFT    0
#define EUR_CR_DMS_CTRL_DISABLE_DM_SIGNED   0

/* Register EUR_CR_PDS_VCB_PERF_CTRL */
#define EUR_CR_PDS_VCB_PERF_CTRL            0x0A78
#define EUR_CR_PDS_VCB_PERF_CTRL_REDUCE_TA_MEM_MASK 0x0000000FU
#define EUR_CR_PDS_VCB_PERF_CTRL_REDUCE_TA_MEM_SHIFT 0
#define EUR_CR_PDS_VCB_PERF_CTRL_REDUCE_TA_MEM_SIGNED 0

#define EUR_CR_PDS_VCB_PERF_CTRL_REDUCE_TA_MEM_OVERLAP_MASK 0x00000010U
#define EUR_CR_PDS_VCB_PERF_CTRL_REDUCE_TA_MEM_OVERLAP_SHIFT 4
#define EUR_CR_PDS_VCB_PERF_CTRL_REDUCE_TA_MEM_OVERLAP_SIGNED 0

#define EUR_CR_PDS_VCB_PERF_CTRL_LOCK_TILE_MASK 0x00000020U
#define EUR_CR_PDS_VCB_PERF_CTRL_LOCK_TILE_SHIFT 5
#define EUR_CR_PDS_VCB_PERF_CTRL_LOCK_TILE_SIGNED 0

/* Register EUR_CR_USE_G0 */
#define EUR_CR_USE_G0                       0x0A7C
#define EUR_CR_USE_G0_P_MASK                0x000000FFU
#define EUR_CR_USE_G0_P_SHIFT               0
#define EUR_CR_USE_G0_P_SIGNED              0

/* Register EUR_CR_USE_G1 */
#define EUR_CR_USE_G1                       0x0A80
#define EUR_CR_USE_G1_P_MASK                0x000000FFU
#define EUR_CR_USE_G1_P_SHIFT               0
#define EUR_CR_USE_G1_P_SIGNED              0

/* Register EUR_CR_USE_FILTER0_LEFT */
#define EUR_CR_USE_FILTER0_LEFT             0x0A84
#define EUR_CR_USE_FILTER0_LEFT_TAP3_MASK   0x000000FFU
#define EUR_CR_USE_FILTER0_LEFT_TAP3_SHIFT  0
#define EUR_CR_USE_FILTER0_LEFT_TAP3_SIGNED 0

#define EUR_CR_USE_FILTER0_LEFT_TAP2_MASK   0x0000FF00U
#define EUR_CR_USE_FILTER0_LEFT_TAP2_SHIFT  8
#define EUR_CR_USE_FILTER0_LEFT_TAP2_SIGNED 0

#define EUR_CR_USE_FILTER0_LEFT_TAP1_MASK   0x00FF0000U
#define EUR_CR_USE_FILTER0_LEFT_TAP1_SHIFT  16
#define EUR_CR_USE_FILTER0_LEFT_TAP1_SIGNED 0

#define EUR_CR_USE_FILTER0_LEFT_TAP0_MASK   0xFF000000U
#define EUR_CR_USE_FILTER0_LEFT_TAP0_SHIFT  24
#define EUR_CR_USE_FILTER0_LEFT_TAP0_SIGNED 0

/* Register EUR_CR_USE_FILTER0_RIGHT */
#define EUR_CR_USE_FILTER0_RIGHT            0x0A88
#define EUR_CR_USE_FILTER0_RIGHT_TAP7_MASK  0x000000FFU
#define EUR_CR_USE_FILTER0_RIGHT_TAP7_SHIFT 0
#define EUR_CR_USE_FILTER0_RIGHT_TAP7_SIGNED 0

#define EUR_CR_USE_FILTER0_RIGHT_TAP6_MASK  0x0000FF00U
#define EUR_CR_USE_FILTER0_RIGHT_TAP6_SHIFT 8
#define EUR_CR_USE_FILTER0_RIGHT_TAP6_SIGNED 0

#define EUR_CR_USE_FILTER0_RIGHT_TAP5_MASK  0x00FF0000U
#define EUR_CR_USE_FILTER0_RIGHT_TAP5_SHIFT 16
#define EUR_CR_USE_FILTER0_RIGHT_TAP5_SIGNED 0

#define EUR_CR_USE_FILTER0_RIGHT_TAP4_MASK  0xFF000000U
#define EUR_CR_USE_FILTER0_RIGHT_TAP4_SHIFT 24
#define EUR_CR_USE_FILTER0_RIGHT_TAP4_SIGNED 0

/* Register EUR_CR_USE_FILTER0_EXTRA */
#define EUR_CR_USE_FILTER0_EXTRA            0x0A8C
#define EUR_CR_USE_FILTER0_EXTRA_SHR_MASK   0x0000000FU
#define EUR_CR_USE_FILTER0_EXTRA_SHR_SHIFT  0
#define EUR_CR_USE_FILTER0_EXTRA_SHR_SIGNED 0

#define EUR_CR_USE_FILTER0_EXTRA_CONSTANT_MASK 0x000FFFF0U
#define EUR_CR_USE_FILTER0_EXTRA_CONSTANT_SHIFT 4
#define EUR_CR_USE_FILTER0_EXTRA_CONSTANT_SIGNED 0

/* Register EUR_CR_USE_FILTER1_LEFT */
#define EUR_CR_USE_FILTER1_LEFT             0x0A90
#define EUR_CR_USE_FILTER1_LEFT_TAP3_MASK   0x000000FFU
#define EUR_CR_USE_FILTER1_LEFT_TAP3_SHIFT  0
#define EUR_CR_USE_FILTER1_LEFT_TAP3_SIGNED 0

#define EUR_CR_USE_FILTER1_LEFT_TAP2_MASK   0x0000FF00U
#define EUR_CR_USE_FILTER1_LEFT_TAP2_SHIFT  8
#define EUR_CR_USE_FILTER1_LEFT_TAP2_SIGNED 0

#define EUR_CR_USE_FILTER1_LEFT_TAP1_MASK   0x00FF0000U
#define EUR_CR_USE_FILTER1_LEFT_TAP1_SHIFT  16
#define EUR_CR_USE_FILTER1_LEFT_TAP1_SIGNED 0

#define EUR_CR_USE_FILTER1_LEFT_TAP0_MASK   0xFF000000U
#define EUR_CR_USE_FILTER1_LEFT_TAP0_SHIFT  24
#define EUR_CR_USE_FILTER1_LEFT_TAP0_SIGNED 0

/* Register EUR_CR_USE_FILTER1_RIGHT */
#define EUR_CR_USE_FILTER1_RIGHT            0x0A94
#define EUR_CR_USE_FILTER1_RIGHT_TAP7_MASK  0x000000FFU
#define EUR_CR_USE_FILTER1_RIGHT_TAP7_SHIFT 0
#define EUR_CR_USE_FILTER1_RIGHT_TAP7_SIGNED 0

#define EUR_CR_USE_FILTER1_RIGHT_TAP6_MASK  0x0000FF00U
#define EUR_CR_USE_FILTER1_RIGHT_TAP6_SHIFT 8
#define EUR_CR_USE_FILTER1_RIGHT_TAP6_SIGNED 0

#define EUR_CR_USE_FILTER1_RIGHT_TAP5_MASK  0x00FF0000U
#define EUR_CR_USE_FILTER1_RIGHT_TAP5_SHIFT 16
#define EUR_CR_USE_FILTER1_RIGHT_TAP5_SIGNED 0

#define EUR_CR_USE_FILTER1_RIGHT_TAP4_MASK  0xFF000000U
#define EUR_CR_USE_FILTER1_RIGHT_TAP4_SHIFT 24
#define EUR_CR_USE_FILTER1_RIGHT_TAP4_SIGNED 0

/* Register EUR_CR_USE_FILTER1_EXTRA */
#define EUR_CR_USE_FILTER1_EXTRA            0x0A98
#define EUR_CR_USE_FILTER1_EXTRA_SHR_MASK   0x0000000FU
#define EUR_CR_USE_FILTER1_EXTRA_SHR_SHIFT  0
#define EUR_CR_USE_FILTER1_EXTRA_SHR_SIGNED 0

#define EUR_CR_USE_FILTER1_EXTRA_CONSTANT_MASK 0x000FFFF0U
#define EUR_CR_USE_FILTER1_EXTRA_CONSTANT_SHIFT 4
#define EUR_CR_USE_FILTER1_EXTRA_CONSTANT_SIGNED 0

/* Register EUR_CR_USE_FILTER_TABLE */
#define EUR_CR_USE_FILTER_TABLE             0x0A9C
#define EUR_CR_USE_FILTER_TABLE_SEL_MASK    0x00000003U
#define EUR_CR_USE_FILTER_TABLE_SEL_SHIFT   0
#define EUR_CR_USE_FILTER_TABLE_SEL_SIGNED  0

/* Register EUR_CR_USE_ST_RANGE */
#define EUR_CR_USE_ST_RANGE                 0x0AA0
#define EUR_CR_USE_ST_RANGE_VALUE_MASK      0xFFFFFFFFU
#define EUR_CR_USE_ST_RANGE_VALUE_SHIFT     0
#define EUR_CR_USE_ST_RANGE_VALUE_SIGNED    0

/* Register EUR_CR_USE0_DM_SLOT */
#define EUR_CR_USE0_DM_SLOT                 0x0AA4
#define EUR_CR_USE0_DM_SLOT_15_MASK         0xC0000000U
#define EUR_CR_USE0_DM_SLOT_15_SHIFT        30
#define EUR_CR_USE0_DM_SLOT_15_SIGNED       0

#define EUR_CR_USE0_DM_SLOT_14_MASK         0x30000000U
#define EUR_CR_USE0_DM_SLOT_14_SHIFT        28
#define EUR_CR_USE0_DM_SLOT_14_SIGNED       0

#define EUR_CR_USE0_DM_SLOT_13_MASK         0x0C000000U
#define EUR_CR_USE0_DM_SLOT_13_SHIFT        26
#define EUR_CR_USE0_DM_SLOT_13_SIGNED       0

#define EUR_CR_USE0_DM_SLOT_12_MASK         0x03000000U
#define EUR_CR_USE0_DM_SLOT_12_SHIFT        24
#define EUR_CR_USE0_DM_SLOT_12_SIGNED       0

#define EUR_CR_USE0_DM_SLOT_11_MASK         0x00C00000U
#define EUR_CR_USE0_DM_SLOT_11_SHIFT        22
#define EUR_CR_USE0_DM_SLOT_11_SIGNED       0

#define EUR_CR_USE0_DM_SLOT_10_MASK         0x00300000U
#define EUR_CR_USE0_DM_SLOT_10_SHIFT        20
#define EUR_CR_USE0_DM_SLOT_10_SIGNED       0

#define EUR_CR_USE0_DM_SLOT_9_MASK          0x000C0000U
#define EUR_CR_USE0_DM_SLOT_9_SHIFT         18
#define EUR_CR_USE0_DM_SLOT_9_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_8_MASK          0x00030000U
#define EUR_CR_USE0_DM_SLOT_8_SHIFT         16
#define EUR_CR_USE0_DM_SLOT_8_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_7_MASK          0x0000C000U
#define EUR_CR_USE0_DM_SLOT_7_SHIFT         14
#define EUR_CR_USE0_DM_SLOT_7_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_6_MASK          0x00003000U
#define EUR_CR_USE0_DM_SLOT_6_SHIFT         12
#define EUR_CR_USE0_DM_SLOT_6_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_5_MASK          0x00000C00U
#define EUR_CR_USE0_DM_SLOT_5_SHIFT         10
#define EUR_CR_USE0_DM_SLOT_5_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_4_MASK          0x00000300U
#define EUR_CR_USE0_DM_SLOT_4_SHIFT         8
#define EUR_CR_USE0_DM_SLOT_4_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_3_MASK          0x000000C0U
#define EUR_CR_USE0_DM_SLOT_3_SHIFT         6
#define EUR_CR_USE0_DM_SLOT_3_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_2_MASK          0x00000030U
#define EUR_CR_USE0_DM_SLOT_2_SHIFT         4
#define EUR_CR_USE0_DM_SLOT_2_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_1_MASK          0x0000000CU
#define EUR_CR_USE0_DM_SLOT_1_SHIFT         2
#define EUR_CR_USE0_DM_SLOT_1_SIGNED        0

#define EUR_CR_USE0_DM_SLOT_0_MASK          0x00000003U
#define EUR_CR_USE0_DM_SLOT_0_SHIFT         0
#define EUR_CR_USE0_DM_SLOT_0_SIGNED        0

/* Register EUR_CR_USE1_DM_SLOT */
#define EUR_CR_USE1_DM_SLOT                 0x0AA8
#define EUR_CR_USE1_DM_SLOT_15_MASK         0xC0000000U
#define EUR_CR_USE1_DM_SLOT_15_SHIFT        30
#define EUR_CR_USE1_DM_SLOT_15_SIGNED       0

#define EUR_CR_USE1_DM_SLOT_14_MASK         0x30000000U
#define EUR_CR_USE1_DM_SLOT_14_SHIFT        28
#define EUR_CR_USE1_DM_SLOT_14_SIGNED       0

#define EUR_CR_USE1_DM_SLOT_13_MASK         0x0C000000U
#define EUR_CR_USE1_DM_SLOT_13_SHIFT        26
#define EUR_CR_USE1_DM_SLOT_13_SIGNED       0

#define EUR_CR_USE1_DM_SLOT_12_MASK         0x03000000U
#define EUR_CR_USE1_DM_SLOT_12_SHIFT        24
#define EUR_CR_USE1_DM_SLOT_12_SIGNED       0

#define EUR_CR_USE1_DM_SLOT_11_MASK         0x00C00000U
#define EUR_CR_USE1_DM_SLOT_11_SHIFT        22
#define EUR_CR_USE1_DM_SLOT_11_SIGNED       0

#define EUR_CR_USE1_DM_SLOT_10_MASK         0x00300000U
#define EUR_CR_USE1_DM_SLOT_10_SHIFT        20
#define EUR_CR_USE1_DM_SLOT_10_SIGNED       0

#define EUR_CR_USE1_DM_SLOT_9_MASK          0x000C0000U
#define EUR_CR_USE1_DM_SLOT_9_SHIFT         18
#define EUR_CR_USE1_DM_SLOT_9_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_8_MASK          0x00030000U
#define EUR_CR_USE1_DM_SLOT_8_SHIFT         16
#define EUR_CR_USE1_DM_SLOT_8_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_7_MASK          0x0000C000U
#define EUR_CR_USE1_DM_SLOT_7_SHIFT         14
#define EUR_CR_USE1_DM_SLOT_7_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_6_MASK          0x00003000U
#define EUR_CR_USE1_DM_SLOT_6_SHIFT         12
#define EUR_CR_USE1_DM_SLOT_6_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_5_MASK          0x00000C00U
#define EUR_CR_USE1_DM_SLOT_5_SHIFT         10
#define EUR_CR_USE1_DM_SLOT_5_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_4_MASK          0x00000300U
#define EUR_CR_USE1_DM_SLOT_4_SHIFT         8
#define EUR_CR_USE1_DM_SLOT_4_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_3_MASK          0x000000C0U
#define EUR_CR_USE1_DM_SLOT_3_SHIFT         6
#define EUR_CR_USE1_DM_SLOT_3_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_2_MASK          0x00000030U
#define EUR_CR_USE1_DM_SLOT_2_SHIFT         4
#define EUR_CR_USE1_DM_SLOT_2_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_1_MASK          0x0000000CU
#define EUR_CR_USE1_DM_SLOT_1_SHIFT         2
#define EUR_CR_USE1_DM_SLOT_1_SIGNED        0

#define EUR_CR_USE1_DM_SLOT_0_MASK          0x00000003U
#define EUR_CR_USE1_DM_SLOT_0_SHIFT         0
#define EUR_CR_USE1_DM_SLOT_0_SIGNED        0

/* Register EUR_CR_USE_TMPREG */
#define EUR_CR_USE_TMPREG                   0x0AAC
#define EUR_CR_USE_TMPREG_INIT_MASK         0x000000F8U
#define EUR_CR_USE_TMPREG_INIT_SHIFT        3
#define EUR_CR_USE_TMPREG_INIT_SIGNED       0

#define EUR_CR_USE_TMPREG_SIZE_MASK         0x00000007U
#define EUR_CR_USE_TMPREG_SIZE_SHIFT        0
#define EUR_CR_USE_TMPREG_SIZE_SIGNED       0

/* Register EUR_CR_PDS1_DEBUG_PC */
#define EUR_CR_PDS1_DEBUG_PC                0x0AB0
#define EUR_CR_PDS1_DEBUG_PC_VALUE_MASK     0x00FFFFFFU
#define EUR_CR_PDS1_DEBUG_PC_VALUE_SHIFT    0
#define EUR_CR_PDS1_DEBUG_PC_VALUE_SIGNED   0

/* Register EUR_CR_USE_EXEF */
#define EUR_CR_USE_EXEF                     0x0AB4
#define EUR_CR_USE_EXEF_COFF_MASK           0x0003FFFFU
#define EUR_CR_USE_EXEF_COFF_SHIFT          0
#define EUR_CR_USE_EXEF_COFF_SIGNED         0

#define EUR_CR_USE_EXEF_CBASE_MASK          0x003C0000U
#define EUR_CR_USE_EXEF_CBASE_SHIFT         18
#define EUR_CR_USE_EXEF_CBASE_SIGNED        0

/* Register EUR_CR_PDS_EXEC_BASE */
#define EUR_CR_PDS_EXEC_BASE                0x0AB8
#define EUR_CR_PDS_EXEC_BASE_ADDR_MASK      0xFFF00000U
#define EUR_CR_PDS_EXEC_BASE_ADDR_SHIFT     20
#define EUR_CR_PDS_EXEC_BASE_ADDR_SIGNED    0

/* Register EUR_CR_PDS_DMS_CTRL2 */
#define EUR_CR_PDS_DMS_CTRL2                0x0ABC
#define EUR_CR_PDS_DMS_CTRL2_NON_DETERMINISTIC_MASK 0x00000020U
#define EUR_CR_PDS_DMS_CTRL2_NON_DETERMINISTIC_SHIFT 5
#define EUR_CR_PDS_DMS_CTRL2_NON_DETERMINISTIC_SIGNED 0

#define EUR_CR_PDS_DMS_CTRL2_MAX_PARTITIONS_MASK 0x0000001FU
#define EUR_CR_PDS_DMS_CTRL2_MAX_PARTITIONS_SHIFT 0
#define EUR_CR_PDS_DMS_CTRL2_MAX_PARTITIONS_SIGNED 0

/* Register EUR_CR_PDS0_DEBUG_PC */
#define EUR_CR_PDS0_DEBUG_PC                0x0AC0
#define EUR_CR_PDS0_DEBUG_PC_VALUE_MASK     0x00FFFFFFU
#define EUR_CR_PDS0_DEBUG_PC_VALUE_SHIFT    0
#define EUR_CR_PDS0_DEBUG_PC_VALUE_SIGNED   0

/* Register EUR_CR_EVENT_KICKER */
#define EUR_CR_EVENT_KICKER                 0x0AC4
#define EUR_CR_EVENT_KICKER_ADDRESS_MASK    0xFFFFFFF0U
#define EUR_CR_EVENT_KICKER_ADDRESS_SHIFT   4
#define EUR_CR_EVENT_KICKER_ADDRESS_SIGNED  0

/* Register EUR_CR_EVENT_KICK */
#define EUR_CR_EVENT_KICK                   0x0AC8
#define EUR_CR_EVENT_KICK_NOW_MASK          0x00000001U
#define EUR_CR_EVENT_KICK_NOW_SHIFT         0
#define EUR_CR_EVENT_KICK_NOW_SIGNED        0

/* Register EUR_CR_EVENT_TIMER */
#define EUR_CR_EVENT_TIMER                  0x0ACC
#define EUR_CR_EVENT_TIMER_ENABLE_MASK      0x01000000U
#define EUR_CR_EVENT_TIMER_ENABLE_SHIFT     24
#define EUR_CR_EVENT_TIMER_ENABLE_SIGNED    0

#define EUR_CR_EVENT_TIMER_VALUE_MASK       0x00FFFFFFU
#define EUR_CR_EVENT_TIMER_VALUE_SHIFT      0
#define EUR_CR_EVENT_TIMER_VALUE_SIGNED     0

/* Register EUR_CR_PDS_INV0 */
#define EUR_CR_PDS_INV0                     0x0AD0
#define EUR_CR_PDS_INV0_DSC_MASK            0x00000001U
#define EUR_CR_PDS_INV0_DSC_SHIFT           0
#define EUR_CR_PDS_INV0_DSC_SIGNED          0

/* Register EUR_CR_PDS_INV1 */
#define EUR_CR_PDS_INV1                     0x0AD4
#define EUR_CR_PDS_INV1_DSC_MASK            0x00000001U
#define EUR_CR_PDS_INV1_DSC_SHIFT           0
#define EUR_CR_PDS_INV1_DSC_SIGNED          0

/* Register EUR_CR_PDS_INV3 */
#define EUR_CR_PDS_INV3                     0x0AD8
#define EUR_CR_PDS_INV3_DSC_MASK            0x00000001U
#define EUR_CR_PDS_INV3_DSC_SHIFT           0
#define EUR_CR_PDS_INV3_DSC_SIGNED          0

/* Register EUR_CR_PDS_INV_CSC */
#define EUR_CR_PDS_INV_CSC                  0x0AE0
#define EUR_CR_PDS_INV_CSC_KICK_MASK        0x00000001U
#define EUR_CR_PDS_INV_CSC_KICK_SHIFT       0
#define EUR_CR_PDS_INV_CSC_KICK_SIGNED      0

/* Register EUR_CR_EVENT_KICK1 */
#define EUR_CR_EVENT_KICK1                  0x0AE4
#define EUR_CR_EVENT_KICK1_NOW_MASK         0x000000FFU
#define EUR_CR_EVENT_KICK1_NOW_SHIFT        0
#define EUR_CR_EVENT_KICK1_NOW_SIGNED       0

/* Register EUR_CR_EVENT_KICK2 */
#define EUR_CR_EVENT_KICK2                  0x0AE8
#define EUR_CR_EVENT_KICK2_NOW_MASK         0x00000001U
#define EUR_CR_EVENT_KICK2_NOW_SHIFT        0
#define EUR_CR_EVENT_KICK2_NOW_SIGNED       0

/* Register EUR_CR_EVENT_KICK3 */
#define EUR_CR_EVENT_KICK3                  0x0AEC
#define EUR_CR_EVENT_KICK3_NOW_MASK         0x00000001U
#define EUR_CR_EVENT_KICK3_NOW_SHIFT        0
#define EUR_CR_EVENT_KICK3_NOW_SIGNED       0

/* Register EUR_CR_MICRO_DATA_BASE */
#define EUR_CR_MICRO_DATA_BASE              0x0AF0
#define EUR_CR_MICRO_DATA_BASE_ADDRESS_MASK 0xFFFFF000U
#define EUR_CR_MICRO_DATA_BASE_ADDRESS_SHIFT 12
#define EUR_CR_MICRO_DATA_BASE_ADDRESS_SIGNED 0

/* Register EUR_CR_PDS0_PC_BASE */
#define EUR_CR_PDS0_PC_BASE                 0x0B00
#define EUR_CR_PDS0_PC_BASE_ADDRESS_MASK    0x3FFFFFFFU
#define EUR_CR_PDS0_PC_BASE_ADDRESS_SHIFT   0
#define EUR_CR_PDS0_PC_BASE_ADDRESS_SIGNED  0

/* Register EUR_CR_PDS1_PC_BASE */
#define EUR_CR_PDS1_PC_BASE                 0x0B04
#define EUR_CR_PDS1_PC_BASE_ADDRESS_MASK    0x3FFFFFFFU
#define EUR_CR_PDS1_PC_BASE_ADDRESS_SHIFT   0
#define EUR_CR_PDS1_PC_BASE_ADDRESS_SIGNED  0

/* Register EUR_CR_LOOPBACK */
#define EUR_CR_LOOPBACK                     0x0B08
#define EUR_CR_LOOPBACK_STATUS_MASK         0x0000000FU
#define EUR_CR_LOOPBACK_STATUS_SHIFT        0
#define EUR_CR_LOOPBACK_STATUS_SIGNED       0

/* Register EUR_CR_USE0_SERV_PIXEL */
#define EUR_CR_USE0_SERV_PIXEL              0x0B0C
#define EUR_CR_USE0_SERV_PIXEL_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE0_SERV_PIXEL_COUNT_SHIFT  0
#define EUR_CR_USE0_SERV_PIXEL_COUNT_SIGNED 0

#define EUR_CR_USE0_SERV_PIXEL_EMPTY_MASK   0x00010000U
#define EUR_CR_USE0_SERV_PIXEL_EMPTY_SHIFT  16
#define EUR_CR_USE0_SERV_PIXEL_EMPTY_SIGNED 0

/* Register EUR_CR_USE0_SERV_VERTEX */
#define EUR_CR_USE0_SERV_VERTEX             0x0B10
#define EUR_CR_USE0_SERV_VERTEX_COUNT_MASK  0x0000FFFFU
#define EUR_CR_USE0_SERV_VERTEX_COUNT_SHIFT 0
#define EUR_CR_USE0_SERV_VERTEX_COUNT_SIGNED 0

#define EUR_CR_USE0_SERV_VERTEX_EMPTY_MASK  0x00010000U
#define EUR_CR_USE0_SERV_VERTEX_EMPTY_SHIFT 16
#define EUR_CR_USE0_SERV_VERTEX_EMPTY_SIGNED 0

/* Register EUR_CR_USE0_SERV_EVENT */
#define EUR_CR_USE0_SERV_EVENT              0x0B14
#define EUR_CR_USE0_SERV_EVENT_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE0_SERV_EVENT_COUNT_SHIFT  0
#define EUR_CR_USE0_SERV_EVENT_COUNT_SIGNED 0

#define EUR_CR_USE0_SERV_EVENT_EMPTY_MASK   0x00010000U
#define EUR_CR_USE0_SERV_EVENT_EMPTY_SHIFT  16
#define EUR_CR_USE0_SERV_EVENT_EMPTY_SIGNED 0

/* Register EUR_CR_USE1_SERV_PIXEL */
#define EUR_CR_USE1_SERV_PIXEL              0x0B18
#define EUR_CR_USE1_SERV_PIXEL_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE1_SERV_PIXEL_COUNT_SHIFT  0
#define EUR_CR_USE1_SERV_PIXEL_COUNT_SIGNED 0

#define EUR_CR_USE1_SERV_PIXEL_EMPTY_MASK   0x00010000U
#define EUR_CR_USE1_SERV_PIXEL_EMPTY_SHIFT  16
#define EUR_CR_USE1_SERV_PIXEL_EMPTY_SIGNED 0

/* Register EUR_CR_USE1_SERV_VERTEX */
#define EUR_CR_USE1_SERV_VERTEX             0x0B1C
#define EUR_CR_USE1_SERV_VERTEX_COUNT_MASK  0x0000FFFFU
#define EUR_CR_USE1_SERV_VERTEX_COUNT_SHIFT 0
#define EUR_CR_USE1_SERV_VERTEX_COUNT_SIGNED 0

#define EUR_CR_USE1_SERV_VERTEX_EMPTY_MASK  0x00010000U
#define EUR_CR_USE1_SERV_VERTEX_EMPTY_SHIFT 16
#define EUR_CR_USE1_SERV_VERTEX_EMPTY_SIGNED 0

/* Register EUR_CR_USE1_SERV_EVENT */
#define EUR_CR_USE1_SERV_EVENT              0x0B20
#define EUR_CR_USE1_SERV_EVENT_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE1_SERV_EVENT_COUNT_SHIFT  0
#define EUR_CR_USE1_SERV_EVENT_COUNT_SIGNED 0

#define EUR_CR_USE1_SERV_EVENT_EMPTY_MASK   0x00010000U
#define EUR_CR_USE1_SERV_EVENT_EMPTY_SHIFT  16
#define EUR_CR_USE1_SERV_EVENT_EMPTY_SIGNED 0

/* Register EUR_CR_USE_FILTER2_LEFT */
#define EUR_CR_USE_FILTER2_LEFT             0x0B24
#define EUR_CR_USE_FILTER2_LEFT_TAP3_MASK   0x000000FFU
#define EUR_CR_USE_FILTER2_LEFT_TAP3_SHIFT  0
#define EUR_CR_USE_FILTER2_LEFT_TAP3_SIGNED 0

#define EUR_CR_USE_FILTER2_LEFT_TAP0_MASK   0xFF000000U
#define EUR_CR_USE_FILTER2_LEFT_TAP0_SHIFT  24
#define EUR_CR_USE_FILTER2_LEFT_TAP0_SIGNED 0

/* Register EUR_CR_USE_FILTER2_RIGHT */
#define EUR_CR_USE_FILTER2_RIGHT            0x0B28
#define EUR_CR_USE_FILTER2_RIGHT_TAP6_MASK  0x0000FF00U
#define EUR_CR_USE_FILTER2_RIGHT_TAP6_SHIFT 8
#define EUR_CR_USE_FILTER2_RIGHT_TAP6_SIGNED 0

/* Register EUR_CR_USE_FILTER2_EXTRA */
#define EUR_CR_USE_FILTER2_EXTRA            0x0B2C
#define EUR_CR_USE_FILTER2_EXTRA_SHR_MASK   0x0000000FU
#define EUR_CR_USE_FILTER2_EXTRA_SHR_SHIFT  0
#define EUR_CR_USE_FILTER2_EXTRA_SHR_SIGNED 0

#define EUR_CR_USE_FILTER2_EXTRA_CONSTANT_MASK 0x000FFFF0U
#define EUR_CR_USE_FILTER2_EXTRA_CONSTANT_SHIFT 4
#define EUR_CR_USE_FILTER2_EXTRA_CONSTANT_SIGNED 0

/* Register EUR_CR_USE_MOE */
#define EUR_CR_USE_MOE                      0x0B30
#define EUR_CR_USE_MOE_FSFASEL_MASK         0x00000001U
#define EUR_CR_USE_MOE_FSFASEL_SHIFT        0
#define EUR_CR_USE_MOE_FSFASEL_SIGNED       0

#define EUR_CR_USE_MOE_CFASEL_MASK          0x00000100U
#define EUR_CR_USE_MOE_CFASEL_SHIFT         8
#define EUR_CR_USE_MOE_CFASEL_SIGNED        0

/* Register EUR_CR_USE_RESET_VTXCNT */
#define EUR_CR_USE_RESET_VTXCNT             0x0B34
#define EUR_CR_USE_RESET_VTXCNT_ALL_MASK    0x00000001U
#define EUR_CR_USE_RESET_VTXCNT_ALL_SHIFT   0
#define EUR_CR_USE_RESET_VTXCNT_ALL_SIGNED  0

#define EUR_CR_USE_RESET_VTXCNT_PIPESEL_MASK 0x00000006U
#define EUR_CR_USE_RESET_VTXCNT_PIPESEL_SHIFT 1
#define EUR_CR_USE_RESET_VTXCNT_PIPESEL_SIGNED 0

#define EUR_CR_USE_RESET_VTXCNT_PARTNUM_MASK 0x000000F8U
#define EUR_CR_USE_RESET_VTXCNT_PARTNUM_SHIFT 3
#define EUR_CR_USE_RESET_VTXCNT_PARTNUM_SIGNED 0

/* Register EUR_CR_USE_GLOBCOM0 */
#define EUR_CR_USE_GLOBCOM0                 0x0B40
#define EUR_CR_USE_GLOBCOM0_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM0_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM0_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM1 */
#define EUR_CR_USE_GLOBCOM1                 0x0B44
#define EUR_CR_USE_GLOBCOM1_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM1_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM1_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM2 */
#define EUR_CR_USE_GLOBCOM2                 0x0B48
#define EUR_CR_USE_GLOBCOM2_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM2_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM2_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM3 */
#define EUR_CR_USE_GLOBCOM3                 0x0B4C
#define EUR_CR_USE_GLOBCOM3_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM3_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM3_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM4 */
#define EUR_CR_USE_GLOBCOM4                 0x0B50
#define EUR_CR_USE_GLOBCOM4_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM4_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM4_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM5 */
#define EUR_CR_USE_GLOBCOM5                 0x0B54
#define EUR_CR_USE_GLOBCOM5_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM5_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM5_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM6 */
#define EUR_CR_USE_GLOBCOM6                 0x0B58
#define EUR_CR_USE_GLOBCOM6_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM6_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM6_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM7 */
#define EUR_CR_USE_GLOBCOM7                 0x0B5C
#define EUR_CR_USE_GLOBCOM7_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM7_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM7_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM8 */
#define EUR_CR_USE_GLOBCOM8                 0x0B60
#define EUR_CR_USE_GLOBCOM8_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM8_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM8_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM9 */
#define EUR_CR_USE_GLOBCOM9                 0x0B64
#define EUR_CR_USE_GLOBCOM9_COUNT_MASK      0x000000FFU
#define EUR_CR_USE_GLOBCOM9_COUNT_SHIFT     0
#define EUR_CR_USE_GLOBCOM9_COUNT_SIGNED    0

/* Register EUR_CR_USE_GLOBCOM10 */
#define EUR_CR_USE_GLOBCOM10                0x0B68
#define EUR_CR_USE_GLOBCOM10_COUNT_MASK     0x000000FFU
#define EUR_CR_USE_GLOBCOM10_COUNT_SHIFT    0
#define EUR_CR_USE_GLOBCOM10_COUNT_SIGNED   0

/* Register EUR_CR_USE_GLOBCOM11 */
#define EUR_CR_USE_GLOBCOM11                0x0B6C
#define EUR_CR_USE_GLOBCOM11_COUNT_MASK     0x000000FFU
#define EUR_CR_USE_GLOBCOM11_COUNT_SHIFT    0
#define EUR_CR_USE_GLOBCOM11_COUNT_SIGNED   0

/* Register EUR_CR_USE_GLOBCOM12 */
#define EUR_CR_USE_GLOBCOM12                0x0B70
#define EUR_CR_USE_GLOBCOM12_COUNT_MASK     0x000000FFU
#define EUR_CR_USE_GLOBCOM12_COUNT_SHIFT    0
#define EUR_CR_USE_GLOBCOM12_COUNT_SIGNED   0

/* Register EUR_CR_USE_GLOBCOM13 */
#define EUR_CR_USE_GLOBCOM13                0x0B74
#define EUR_CR_USE_GLOBCOM13_COUNT_MASK     0x000000FFU
#define EUR_CR_USE_GLOBCOM13_COUNT_SHIFT    0
#define EUR_CR_USE_GLOBCOM13_COUNT_SIGNED   0

/* Register EUR_CR_USE_GLOBCOM14 */
#define EUR_CR_USE_GLOBCOM14                0x0B78
#define EUR_CR_USE_GLOBCOM14_COUNT_MASK     0xFFFFFFFFU
#define EUR_CR_USE_GLOBCOM14_COUNT_SHIFT    0
#define EUR_CR_USE_GLOBCOM14_COUNT_SIGNED   0

/* Register EUR_CR_USE_GLOBCOM15 */
#define EUR_CR_USE_GLOBCOM15                0x0B7C
#define EUR_CR_USE_GLOBCOM15_COUNT_MASK     0xFFFFFFFFU
#define EUR_CR_USE_GLOBCOM15_COUNT_SHIFT    0
#define EUR_CR_USE_GLOBCOM15_COUNT_SIGNED   0

/* Register EUR_CR_USE2_DM_SLOT */
#define EUR_CR_USE2_DM_SLOT                 0x0B80
#define EUR_CR_USE2_DM_SLOT_15_MASK         0xC0000000U
#define EUR_CR_USE2_DM_SLOT_15_SHIFT        30
#define EUR_CR_USE2_DM_SLOT_15_SIGNED       0

#define EUR_CR_USE2_DM_SLOT_14_MASK         0x30000000U
#define EUR_CR_USE2_DM_SLOT_14_SHIFT        28
#define EUR_CR_USE2_DM_SLOT_14_SIGNED       0

#define EUR_CR_USE2_DM_SLOT_13_MASK         0x0C000000U
#define EUR_CR_USE2_DM_SLOT_13_SHIFT        26
#define EUR_CR_USE2_DM_SLOT_13_SIGNED       0

#define EUR_CR_USE2_DM_SLOT_12_MASK         0x03000000U
#define EUR_CR_USE2_DM_SLOT_12_SHIFT        24
#define EUR_CR_USE2_DM_SLOT_12_SIGNED       0

#define EUR_CR_USE2_DM_SLOT_11_MASK         0x00C00000U
#define EUR_CR_USE2_DM_SLOT_11_SHIFT        22
#define EUR_CR_USE2_DM_SLOT_11_SIGNED       0

#define EUR_CR_USE2_DM_SLOT_10_MASK         0x00300000U
#define EUR_CR_USE2_DM_SLOT_10_SHIFT        20
#define EUR_CR_USE2_DM_SLOT_10_SIGNED       0

#define EUR_CR_USE2_DM_SLOT_9_MASK          0x000C0000U
#define EUR_CR_USE2_DM_SLOT_9_SHIFT         18
#define EUR_CR_USE2_DM_SLOT_9_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_8_MASK          0x00030000U
#define EUR_CR_USE2_DM_SLOT_8_SHIFT         16
#define EUR_CR_USE2_DM_SLOT_8_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_7_MASK          0x0000C000U
#define EUR_CR_USE2_DM_SLOT_7_SHIFT         14
#define EUR_CR_USE2_DM_SLOT_7_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_6_MASK          0x00003000U
#define EUR_CR_USE2_DM_SLOT_6_SHIFT         12
#define EUR_CR_USE2_DM_SLOT_6_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_5_MASK          0x00000C00U
#define EUR_CR_USE2_DM_SLOT_5_SHIFT         10
#define EUR_CR_USE2_DM_SLOT_5_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_4_MASK          0x00000300U
#define EUR_CR_USE2_DM_SLOT_4_SHIFT         8
#define EUR_CR_USE2_DM_SLOT_4_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_3_MASK          0x000000C0U
#define EUR_CR_USE2_DM_SLOT_3_SHIFT         6
#define EUR_CR_USE2_DM_SLOT_3_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_2_MASK          0x00000030U
#define EUR_CR_USE2_DM_SLOT_2_SHIFT         4
#define EUR_CR_USE2_DM_SLOT_2_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_1_MASK          0x0000000CU
#define EUR_CR_USE2_DM_SLOT_1_SHIFT         2
#define EUR_CR_USE2_DM_SLOT_1_SIGNED        0

#define EUR_CR_USE2_DM_SLOT_0_MASK          0x00000003U
#define EUR_CR_USE2_DM_SLOT_0_SHIFT         0
#define EUR_CR_USE2_DM_SLOT_0_SIGNED        0

/* Register EUR_CR_USE3_DM_SLOT */
#define EUR_CR_USE3_DM_SLOT                 0x0B84
#define EUR_CR_USE3_DM_SLOT_15_MASK         0xC0000000U
#define EUR_CR_USE3_DM_SLOT_15_SHIFT        30
#define EUR_CR_USE3_DM_SLOT_15_SIGNED       0

#define EUR_CR_USE3_DM_SLOT_14_MASK         0x30000000U
#define EUR_CR_USE3_DM_SLOT_14_SHIFT        28
#define EUR_CR_USE3_DM_SLOT_14_SIGNED       0

#define EUR_CR_USE3_DM_SLOT_13_MASK         0x0C000000U
#define EUR_CR_USE3_DM_SLOT_13_SHIFT        26
#define EUR_CR_USE3_DM_SLOT_13_SIGNED       0

#define EUR_CR_USE3_DM_SLOT_12_MASK         0x03000000U
#define EUR_CR_USE3_DM_SLOT_12_SHIFT        24
#define EUR_CR_USE3_DM_SLOT_12_SIGNED       0

#define EUR_CR_USE3_DM_SLOT_11_MASK         0x00C00000U
#define EUR_CR_USE3_DM_SLOT_11_SHIFT        22
#define EUR_CR_USE3_DM_SLOT_11_SIGNED       0

#define EUR_CR_USE3_DM_SLOT_10_MASK         0x00300000U
#define EUR_CR_USE3_DM_SLOT_10_SHIFT        20
#define EUR_CR_USE3_DM_SLOT_10_SIGNED       0

#define EUR_CR_USE3_DM_SLOT_9_MASK          0x000C0000U
#define EUR_CR_USE3_DM_SLOT_9_SHIFT         18
#define EUR_CR_USE3_DM_SLOT_9_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_8_MASK          0x00030000U
#define EUR_CR_USE3_DM_SLOT_8_SHIFT         16
#define EUR_CR_USE3_DM_SLOT_8_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_7_MASK          0x0000C000U
#define EUR_CR_USE3_DM_SLOT_7_SHIFT         14
#define EUR_CR_USE3_DM_SLOT_7_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_6_MASK          0x00003000U
#define EUR_CR_USE3_DM_SLOT_6_SHIFT         12
#define EUR_CR_USE3_DM_SLOT_6_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_5_MASK          0x00000C00U
#define EUR_CR_USE3_DM_SLOT_5_SHIFT         10
#define EUR_CR_USE3_DM_SLOT_5_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_4_MASK          0x00000300U
#define EUR_CR_USE3_DM_SLOT_4_SHIFT         8
#define EUR_CR_USE3_DM_SLOT_4_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_3_MASK          0x000000C0U
#define EUR_CR_USE3_DM_SLOT_3_SHIFT         6
#define EUR_CR_USE3_DM_SLOT_3_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_2_MASK          0x00000030U
#define EUR_CR_USE3_DM_SLOT_2_SHIFT         4
#define EUR_CR_USE3_DM_SLOT_2_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_1_MASK          0x0000000CU
#define EUR_CR_USE3_DM_SLOT_1_SHIFT         2
#define EUR_CR_USE3_DM_SLOT_1_SIGNED        0

#define EUR_CR_USE3_DM_SLOT_0_MASK          0x00000003U
#define EUR_CR_USE3_DM_SLOT_0_SHIFT         0
#define EUR_CR_USE3_DM_SLOT_0_SIGNED        0

/* Register EUR_CR_USE2_SERV_PIXEL */
#define EUR_CR_USE2_SERV_PIXEL              0x0B88
#define EUR_CR_USE2_SERV_PIXEL_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE2_SERV_PIXEL_COUNT_SHIFT  0
#define EUR_CR_USE2_SERV_PIXEL_COUNT_SIGNED 0

#define EUR_CR_USE2_SERV_PIXEL_EMPTY_MASK   0x00010000U
#define EUR_CR_USE2_SERV_PIXEL_EMPTY_SHIFT  16
#define EUR_CR_USE2_SERV_PIXEL_EMPTY_SIGNED 0

/* Register EUR_CR_USE2_SERV_VERTEX */
#define EUR_CR_USE2_SERV_VERTEX             0x0B8C
#define EUR_CR_USE2_SERV_VERTEX_COUNT_MASK  0x0000FFFFU
#define EUR_CR_USE2_SERV_VERTEX_COUNT_SHIFT 0
#define EUR_CR_USE2_SERV_VERTEX_COUNT_SIGNED 0

#define EUR_CR_USE2_SERV_VERTEX_EMPTY_MASK  0x00010000U
#define EUR_CR_USE2_SERV_VERTEX_EMPTY_SHIFT 16
#define EUR_CR_USE2_SERV_VERTEX_EMPTY_SIGNED 0

/* Register EUR_CR_USE2_SERV_EVENT */
#define EUR_CR_USE2_SERV_EVENT              0x0B90
#define EUR_CR_USE2_SERV_EVENT_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE2_SERV_EVENT_COUNT_SHIFT  0
#define EUR_CR_USE2_SERV_EVENT_COUNT_SIGNED 0

#define EUR_CR_USE2_SERV_EVENT_EMPTY_MASK   0x00010000U
#define EUR_CR_USE2_SERV_EVENT_EMPTY_SHIFT  16
#define EUR_CR_USE2_SERV_EVENT_EMPTY_SIGNED 0

/* Register EUR_CR_USE3_SERV_PIXEL */
#define EUR_CR_USE3_SERV_PIXEL              0x0B94
#define EUR_CR_USE3_SERV_PIXEL_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE3_SERV_PIXEL_COUNT_SHIFT  0
#define EUR_CR_USE3_SERV_PIXEL_COUNT_SIGNED 0

#define EUR_CR_USE3_SERV_PIXEL_EMPTY_MASK   0x00010000U
#define EUR_CR_USE3_SERV_PIXEL_EMPTY_SHIFT  16
#define EUR_CR_USE3_SERV_PIXEL_EMPTY_SIGNED 0

/* Register EUR_CR_USE3_SERV_VERTEX */
#define EUR_CR_USE3_SERV_VERTEX             0x0B98
#define EUR_CR_USE3_SERV_VERTEX_COUNT_MASK  0x0000FFFFU
#define EUR_CR_USE3_SERV_VERTEX_COUNT_SHIFT 0
#define EUR_CR_USE3_SERV_VERTEX_COUNT_SIGNED 0

#define EUR_CR_USE3_SERV_VERTEX_EMPTY_MASK  0x00010000U
#define EUR_CR_USE3_SERV_VERTEX_EMPTY_SHIFT 16
#define EUR_CR_USE3_SERV_VERTEX_EMPTY_SIGNED 0

/* Register EUR_CR_USE3_SERV_EVENT */
#define EUR_CR_USE3_SERV_EVENT              0x0B9C
#define EUR_CR_USE3_SERV_EVENT_COUNT_MASK   0x0000FFFFU
#define EUR_CR_USE3_SERV_EVENT_COUNT_SHIFT  0
#define EUR_CR_USE3_SERV_EVENT_COUNT_SIGNED 0

#define EUR_CR_USE3_SERV_EVENT_EMPTY_MASK   0x00010000U
#define EUR_CR_USE3_SERV_EVENT_EMPTY_SHIFT  16
#define EUR_CR_USE3_SERV_EVENT_EMPTY_SIGNED 0

/* Register EUR_CR_PDS */
#define EUR_CR_PDS                          0x0BA0
#define EUR_CR_PDS_0_STATUS_RENDER_IN_PROGRESS_MASK 0x00000001U
#define EUR_CR_PDS_0_STATUS_RENDER_IN_PROGRESS_SHIFT 0
#define EUR_CR_PDS_0_STATUS_RENDER_IN_PROGRESS_SIGNED 0

#define EUR_CR_PDS_0_STATUS_CSWITCH_STORE_END_RENDER_MASK 0x00000002U
#define EUR_CR_PDS_0_STATUS_CSWITCH_STORE_END_RENDER_SHIFT 1
#define EUR_CR_PDS_0_STATUS_CSWITCH_STORE_END_RENDER_SIGNED 0

#define EUR_CR_PDS_0_STATUS_RENDER_COMPLETED_MASK 0x00000004U
#define EUR_CR_PDS_0_STATUS_RENDER_COMPLETED_SHIFT 2
#define EUR_CR_PDS_0_STATUS_RENDER_COMPLETED_SIGNED 0

#define EUR_CR_PDS_0_STATUS_CSWITCH_COMPLETED_MASK 0x00000008U
#define EUR_CR_PDS_0_STATUS_CSWITCH_COMPLETED_SHIFT 3
#define EUR_CR_PDS_0_STATUS_CSWITCH_COMPLETED_SIGNED 0

#define EUR_CR_PDS_0_STATUS_PTOFF_STORED_MASK 0x00000010U
#define EUR_CR_PDS_0_STATUS_PTOFF_STORED_SHIFT 4
#define EUR_CR_PDS_0_STATUS_PTOFF_STORED_SIGNED 0

#define EUR_CR_PDS_1_STATUS_RENDER_IN_PROGRESS_MASK 0x00010000U
#define EUR_CR_PDS_1_STATUS_RENDER_IN_PROGRESS_SHIFT 16
#define EUR_CR_PDS_1_STATUS_RENDER_IN_PROGRESS_SIGNED 0

#define EUR_CR_PDS_1_STATUS_CSWITCH_STORE_END_RENDER_MASK 0x00020000U
#define EUR_CR_PDS_1_STATUS_CSWITCH_STORE_END_RENDER_SHIFT 17
#define EUR_CR_PDS_1_STATUS_CSWITCH_STORE_END_RENDER_SIGNED 0

#define EUR_CR_PDS_1_STATUS_RENDER_COMPLETED_MASK 0x00040000U
#define EUR_CR_PDS_1_STATUS_RENDER_COMPLETED_SHIFT 18
#define EUR_CR_PDS_1_STATUS_RENDER_COMPLETED_SIGNED 0

#define EUR_CR_PDS_1_STATUS_CSWITCH_COMPLETED_MASK 0x00080000U
#define EUR_CR_PDS_1_STATUS_CSWITCH_COMPLETED_SHIFT 19
#define EUR_CR_PDS_1_STATUS_CSWITCH_COMPLETED_SIGNED 0

#define EUR_CR_PDS_1_STATUS_PTOFF_STORED_MASK 0x00100000U
#define EUR_CR_PDS_1_STATUS_PTOFF_STORED_SHIFT 20
#define EUR_CR_PDS_1_STATUS_PTOFF_STORED_SIGNED 0

/* Register EUR_CR_PDS0_CONTEXT_STORE */
#define EUR_CR_PDS0_CONTEXT_STORE           0x0BA4
#define EUR_CR_PDS0_CONTEXT_STORE_DISABLE_MASK 0x00000001U
#define EUR_CR_PDS0_CONTEXT_STORE_DISABLE_SHIFT 0
#define EUR_CR_PDS0_CONTEXT_STORE_DISABLE_SIGNED 0

#define EUR_CR_PDS0_CONTEXT_STORE_TILE_ONLY_MASK 0x00000002U
#define EUR_CR_PDS0_CONTEXT_STORE_TILE_ONLY_SHIFT 1
#define EUR_CR_PDS0_CONTEXT_STORE_TILE_ONLY_SIGNED 0

#define EUR_CR_PDS0_CONTEXT_STORE_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_PDS0_CONTEXT_STORE_ADDRESS_SHIFT 4
#define EUR_CR_PDS0_CONTEXT_STORE_ADDRESS_SIGNED 0

/* Register EUR_CR_LOOPBACK_DEBUG_TAG0 */
#define EUR_CR_LOOPBACK_DEBUG_TAG0          0x0BA8
#define EUR_CR_LOOPBACK_DEBUG_TAG0_TASK_NUMBER_MASK 0x7FFFFFFFU
#define EUR_CR_LOOPBACK_DEBUG_TAG0_TASK_NUMBER_SHIFT 0
#define EUR_CR_LOOPBACK_DEBUG_TAG0_TASK_NUMBER_SIGNED 0

/* Register EUR_CR_LOOPBACK_DEBUG_TAG1 */
#define EUR_CR_LOOPBACK_DEBUG_TAG1          0x0BAC
#define EUR_CR_LOOPBACK_DEBUG_TAG1_TASK_NUMBER_MASK 0x7FFFFFFFU
#define EUR_CR_LOOPBACK_DEBUG_TAG1_TASK_NUMBER_SHIFT 0
#define EUR_CR_LOOPBACK_DEBUG_TAG1_TASK_NUMBER_SIGNED 0

/* Register EUR_CR_LOOPBACK_DEBUG_TAG2 */
#define EUR_CR_LOOPBACK_DEBUG_TAG2          0x0BB0
#define EUR_CR_LOOPBACK_DEBUG_TAG2_TASK_NUMBER_MASK 0x7FFFFFFFU
#define EUR_CR_LOOPBACK_DEBUG_TAG2_TASK_NUMBER_SHIFT 0
#define EUR_CR_LOOPBACK_DEBUG_TAG2_TASK_NUMBER_SIGNED 0

/* Register EUR_CR_LOOPBACK_DEBUG_TAG3 */
#define EUR_CR_LOOPBACK_DEBUG_TAG3          0x0BB4
#define EUR_CR_LOOPBACK_DEBUG_TAG3_TASK_NUMBER_MASK 0x7FFFFFFFU
#define EUR_CR_LOOPBACK_DEBUG_TAG3_TASK_NUMBER_SHIFT 0
#define EUR_CR_LOOPBACK_DEBUG_TAG3_TASK_NUMBER_SIGNED 0

/* Register EUR_CR_PDS0_CONTEXT_RESUME */
#define EUR_CR_PDS0_CONTEXT_RESUME          0x0BB8
#define EUR_CR_PDS0_CONTEXT_RESUME_VALID_STREAM_MASK 0x00000001U
#define EUR_CR_PDS0_CONTEXT_RESUME_VALID_STREAM_SHIFT 0
#define EUR_CR_PDS0_CONTEXT_RESUME_VALID_STREAM_SIGNED 0

#define EUR_CR_PDS0_CONTEXT_RESUME_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_PDS0_CONTEXT_RESUME_ADDRESS_SHIFT 4
#define EUR_CR_PDS0_CONTEXT_RESUME_ADDRESS_SIGNED 0

/* Register EUR_CR_PDS1_CONTEXT_RESUME */
#define EUR_CR_PDS1_CONTEXT_RESUME          0x0BBC
#define EUR_CR_PDS1_CONTEXT_RESUME_VALID_STREAM_MASK 0x00000001U
#define EUR_CR_PDS1_CONTEXT_RESUME_VALID_STREAM_SHIFT 0
#define EUR_CR_PDS1_CONTEXT_RESUME_VALID_STREAM_SIGNED 0

#define EUR_CR_PDS1_CONTEXT_RESUME_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_PDS1_CONTEXT_RESUME_ADDRESS_SHIFT 4
#define EUR_CR_PDS1_CONTEXT_RESUME_ADDRESS_SIGNED 0

/* Register EUR_CR_PDS1_CONTEXT_STORE */
#define EUR_CR_PDS1_CONTEXT_STORE           0x0BC0
#define EUR_CR_PDS1_CONTEXT_STORE_ADDRESS_MASK 0xFFFFFFF0U
#define EUR_CR_PDS1_CONTEXT_STORE_ADDRESS_SHIFT 4
#define EUR_CR_PDS1_CONTEXT_STORE_ADDRESS_SIGNED 0

/* Register EUR_CR_BIF_CTRL */
#define EUR_CR_BIF_CTRL                     0x0C00
#define EUR_CR_BIF_CTRL_NOREORDER_MASK      0x00000001U
#define EUR_CR_BIF_CTRL_NOREORDER_SHIFT     0
#define EUR_CR_BIF_CTRL_NOREORDER_SIGNED    0

#define EUR_CR_BIF_CTRL_PAUSE_MASK          0x00000002U
#define EUR_CR_BIF_CTRL_PAUSE_SHIFT         1
#define EUR_CR_BIF_CTRL_PAUSE_SIGNED        0

#define EUR_CR_BIF_CTRL_FLUSH_MASK          0x00000004U
#define EUR_CR_BIF_CTRL_FLUSH_SHIFT         2
#define EUR_CR_BIF_CTRL_FLUSH_SIGNED        0

#define EUR_CR_BIF_CTRL_INVALDC_MASK        0x00000008U
#define EUR_CR_BIF_CTRL_INVALDC_SHIFT       3
#define EUR_CR_BIF_CTRL_INVALDC_SIGNED      0

#define EUR_CR_BIF_CTRL_CLEAR_FAULT_MASK    0x00000010U
#define EUR_CR_BIF_CTRL_CLEAR_FAULT_SHIFT   4
#define EUR_CR_BIF_CTRL_CLEAR_FAULT_SIGNED  0

#define EUR_CR_BIF_CTRL_MMU_BYPASS_CACHE_MASK 0x00000100U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_CACHE_SHIFT 8
#define EUR_CR_BIF_CTRL_MMU_BYPASS_CACHE_SIGNED 0

#define EUR_CR_BIF_CTRL_MMU_BYPASS_VDM_MASK 0x00000200U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_VDM_SHIFT 9
#define EUR_CR_BIF_CTRL_MMU_BYPASS_VDM_SIGNED 0

#define EUR_CR_BIF_CTRL_MMU_BYPASS_TE_MASK  0x00000400U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_TE_SHIFT 10
#define EUR_CR_BIF_CTRL_MMU_BYPASS_TE_SIGNED 0

#define EUR_CR_BIF_CTRL_MMU_BYPASS_PBE_MASK 0x00000800U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_PBE_SHIFT 11
#define EUR_CR_BIF_CTRL_MMU_BYPASS_PBE_SIGNED 0

#define EUR_CR_BIF_CTRL_MMU_BYPASS_TSPP_MASK 0x00001000U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_TSPP_SHIFT 12
#define EUR_CR_BIF_CTRL_MMU_BYPASS_TSPP_SIGNED 0

#define EUR_CR_BIF_CTRL_MMU_BYPASS_ISP_MASK 0x00002000U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_ISP_SHIFT 13
#define EUR_CR_BIF_CTRL_MMU_BYPASS_ISP_SIGNED 0

#define EUR_CR_BIF_CTRL_MMU_BYPASS_USE_MASK 0x00004000U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_USE_SHIFT 14
#define EUR_CR_BIF_CTRL_MMU_BYPASS_USE_SIGNED 0

#define EUR_CR_BIF_CTRL_MMU_BYPASS_HOST_MASK 0x00008000U
#define EUR_CR_BIF_CTRL_MMU_BYPASS_HOST_SHIFT 15
#define EUR_CR_BIF_CTRL_MMU_BYPASS_HOST_SIGNED 0

/* Register EUR_CR_BIF_INT_STAT */
#define EUR_CR_BIF_INT_STAT                 0x0C04
#define EUR_CR_BIF_INT_STAT_FAULT_REQ_MASK  0x0000FFFFU
#define EUR_CR_BIF_INT_STAT_FAULT_REQ_SHIFT 0
#define EUR_CR_BIF_INT_STAT_FAULT_REQ_SIGNED 0

#define EUR_CR_BIF_INT_STAT_FAULT_TYPE_MASK 0x00070000U
#define EUR_CR_BIF_INT_STAT_FAULT_TYPE_SHIFT 16
#define EUR_CR_BIF_INT_STAT_FAULT_TYPE_SIGNED 0

#define EUR_CR_BIF_INT_STAT_FLUSH_COMPLETE_MASK 0x00080000U
#define EUR_CR_BIF_INT_STAT_FLUSH_COMPLETE_SHIFT 19
#define EUR_CR_BIF_INT_STAT_FLUSH_COMPLETE_SIGNED 0

/* Register EUR_CR_BIF_FAULT */
#define EUR_CR_BIF_FAULT                    0x0C08
#define EUR_CR_BIF_FAULT_CID_MASK           0x0000000FU
#define EUR_CR_BIF_FAULT_CID_SHIFT          0
#define EUR_CR_BIF_FAULT_CID_SIGNED         0

#define EUR_CR_BIF_FAULT_SB_MASK            0x000001F0U
#define EUR_CR_BIF_FAULT_SB_SHIFT           4
#define EUR_CR_BIF_FAULT_SB_SIGNED          0

#define EUR_CR_BIF_FAULT_ADDR_MASK          0xFFFFF000U
#define EUR_CR_BIF_FAULT_ADDR_SHIFT         12
#define EUR_CR_BIF_FAULT_ADDR_SIGNED        0

/* Register EUR_CR_BIF_TILE0 */
#define EUR_CR_BIF_TILE0                    0x0C0C
#define EUR_CR_BIF_TILE0_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE0_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE0_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE0_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE0_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE0_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE0_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE0_CFG_SHIFT          24
#define EUR_CR_BIF_TILE0_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE1 */
#define EUR_CR_BIF_TILE1                    0x0C10
#define EUR_CR_BIF_TILE1_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE1_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE1_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE1_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE1_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE1_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE1_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE1_CFG_SHIFT          24
#define EUR_CR_BIF_TILE1_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE2 */
#define EUR_CR_BIF_TILE2                    0x0C14
#define EUR_CR_BIF_TILE2_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE2_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE2_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE2_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE2_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE2_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE2_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE2_CFG_SHIFT          24
#define EUR_CR_BIF_TILE2_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE3 */
#define EUR_CR_BIF_TILE3                    0x0C18
#define EUR_CR_BIF_TILE3_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE3_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE3_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE3_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE3_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE3_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE3_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE3_CFG_SHIFT          24
#define EUR_CR_BIF_TILE3_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE4 */
#define EUR_CR_BIF_TILE4                    0x0C1C
#define EUR_CR_BIF_TILE4_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE4_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE4_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE4_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE4_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE4_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE4_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE4_CFG_SHIFT          24
#define EUR_CR_BIF_TILE4_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE5 */
#define EUR_CR_BIF_TILE5                    0x0C20
#define EUR_CR_BIF_TILE5_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE5_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE5_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE5_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE5_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE5_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE5_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE5_CFG_SHIFT          24
#define EUR_CR_BIF_TILE5_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE6 */
#define EUR_CR_BIF_TILE6                    0x0C24
#define EUR_CR_BIF_TILE6_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE6_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE6_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE6_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE6_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE6_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE6_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE6_CFG_SHIFT          24
#define EUR_CR_BIF_TILE6_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE7 */
#define EUR_CR_BIF_TILE7                    0x0C28
#define EUR_CR_BIF_TILE7_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE7_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE7_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE7_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE7_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE7_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE7_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE7_CFG_SHIFT          24
#define EUR_CR_BIF_TILE7_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE8 */
#define EUR_CR_BIF_TILE8                    0x0C2C
#define EUR_CR_BIF_TILE8_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE8_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE8_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE8_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE8_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE8_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE8_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE8_CFG_SHIFT          24
#define EUR_CR_BIF_TILE8_CFG_SIGNED         0

/* Register EUR_CR_BIF_TILE9 */
#define EUR_CR_BIF_TILE9                    0x0C30
#define EUR_CR_BIF_TILE9_MIN_ADDRESS_MASK   0x00000FFFU
#define EUR_CR_BIF_TILE9_MIN_ADDRESS_SHIFT  0
#define EUR_CR_BIF_TILE9_MIN_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE9_MAX_ADDRESS_MASK   0x00FFF000U
#define EUR_CR_BIF_TILE9_MAX_ADDRESS_SHIFT  12
#define EUR_CR_BIF_TILE9_MAX_ADDRESS_SIGNED 0

#define EUR_CR_BIF_TILE9_CFG_MASK           0x0F000000U
#define EUR_CR_BIF_TILE9_CFG_SHIFT          24
#define EUR_CR_BIF_TILE9_CFG_SIGNED         0

/* Register EUR_CR_BIF_DIR_LIST_BASE1 */
#define EUR_CR_BIF_DIR_LIST_BASE1           0x0C38
#define EUR_CR_BIF_DIR_LIST_BASE1_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE1_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE1_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE2 */
#define EUR_CR_BIF_DIR_LIST_BASE2           0x0C3C
#define EUR_CR_BIF_DIR_LIST_BASE2_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE2_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE2_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE3 */
#define EUR_CR_BIF_DIR_LIST_BASE3           0x0C40
#define EUR_CR_BIF_DIR_LIST_BASE3_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE3_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE3_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE4 */
#define EUR_CR_BIF_DIR_LIST_BASE4           0x0C44
#define EUR_CR_BIF_DIR_LIST_BASE4_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE4_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE4_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE5 */
#define EUR_CR_BIF_DIR_LIST_BASE5           0x0C48
#define EUR_CR_BIF_DIR_LIST_BASE5_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE5_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE5_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE6 */
#define EUR_CR_BIF_DIR_LIST_BASE6           0x0C4C
#define EUR_CR_BIF_DIR_LIST_BASE6_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE6_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE6_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE7 */
#define EUR_CR_BIF_DIR_LIST_BASE7           0x0C50
#define EUR_CR_BIF_DIR_LIST_BASE7_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE7_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE7_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE8 */
#define EUR_CR_BIF_DIR_LIST_BASE8           0x0C54
#define EUR_CR_BIF_DIR_LIST_BASE8_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE8_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE8_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE9 */
#define EUR_CR_BIF_DIR_LIST_BASE9           0x0C58
#define EUR_CR_BIF_DIR_LIST_BASE9_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE9_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE9_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE10 */
#define EUR_CR_BIF_DIR_LIST_BASE10          0x0C5C
#define EUR_CR_BIF_DIR_LIST_BASE10_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE10_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE10_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE11 */
#define EUR_CR_BIF_DIR_LIST_BASE11          0x0C60
#define EUR_CR_BIF_DIR_LIST_BASE11_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE11_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE11_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE12 */
#define EUR_CR_BIF_DIR_LIST_BASE12          0x0C64
#define EUR_CR_BIF_DIR_LIST_BASE12_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE12_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE12_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE13 */
#define EUR_CR_BIF_DIR_LIST_BASE13          0x0C68
#define EUR_CR_BIF_DIR_LIST_BASE13_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE13_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE13_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE14 */
#define EUR_CR_BIF_DIR_LIST_BASE14          0x0C6C
#define EUR_CR_BIF_DIR_LIST_BASE14_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE14_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE14_ADDR_SIGNED 0

/* Register EUR_CR_BIF_DIR_LIST_BASE15 */
#define EUR_CR_BIF_DIR_LIST_BASE15          0x0C70
#define EUR_CR_BIF_DIR_LIST_BASE15_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE15_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE15_ADDR_SIGNED 0

/* Register EUR_CR_BIF_BANK_SET */
#define EUR_CR_BIF_BANK_SET                 0x0C74
#define EUR_CR_BIF_BANK_SET_SELECT_2D_MASK  0x00000001U
#define EUR_CR_BIF_BANK_SET_SELECT_2D_SHIFT 0
#define EUR_CR_BIF_BANK_SET_SELECT_2D_SIGNED 0

#define EUR_CR_BIF_BANK_SET_SELECT_3D_MASK  0x0000000CU
#define EUR_CR_BIF_BANK_SET_SELECT_3D_SHIFT 2
#define EUR_CR_BIF_BANK_SET_SELECT_3D_SIGNED 0

#define EUR_CR_BIF_BANK_SET_SELECT_HOST_MASK 0x00000010U
#define EUR_CR_BIF_BANK_SET_SELECT_HOST_SHIFT 4
#define EUR_CR_BIF_BANK_SET_SELECT_HOST_SIGNED 0

#define EUR_CR_BIF_BANK_SET_SELECT_TA_MASK  0x000000C0U
#define EUR_CR_BIF_BANK_SET_SELECT_TA_SHIFT 6
#define EUR_CR_BIF_BANK_SET_SELECT_TA_SIGNED 0

#define EUR_CR_BIF_BANK_SET_SELECT_EDM_MASK 0x00000100U
#define EUR_CR_BIF_BANK_SET_SELECT_EDM_SHIFT 8
#define EUR_CR_BIF_BANK_SET_SELECT_EDM_SIGNED 0

#define EUR_CR_BIF_BANK_SET_SELECT_DPM_LSS_MASK 0x00000200U
#define EUR_CR_BIF_BANK_SET_SELECT_DPM_LSS_SHIFT 9
#define EUR_CR_BIF_BANK_SET_SELECT_DPM_LSS_SIGNED 0

/* Register EUR_CR_BIF_BANK0 */
#define EUR_CR_BIF_BANK0                    0x0C78
#define EUR_CR_BIF_BANK0_INDEX_EDM_MASK     0x0000000FU
#define EUR_CR_BIF_BANK0_INDEX_EDM_SHIFT    0
#define EUR_CR_BIF_BANK0_INDEX_EDM_SIGNED   0

#define EUR_CR_BIF_BANK0_INDEX_TA_MASK      0x000000F0U
#define EUR_CR_BIF_BANK0_INDEX_TA_SHIFT     4
#define EUR_CR_BIF_BANK0_INDEX_TA_SIGNED    0

#define EUR_CR_BIF_BANK0_INDEX_HOST_MASK    0x00000F00U
#define EUR_CR_BIF_BANK0_INDEX_HOST_SHIFT   8
#define EUR_CR_BIF_BANK0_INDEX_HOST_SIGNED  0

#define EUR_CR_BIF_BANK0_INDEX_3D_MASK      0x0000F000U
#define EUR_CR_BIF_BANK0_INDEX_3D_SHIFT     12
#define EUR_CR_BIF_BANK0_INDEX_3D_SIGNED    0

#define EUR_CR_BIF_BANK0_INDEX_2D_MASK      0x000F0000U
#define EUR_CR_BIF_BANK0_INDEX_2D_SHIFT     16
#define EUR_CR_BIF_BANK0_INDEX_2D_SIGNED    0

/* Register EUR_CR_BIF_BANK1 */
#define EUR_CR_BIF_BANK1                    0x0C7C
#define EUR_CR_BIF_BANK1_INDEX_EDM_MASK     0x0000000FU
#define EUR_CR_BIF_BANK1_INDEX_EDM_SHIFT    0
#define EUR_CR_BIF_BANK1_INDEX_EDM_SIGNED   0

#define EUR_CR_BIF_BANK1_INDEX_TA_MASK      0x000000F0U
#define EUR_CR_BIF_BANK1_INDEX_TA_SHIFT     4
#define EUR_CR_BIF_BANK1_INDEX_TA_SIGNED    0

#define EUR_CR_BIF_BANK1_INDEX_HOST_MASK    0x00000F00U
#define EUR_CR_BIF_BANK1_INDEX_HOST_SHIFT   8
#define EUR_CR_BIF_BANK1_INDEX_HOST_SIGNED  0

#define EUR_CR_BIF_BANK1_INDEX_3D_MASK      0x0000F000U
#define EUR_CR_BIF_BANK1_INDEX_3D_SHIFT     12
#define EUR_CR_BIF_BANK1_INDEX_3D_SIGNED    0

#define EUR_CR_BIF_BANK1_INDEX_2D_MASK      0x000F0000U
#define EUR_CR_BIF_BANK1_INDEX_2D_SHIFT     16
#define EUR_CR_BIF_BANK1_INDEX_2D_SIGNED    0

/* Register EUR_CR_BIF_DIR_LIST_BASE0 */
#define EUR_CR_BIF_DIR_LIST_BASE0           0x0C84
#define EUR_CR_BIF_DIR_LIST_BASE0_ADDR_MASK 0xFFFFFF00U
#define EUR_CR_BIF_DIR_LIST_BASE0_ADDR_SHIFT 8
#define EUR_CR_BIF_DIR_LIST_BASE0_ADDR_SIGNED 0

/* Register EUR_CR_BIF_TA_REQ_BASE */
#define EUR_CR_BIF_TA_REQ_BASE              0x0C90
#define EUR_CR_BIF_TA_REQ_BASE_ADDR_MASK    0xFFF00000U
#define EUR_CR_BIF_TA_REQ_BASE_ADDR_SHIFT   20
#define EUR_CR_BIF_TA_REQ_BASE_ADDR_SIGNED  0

/* Register EUR_CR_BIF_MEM_REQ_STAT */
#define EUR_CR_BIF_MEM_REQ_STAT             0x0CA8
#define EUR_CR_BIF_MEM_REQ_STAT_READS_MASK  0x000007FFU
#define EUR_CR_BIF_MEM_REQ_STAT_READS_SHIFT 0
#define EUR_CR_BIF_MEM_REQ_STAT_READS_SIGNED 0

/* Register EUR_CR_BIF_3D_REQ_BASE */
#define EUR_CR_BIF_3D_REQ_BASE              0x0CAC
#define EUR_CR_BIF_3D_REQ_BASE_ADDR_MASK    0xFFF00000U
#define EUR_CR_BIF_3D_REQ_BASE_ADDR_SHIFT   20
#define EUR_CR_BIF_3D_REQ_BASE_ADDR_SIGNED  0

/* Register EUR_CR_BIF_ZLS_REQ_BASE */
#define EUR_CR_BIF_ZLS_REQ_BASE             0x0CB0
#define EUR_CR_BIF_ZLS_REQ_BASE_ADDR_MASK   0xFFF00000U
#define EUR_CR_BIF_ZLS_REQ_BASE_ADDR_SHIFT  20
#define EUR_CR_BIF_ZLS_REQ_BASE_ADDR_SIGNED 0

/* Register EUR_CR_BIF_BANK_STATUS */
#define EUR_CR_BIF_BANK_STATUS              0x0CB4
#define EUR_CR_BIF_BANK_STATUS_3D_CURRENT_BANK_MASK 0x00000001U
#define EUR_CR_BIF_BANK_STATUS_3D_CURRENT_BANK_SHIFT 0
#define EUR_CR_BIF_BANK_STATUS_3D_CURRENT_BANK_SIGNED 0

#define EUR_CR_BIF_BANK_STATUS_TA_CURRENT_BANK_MASK 0x00000002U
#define EUR_CR_BIF_BANK_STATUS_TA_CURRENT_BANK_SHIFT 1
#define EUR_CR_BIF_BANK_STATUS_TA_CURRENT_BANK_SIGNED 0

/* Register EUR_CR_BIF_SIG0 */
#define EUR_CR_BIF_SIG0                     0x0CC0
#define EUR_CR_BIF_SIG0_WDATA_SIGNATURE_MASK 0xFFFFFFFFU
#define EUR_CR_BIF_SIG0_WDATA_SIGNATURE_SHIFT 0
#define EUR_CR_BIF_SIG0_WDATA_SIGNATURE_SIGNED 0

/* Register EUR_CR_BIF_SIG1 */
#define EUR_CR_BIF_SIG1                     0x0CC4
#define EUR_CR_BIF_SIG1_ADDR_SIGNATURE_MASK 0xFFFFFFFFU
#define EUR_CR_BIF_SIG1_ADDR_SIGNATURE_SHIFT 0
#define EUR_CR_BIF_SIG1_ADDR_SIGNATURE_SIGNED 0

/* Register EUR_CR_BIF_MEM */
#define EUR_CR_BIF_MEM                      0x0CC8
#define EUR_CR_BIF_MEM_COUNTER_MASK         0xFFFFFFFFU
#define EUR_CR_BIF_MEM_COUNTER_SHIFT        0
#define EUR_CR_BIF_MEM_COUNTER_SIGNED       0

/* Register EUR_CR_BIF_36BIT_ADDRESSING */
#define EUR_CR_BIF_36BIT_ADDRESSING         0x0CCC
#define EUR_CR_BIF_36BIT_ADDRESSING_ENABLE_MASK 0x00000001U
#define EUR_CR_BIF_36BIT_ADDRESSING_ENABLE_SHIFT 0
#define EUR_CR_BIF_36BIT_ADDRESSING_ENABLE_SIGNED 0

/* Register EUR_CR_BIF_TILE0_ADDR_EXT */
#define EUR_CR_BIF_TILE0_ADDR_EXT           0x0CD0
#define EUR_CR_BIF_TILE0_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE0_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE0_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE0_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE0_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE0_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE1_ADDR_EXT */
#define EUR_CR_BIF_TILE1_ADDR_EXT           0x0CD4
#define EUR_CR_BIF_TILE1_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE1_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE1_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE1_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE1_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE1_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE2_ADDR_EXT */
#define EUR_CR_BIF_TILE2_ADDR_EXT           0x0CD8
#define EUR_CR_BIF_TILE2_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE2_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE2_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE2_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE2_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE2_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE3_ADDR_EXT */
#define EUR_CR_BIF_TILE3_ADDR_EXT           0x0CDC
#define EUR_CR_BIF_TILE3_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE3_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE3_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE3_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE3_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE3_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE4_ADDR_EXT */
#define EUR_CR_BIF_TILE4_ADDR_EXT           0x0CE0
#define EUR_CR_BIF_TILE4_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE4_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE4_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE4_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE4_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE4_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE5_ADDR_EXT */
#define EUR_CR_BIF_TILE5_ADDR_EXT           0x0CE4
#define EUR_CR_BIF_TILE5_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE5_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE5_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE5_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE5_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE5_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE6_ADDR_EXT */
#define EUR_CR_BIF_TILE6_ADDR_EXT           0x0CE8
#define EUR_CR_BIF_TILE6_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE6_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE6_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE6_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE6_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE6_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE7_ADDR_EXT */
#define EUR_CR_BIF_TILE7_ADDR_EXT           0x0CEC
#define EUR_CR_BIF_TILE7_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE7_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE7_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE7_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE7_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE7_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE8_ADDR_EXT */
#define EUR_CR_BIF_TILE8_ADDR_EXT           0x0CF0
#define EUR_CR_BIF_TILE8_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE8_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE8_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE8_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE8_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE8_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_TILE9_ADDR_EXT */
#define EUR_CR_BIF_TILE9_ADDR_EXT           0x0CF4
#define EUR_CR_BIF_TILE9_ADDR_EXT_MIN_MASK  0x000000FFU
#define EUR_CR_BIF_TILE9_ADDR_EXT_MIN_SHIFT 0
#define EUR_CR_BIF_TILE9_ADDR_EXT_MIN_SIGNED 0

#define EUR_CR_BIF_TILE9_ADDR_EXT_MAX_MASK  0x0000FF00U
#define EUR_CR_BIF_TILE9_ADDR_EXT_MAX_SHIFT 8
#define EUR_CR_BIF_TILE9_ADDR_EXT_MAX_SIGNED 0

/* Register EUR_CR_BIF_CTRL_RDATA */
#define EUR_CR_BIF_CTRL_RDATA               0x0CF8
#define EUR_CR_BIF_CTRL_RDATA_LIMIT_MASK    0x000003FFU
#define EUR_CR_BIF_CTRL_RDATA_LIMIT_SHIFT   0
#define EUR_CR_BIF_CTRL_RDATA_LIMIT_SIGNED  0

/* Register EUR_CR_EMU_CYCLE_COUNT */
#define EUR_CR_EMU_CYCLE_COUNT              0x0E80
#define EUR_CR_EMU_CYCLE_COUNT_RESET_MASK   0x00000001U
#define EUR_CR_EMU_CYCLE_COUNT_RESET_SHIFT  0
#define EUR_CR_EMU_CYCLE_COUNT_RESET_SIGNED 0

/* Register EUR_CR_EMU_TA_PHASE */
#define EUR_CR_EMU_TA_PHASE                 0x0E84
#define EUR_CR_EMU_TA_PHASE_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_TA_PHASE_COUNT_SHIFT     0
#define EUR_CR_EMU_TA_PHASE_COUNT_SIGNED    0

/* Register EUR_CR_EMU_3D_PHASE */
#define EUR_CR_EMU_3D_PHASE                 0x0E88
#define EUR_CR_EMU_3D_PHASE_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_3D_PHASE_COUNT_SHIFT     0
#define EUR_CR_EMU_3D_PHASE_COUNT_SIGNED    0

/* Register EUR_CR_EMU_TA_CYCLE */
#define EUR_CR_EMU_TA_CYCLE                 0x0E8C
#define EUR_CR_EMU_TA_CYCLE_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_TA_CYCLE_COUNT_SHIFT     0
#define EUR_CR_EMU_TA_CYCLE_COUNT_SIGNED    0

/* Register EUR_CR_EMU_3D_CYCLE */
#define EUR_CR_EMU_3D_CYCLE                 0x0E90
#define EUR_CR_EMU_3D_CYCLE_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_3D_CYCLE_COUNT_SHIFT     0
#define EUR_CR_EMU_3D_CYCLE_COUNT_SIGNED    0

/* Register EUR_CR_EMU_INITIAL_TA_CYCLE */
#define EUR_CR_EMU_INITIAL_TA_CYCLE         0x0E94
#define EUR_CR_EMU_INITIAL_TA_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_EMU_INITIAL_TA_CYCLE_COUNT_SHIFT 0
#define EUR_CR_EMU_INITIAL_TA_CYCLE_COUNT_SIGNED 0

/* Register EUR_CR_EMU_FINAL_3D_CYCLE */
#define EUR_CR_EMU_FINAL_3D_CYCLE           0x0E98
#define EUR_CR_EMU_FINAL_3D_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_EMU_FINAL_3D_CYCLE_COUNT_SHIFT 0
#define EUR_CR_EMU_FINAL_3D_CYCLE_COUNT_SIGNED 0

/* Register EUR_CR_EMU_MEM_READ */
#define EUR_CR_EMU_MEM_READ                 0x0EB4
#define EUR_CR_EMU_MEM_READ_COUNT_MASK      0xFFFFFFFFU
#define EUR_CR_EMU_MEM_READ_COUNT_SHIFT     0
#define EUR_CR_EMU_MEM_READ_COUNT_SIGNED    0

/* Register EUR_CR_EMU_TA_OR_3D_CYCLE */
#define EUR_CR_EMU_TA_OR_3D_CYCLE           0x0EB8
#define EUR_CR_EMU_TA_OR_3D_CYCLE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_EMU_TA_OR_3D_CYCLE_COUNT_SHIFT 0
#define EUR_CR_EMU_TA_OR_3D_CYCLE_COUNT_SIGNED 0

/* Register EUR_CR_EMU_MEM_WRITE */
#define EUR_CR_EMU_MEM_WRITE                0x0EBC
#define EUR_CR_EMU_MEM_WRITE_COUNT_MASK     0xFFFFFFFFU
#define EUR_CR_EMU_MEM_WRITE_COUNT_SHIFT    0
#define EUR_CR_EMU_MEM_WRITE_COUNT_SIGNED   0

/* Register EUR_CR_EMU_MEM_BYTE_WRITE */
#define EUR_CR_EMU_MEM_BYTE_WRITE           0x0EC0
#define EUR_CR_EMU_MEM_BYTE_WRITE_COUNT_MASK 0xFFFFFFFFU
#define EUR_CR_EMU_MEM_BYTE_WRITE_COUNT_SHIFT 0
#define EUR_CR_EMU_MEM_BYTE_WRITE_COUNT_SIGNED 0

/* Register EUR_CR_EMU_MEM_STALL */
#define EUR_CR_EMU_MEM_STALL                0x0EC4
#define EUR_CR_EMU_MEM_STALL_COUNT_MASK     0xFFFFFFFFU
#define EUR_CR_EMU_MEM_STALL_COUNT_SHIFT    0
#define EUR_CR_EMU_MEM_STALL_COUNT_SIGNED   0

/* Register EUR_CR_AXI_CACHE */
#define EUR_CR_AXI_CACHE                    0x0F00
#define EUR_CR_AXI_CACHE_WRITE_MASK         0x000000F0U
#define EUR_CR_AXI_CACHE_WRITE_SHIFT        4
#define EUR_CR_AXI_CACHE_WRITE_SIGNED       0

#define EUR_CR_AXI_CACHE_READ_MASK          0x0000000FU
#define EUR_CR_AXI_CACHE_READ_SHIFT         0
#define EUR_CR_AXI_CACHE_READ_SIGNED        0

/* Register EUR_CR_AXI_EXACCESS */
#define EUR_CR_AXI_EXACCESS                 0x0F04
#define EUR_CR_AXI_EXACCESS_ENABLE_MASK     0x00000001U
#define EUR_CR_AXI_EXACCESS_ENABLE_SHIFT    0
#define EUR_CR_AXI_EXACCESS_ENABLE_SIGNED   0


/* Table EUR_CR_USE_CODE_BASE */

/* Register EUR_CR_USE_CODE_BASE */
#define EUR_CR_USE_CODE_BASE(X)     (0x0A0C + (4 * (X)))
#define EUR_CR_USE_CODE_BASE_ADDR_MASK      0x01FFFFFFU
#define EUR_CR_USE_CODE_BASE_ADDR_SHIFT     0
#define EUR_CR_USE_CODE_BASE_ADDR_SIGNED    0

#define EUR_CR_USE_CODE_BASE_DM_MASK        0x06000000U
#define EUR_CR_USE_CODE_BASE_DM_SHIFT       25
#define EUR_CR_USE_CODE_BASE_DM_SIGNED      0

/* Number of entries in table EUR_CR_USE_CODE_BASE */

#define EUR_CR_USE_CODE_BASE_SIZE_UINT32 16
#define EUR_CR_USE_CODE_BASE_NUM_ENTRIES 16

#endif /* _SGX545DEFS_H_ */

/*****************************************************************************
 End of file (sgx545defs.h)
*****************************************************************************/
