@techreport{Harris2010,
	author = {Mark Harris},
	title = {Optimizing Parallel Reduction in CUDA},
	 year = {2010},
	institution={NVIDIA Developer Technology},
}
@ARTICLE{Hokenek90,
author={E. Hokenek and R. K. Montoye and P. W. Cook},
journal={IEEE Journal of Solid-State Circuits},
title={Second-generation RISC floating point with multiply-add fused},
year={1990},
volume={25},
number={5},
pages={1207-1213},
keywords={CMOS integrated circuits;microprocessor chips;pipeline processing;reduced instruction set computing;40 ns;7.4 to 13 MFLOPS;RISC;double-precision accumulate;double-precision result;floating-point chip;higher order counters;logarithmic addition;multiplication;multiply-add-fused unit;partial decode shifters;pipeline latency;reduced instruction set computer;two-cycle pipelined execution;Adders;Circuits;Costs;Delay;Hardware;Pipelines;Reduced instruction set computing;Roundoff errors;Throughput;Very large scale integration},
doi={10.1109/4.62143},
ISSN={0018-9200},
month={Oct},}
@ARTICLE{Amaricai2010,
	author={A. Amaricai and M. Vladutiu and O. Boncalo},
	journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
	title={Design Issues and Implementations for Floating-Point Divide #x2013;Add Fused},
	year={2010},
	volume={57},
	number={4},
	pages={295-299},
	keywords={Newton method;floating point arithmetic;polynomial approximation;FP adder;FP divider;FP multiply-accumulate units;floating-point divide-add fused;interval Newton method;polynomial approximation;Costs;Delay;Digital arithmetic;Digital signal processors;Energy consumption;Floating-point arithmetic;Hardware;Nonlinear equations;Polynomials;Signal processing algorithms;Computer arithmetic;digit-recurrence algorithms;divideâ€“add fused (DAF);floating-point (FP) arithmetic},
	doi={10.1109/TCSII.2010.2043473},
	ISSN={1549-7747},
	month={April},}