# Generated by Yosys 0.8+498 (git sha1 abef145f, gcc 7.4.0-1ubuntu1~18.04 -fPIC -Os)
autoidx 3
attribute \dynports 1
attribute \cells_not_processed 1
attribute \src "attrib03_parameter.v:1"
module \bar

  attribute \bus_width 1
  parameter \WIDTH
  attribute \src "attrib03_parameter.v:14"
  wire width 2 $0\out[1:0]
  attribute \src "attrib03_parameter.v:16"
  wire width 32 $add$attrib03_parameter.v:16$2_Y
  attribute \src "attrib03_parameter.v:9"
  wire input 1 \clk
  attribute \src "attrib03_parameter.v:11"
  wire width 2 input 3 \inp
  attribute \src "attrib03_parameter.v:12"
  wire width 2 output 4 \out
  attribute \src "attrib03_parameter.v:10"
  wire input 2 \rst
  attribute \src "attrib03_parameter.v:16"
  cell $add $add$attrib03_parameter.v:16$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \inp
    connect \B 5
    connect \Y $add$attrib03_parameter.v:16$2_Y
  end
  attribute \src "attrib03_parameter.v:14"
  process $proc$attrib03_parameter.v:14$1
    assign $0\out[1:0] \out
    attribute \src "attrib03_parameter.v:15"
    switch \rst
      case 1'1
        assign $0\out[1:0] 2'00
      case 
        assign $0\out[1:0] $add$attrib03_parameter.v:16$2_Y [1:0]
    end
    sync posedge \clk
      update \out $0\out[1:0]
  end
end
attribute \cells_not_processed 1
attribute \src "attrib03_parameter.v:20"
module \foo
  attribute \src "attrib03_parameter.v:21"
  wire input 1 \clk
  attribute \src "attrib03_parameter.v:23"
  wire width 8 input 3 \inp
  attribute \src "attrib03_parameter.v:24"
  wire width 8 output 4 \out
  attribute \src "attrib03_parameter.v:22"
  wire input 2 \rst
  attribute \module_not_derived 1
  attribute \src "attrib03_parameter.v:26"
  cell \bar \bar_instance
    parameter signed \WIDTH 8
    connect $1 \clk
    connect $2 \rst
    connect $3 \inp
    connect $4 \out
  end
end
