// Seed: 1351876518
module module_0;
  specify
    (id_1 => id_2) = (1  : 1  : !id_1 == id_1, id_2);
    (id_3 => id_4) = 1;
  endspecify
endmodule
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    output supply1 id_4,
    input supply0 module_1,
    output supply0 id_6,
    input wor id_7,
    output wire id_8,
    input tri id_9
);
  wire id_11;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output supply0 id_5
    , id_18,
    input supply1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input wire id_10,
    output tri1 id_11,
    inout wand id_12,
    output uwire id_13,
    output wor id_14,
    input tri0 id_15,
    input tri1 id_16
);
  wire id_19;
  module_0();
endmodule
