// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_3 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_102_p2;
wire   [0:0] comparison_72_fu_108_p2;
wire   [0:0] xor_ln135_fu_156_p2;
wire   [0:0] comparison_66_fu_114_p2;
wire   [0:0] activation_fu_162_p2;
wire   [0:0] xor_ln135_5_fu_174_p2;
wire   [0:0] comparison_67_fu_120_p2;
wire   [0:0] activation_181_fu_180_p2;
wire   [0:0] xor_ln135_6_fu_192_p2;
wire   [0:0] comparison_68_fu_126_p2;
wire   [0:0] activation_182_fu_186_p2;
wire   [0:0] xor_ln135_7_fu_210_p2;
wire   [0:0] comparison_69_fu_132_p2;
wire   [0:0] activation_184_fu_204_p2;
wire   [0:0] xor_ln135_8_fu_228_p2;
wire   [0:0] comparison_70_fu_138_p2;
wire   [0:0] activation_189_fu_222_p2;
wire   [0:0] xor_ln135_9_fu_240_p2;
wire   [0:0] comparison_71_fu_144_p2;
wire   [0:0] and_ln133_fu_252_p2;
wire   [0:0] activation_193_fu_150_p2;
wire   [0:0] or_ln148_fu_264_p2;
wire   [0:0] activation_194_fu_168_p2;
wire   [1:0] zext_ln148_fu_270_p1;
wire   [0:0] or_ln148_7_fu_274_p2;
wire   [0:0] activation_195_fu_198_p2;
wire   [1:0] select_ln148_fu_280_p3;
wire   [1:0] select_ln148_8_fu_294_p3;
wire   [0:0] or_ln148_8_fu_288_p2;
wire   [0:0] activation_196_fu_216_p2;
wire   [2:0] zext_ln148_3_fu_302_p1;
wire   [0:0] or_ln148_9_fu_306_p2;
wire   [0:0] activation_197_fu_234_p2;
wire   [2:0] select_ln148_9_fu_312_p3;
wire   [0:0] or_ln148_10_fu_320_p2;
wire   [0:0] activation_198_fu_246_p2;
wire   [2:0] select_ln148_10_fu_326_p3;
wire   [0:0] or_ln148_11_fu_334_p2;
wire   [0:0] activation_199_fu_258_p2;
wire   [2:0] select_ln148_11_fu_340_p3;
wire   [2:0] select_ln148_12_fu_354_p3;
wire   [0:0] or_ln148_12_fu_348_p2;
wire   [3:0] zext_ln148_4_fu_362_p1;
wire   [3:0] agg_result_fu_374_p10;
wire   [31:0] agg_result_fu_374_p11;

myproject_axi_mux_94_32_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_94_32_1_1_x_U36(
    .din0(32'd34879),
    .din1(32'd28789),
    .din2(32'd20241),
    .din3(32'd28059),
    .din4(32'd4294964877),
    .din5(32'd18414),
    .din6(32'd21443),
    .din7(32'd25233),
    .din8(32'd4294903833),
    .din9(agg_result_fu_374_p10),
    .dout(agg_result_fu_374_p11)
);

assign activation_181_fu_180_p2 = (xor_ln135_5_fu_174_p2 & activation_fu_162_p2);

assign activation_182_fu_186_p2 = (comparison_67_fu_120_p2 & activation_181_fu_180_p2);

assign activation_184_fu_204_p2 = (comparison_68_fu_126_p2 & activation_182_fu_186_p2);

assign activation_189_fu_222_p2 = (comparison_69_fu_132_p2 & activation_184_fu_204_p2);

assign activation_193_fu_150_p2 = (comparison_fu_102_p2 ^ 1'd1);

assign activation_194_fu_168_p2 = (comparison_66_fu_114_p2 & activation_fu_162_p2);

assign activation_195_fu_198_p2 = (xor_ln135_6_fu_192_p2 & activation_181_fu_180_p2);

assign activation_196_fu_216_p2 = (xor_ln135_7_fu_210_p2 & activation_182_fu_186_p2);

assign activation_197_fu_234_p2 = (xor_ln135_8_fu_228_p2 & activation_184_fu_204_p2);

assign activation_198_fu_246_p2 = (xor_ln135_9_fu_240_p2 & activation_189_fu_222_p2);

assign activation_199_fu_258_p2 = (comparison_70_fu_138_p2 & and_ln133_fu_252_p2);

assign activation_fu_162_p2 = (xor_ln135_fu_156_p2 & comparison_fu_102_p2);

assign agg_result_fu_374_p10 = ((or_ln148_12_fu_348_p2[0:0] == 1'b1) ? zext_ln148_4_fu_362_p1 : 4'd8);

assign and_ln133_fu_252_p2 = (comparison_71_fu_144_p2 & activation_189_fu_222_p2);

assign ap_ready = 1'b1;

assign ap_return = agg_result_fu_374_p11;

assign comparison_66_fu_114_p2 = (($signed(p_read4) < $signed(32'd4294903686)) ? 1'b1 : 1'b0);

assign comparison_67_fu_120_p2 = (($signed(p_read4) < $signed(32'd88701)) ? 1'b1 : 1'b0);

assign comparison_68_fu_126_p2 = (($signed(p_read2) < $signed(32'd41273)) ? 1'b1 : 1'b0);

assign comparison_69_fu_132_p2 = (($signed(p_read5) < $signed(32'd94594)) ? 1'b1 : 1'b0);

assign comparison_70_fu_138_p2 = (($signed(p_read3) < $signed(32'd105657)) ? 1'b1 : 1'b0);

assign comparison_71_fu_144_p2 = (($signed(p_read2) < $signed(32'd4294836064)) ? 1'b1 : 1'b0);

assign comparison_72_fu_108_p2 = (($signed(p_read1) < $signed(32'd4294910968)) ? 1'b1 : 1'b0);

assign comparison_fu_102_p2 = (($signed(p_read1) < $signed(32'd61935)) ? 1'b1 : 1'b0);

assign or_ln148_10_fu_320_p2 = (or_ln148_9_fu_306_p2 | activation_197_fu_234_p2);

assign or_ln148_11_fu_334_p2 = (or_ln148_10_fu_320_p2 | activation_198_fu_246_p2);

assign or_ln148_12_fu_348_p2 = (or_ln148_11_fu_334_p2 | activation_199_fu_258_p2);

assign or_ln148_7_fu_274_p2 = (or_ln148_fu_264_p2 | activation_194_fu_168_p2);

assign or_ln148_8_fu_288_p2 = (or_ln148_7_fu_274_p2 | activation_195_fu_198_p2);

assign or_ln148_9_fu_306_p2 = (or_ln148_8_fu_288_p2 | activation_196_fu_216_p2);

assign or_ln148_fu_264_p2 = (comparison_72_fu_108_p2 | activation_193_fu_150_p2);

assign select_ln148_10_fu_326_p3 = ((or_ln148_9_fu_306_p2[0:0] == 1'b1) ? select_ln148_9_fu_312_p3 : 3'd5);

assign select_ln148_11_fu_340_p3 = ((or_ln148_10_fu_320_p2[0:0] == 1'b1) ? select_ln148_10_fu_326_p3 : 3'd6);

assign select_ln148_12_fu_354_p3 = ((or_ln148_11_fu_334_p2[0:0] == 1'b1) ? select_ln148_11_fu_340_p3 : 3'd7);

assign select_ln148_8_fu_294_p3 = ((or_ln148_7_fu_274_p2[0:0] == 1'b1) ? select_ln148_fu_280_p3 : 2'd3);

assign select_ln148_9_fu_312_p3 = ((or_ln148_8_fu_288_p2[0:0] == 1'b1) ? zext_ln148_3_fu_302_p1 : 3'd4);

assign select_ln148_fu_280_p3 = ((or_ln148_fu_264_p2[0:0] == 1'b1) ? zext_ln148_fu_270_p1 : 2'd2);

assign xor_ln135_5_fu_174_p2 = (comparison_66_fu_114_p2 ^ 1'd1);

assign xor_ln135_6_fu_192_p2 = (comparison_67_fu_120_p2 ^ 1'd1);

assign xor_ln135_7_fu_210_p2 = (comparison_68_fu_126_p2 ^ 1'd1);

assign xor_ln135_8_fu_228_p2 = (comparison_69_fu_132_p2 ^ 1'd1);

assign xor_ln135_9_fu_240_p2 = (comparison_70_fu_138_p2 ^ 1'd1);

assign xor_ln135_fu_156_p2 = (comparison_72_fu_108_p2 ^ 1'd1);

assign zext_ln148_3_fu_302_p1 = select_ln148_8_fu_294_p3;

assign zext_ln148_4_fu_362_p1 = select_ln148_12_fu_354_p3;

assign zext_ln148_fu_270_p1 = comparison_fu_102_p2;

endmodule //myproject_axi_decision_function_3
