// Seed: 3637195861
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wand id_3
);
  wire id_5;
  not (id_0, id_3);
  module_2(
      id_3, id_3, id_0, id_0, id_3, id_1, id_0, id_0, id_3, id_0, id_0, id_0
  );
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output tri1 id_2,
    output wire id_3,
    output wand id_4,
    output tri0 id_5,
    output supply0 id_6
);
  wire id_8;
  module_0(
      id_2, id_0, id_0, id_0
  );
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    output wire id_2,
    output tri id_3,
    input wand id_4,
    input tri0 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    output wand id_9,
    output tri0 id_10,
    output tri1 id_11
);
  id_13(
      .id_0(id_7), .id_1(1), .id_2(id_11)
  );
  assign id_6 = {1, 1};
  wire id_14;
endmodule
