m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dirren/IntelHLS/example/test-fpga.prj/verification/tb/sim
vexample
!s110 1680882216
!i10b 1
!s100 HzP?Y_JOMingWF_08`:M73
I1a1b`Xa[m<;9DN51cn8Vo2
VDg1SIo80bB@j0V0VzS_@n1
R0
w1680882140
8../../../components/example/example/sim/example.v
F../../../components/example/example/sim/example.v
L0 6
OE;L;10.7c;67
r1
!s85 0
31
!s108 1680882216.000000
!s107 ../../../components/example/example/sim/example.v|
!s90 +incdir+.|+define+COSIM_LIB|-suppress|14408|../../../components/example/example/sim/example.v|-work|example|
!i113 0
o-suppress 14408 -work example -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -suppress 14408 +incdir+. +define+COSIM_LIB -work example -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
