 
set ::env(PROJECT_NAME) eh2_core
set ::env(DESIGN_TOP) eh2_swerv
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/Core
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EH2/design/Core/eh2_swerv.sv
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) digital_design
