

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'
================================================================
* Date:           Mon Oct 27 21:45:03 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW2_inft  |       73|       73|        11|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     138|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     195|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     195|     224|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln624_fu_198_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln630_1_fu_208_p2      |         +|   0|  0|  19|          12|          12|
    |add_ln630_2_fu_246_p2      |         +|   0|  0|  16|           9|           9|
    |add_ln630_fu_218_p2        |         +|   0|  0|  70|          63|          63|
    |icmp_ln624_fu_192_p2       |      icmp|   0|  0|  15|           7|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 138|         100|          96|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_1    |   9|          2|    7|         14|
    |gmem_w2_blk_n_AR         |   9|          2|    1|          2|
    |gmem_w2_blk_n_R          |   9|          2|    1|          2|
    |i2_fu_84                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |bitcast_ln630_reg_290             |  32|   0|   32|          0|
    |gmem_w2_addr_reg_284              |  64|   0|   64|          0|
    |i2_1_reg_275                      |   7|   0|    7|          0|
    |i2_fu_84                          |   7|   0|    7|          0|
    |i2_1_reg_275                      |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 195|  32|  138|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|                             RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                                                            |   in|    1|  ap_ctrl_hs|                               srcnn_Pipeline_CopyW2_inft|  return value|
|ap_rst                                                            |   in|    1|  ap_ctrl_hs|                               srcnn_Pipeline_CopyW2_inft|  return value|
|ap_start                                                          |   in|    1|  ap_ctrl_hs|                               srcnn_Pipeline_CopyW2_inft|  return value|
|ap_done                                                           |  out|    1|  ap_ctrl_hs|                               srcnn_Pipeline_CopyW2_inft|  return value|
|ap_idle                                                           |  out|    1|  ap_ctrl_hs|                               srcnn_Pipeline_CopyW2_inft|  return value|
|ap_ready                                                          |  out|    1|  ap_ctrl_hs|                               srcnn_Pipeline_CopyW2_inft|  return value|
|m_axi_gmem_w2_AWVALID                                             |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWREADY                                             |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWADDR                                              |  out|   64|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWID                                                |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWLEN                                               |  out|   32|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWSIZE                                              |  out|    3|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWBURST                                             |  out|    2|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWLOCK                                              |  out|    2|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWCACHE                                             |  out|    4|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWPROT                                              |  out|    3|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWQOS                                               |  out|    4|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWREGION                                            |  out|    4|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_AWUSER                                              |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_WVALID                                              |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_WREADY                                              |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_WDATA                                               |  out|   32|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_WSTRB                                               |  out|    4|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_WLAST                                               |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_WID                                                 |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_WUSER                                               |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARVALID                                             |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARREADY                                             |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARADDR                                              |  out|   64|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARID                                                |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARLEN                                               |  out|   32|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARSIZE                                              |  out|    3|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARBURST                                             |  out|    2|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARLOCK                                              |  out|    2|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARCACHE                                             |  out|    4|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARPROT                                              |  out|    3|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARQOS                                               |  out|    4|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARREGION                                            |  out|    4|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_ARUSER                                              |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_RVALID                                              |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_RREADY                                              |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_RDATA                                               |   in|   32|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_RLAST                                               |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_RID                                                 |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_RFIFONUM                                            |   in|    9|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_RUSER                                               |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_RRESP                                               |   in|    2|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_BVALID                                              |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_BREADY                                              |  out|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_BRESP                                               |   in|    2|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_BID                                                 |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|m_axi_gmem_w2_BUSER                                               |   in|    1|       m_axi|                                                  gmem_w2|       pointer|
|zext_ln630_1                                                      |   in|    9|     ap_none|                                             zext_ln630_1|        scalar|
|zext_ln620_1                                                      |   in|   11|     ap_none|                                             zext_ln620_1|        scalar|
|sext_ln620                                                        |   in|   62|     ap_none|                                               sext_ln620|        scalar|
|trunc_ln620_3                                                     |   in|    2|     ap_none|                                            trunc_ln620_3|        scalar|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68_address0  |  out|    9|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67_address0  |  out|    9|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66_address0  |  out|    9|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65_address0  |  out|    9|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65_ce0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65_we0       |  out|    1|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65|         array|
|srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65_d0        |  out|   32|   ap_memory|  srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65|         array|
+------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 14 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln620_3_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln620_3"   --->   Operation 15 'read' 'trunc_ln620_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln620_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln620"   --->   Operation 16 'read' 'sext_ln620_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln620_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln620_1"   --->   Operation 17 'read' 'zext_ln620_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln630_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln630_1"   --->   Operation 18 'read' 'zext_ln630_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln620_cast = sext i62 %sext_ln620_read"   --->   Operation 19 'sext' 'sext_ln620_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln620_1_cast = zext i11 %zext_ln620_1_read"   --->   Operation 20 'zext' 'zext_ln620_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_100, i32 0, i32 0, void @empty_85, i32 0, i32 2048, void @empty_78, void @empty_77, void @empty_85, i32 16, i32 16, i32 16, i32 16, void @empty_85, void @empty_85, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i2_1 = load i7 %i2" [src/srcnn.cpp:624]   --->   Operation 28 'load' 'i2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln624 = icmp_eq  i7 %i2_1, i7 64" [src/srcnn.cpp:624]   --->   Operation 30 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln624 = add i7 %i2_1, i7 1" [src/srcnn.cpp:624]   --->   Operation 31 'add' 'add_ln624' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln624 = br i1 %icmp_ln624, void %for.inc69.split, void %for.inc78.exitStub" [src/srcnn.cpp:624]   --->   Operation 32 'br' 'br_ln624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln624 = zext i7 %i2_1" [src/srcnn.cpp:624]   --->   Operation 33 'zext' 'zext_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%add_ln630_1 = add i12 %zext_ln620_1_cast, i12 %zext_ln624" [src/srcnn.cpp:630]   --->   Operation 34 'add' 'add_ln630_1' <Predicate = (!icmp_ln624)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln630 = zext i12 %add_ln630_1" [src/srcnn.cpp:630]   --->   Operation 35 'zext' 'zext_ln630' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.08ns)   --->   "%add_ln630 = add i63 %zext_ln630, i63 %sext_ln620_cast" [src/srcnn.cpp:630]   --->   Operation 36 'add' 'add_ln630' <Predicate = (!icmp_ln624)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln630 = sext i63 %add_ln630" [src/srcnn.cpp:630]   --->   Operation 37 'sext' 'sext_ln630' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln630" [src/srcnn.cpp:630]   --->   Operation 38 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.73ns)   --->   "%switch_ln630 = switch i2 %trunc_ln620_3_read, void %arrayidx6812.case.3, i2 0, void %arrayidx6812.case.0, i2 1, void %arrayidx6812.case.1, i2 2, void %arrayidx6812.case.2" [src/srcnn.cpp:630]   --->   Operation 39 'switch' 'switch_ln630' <Predicate = (!icmp_ln624)> <Delay = 0.73>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln624 = store i7 %add_ln624, i7 %i2" [src/srcnn.cpp:624]   --->   Operation 40 'store' 'store_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln624 = br void %for.inc69" [src/srcnn.cpp:624]   --->   Operation 41 'br' 'br_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:630]   --->   Operation 42 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:630]   --->   Operation 43 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 44 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:630]   --->   Operation 44 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 45 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:630]   --->   Operation 45 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 46 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:630]   --->   Operation 46 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 47 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:630]   --->   Operation 47 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 48 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:630]   --->   Operation 48 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 49 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_w2_addr, i32 1" [src/srcnn.cpp:630]   --->   Operation 49 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 50 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_w2_addr" [src/srcnn.cpp:630]   --->   Operation 50 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln630 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:630]   --->   Operation 51 'bitcast' 'bitcast_ln630' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln624)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.01>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln630_2 = zext i7 %i2_1" [src/srcnn.cpp:630]   --->   Operation 52 'zext' 'zext_ln630_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln630_2 = add i9 %zext_ln630_1_read, i9 %zext_ln630_2" [src/srcnn.cpp:630]   --->   Operation 53 'add' 'add_ln630_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln630_3 = zext i9 %add_ln630_2" [src/srcnn.cpp:630]   --->   Operation 54 'zext' 'zext_ln630_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68, i64 0, i64 %zext_ln630_3" [src/srcnn.cpp:630]   --->   Operation 55 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67, i64 0, i64 %zext_ln630_3" [src/srcnn.cpp:630]   --->   Operation 56 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66, i64 0, i64 %zext_ln630_3" [src/srcnn.cpp:630]   --->   Operation 57 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65, i64 0, i64 %zext_ln630_3" [src/srcnn.cpp:630]   --->   Operation 58 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln625 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_85" [src/srcnn.cpp:625]   --->   Operation 59 'specpipeline' 'specpipeline_ln625' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln624 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:624]   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln624' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln624 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89" [src/srcnn.cpp:624]   --->   Operation 61 'specloopname' 'specloopname_ln624' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln630 = store i32 %bitcast_ln630, i9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92" [src/srcnn.cpp:630]   --->   Operation 62 'store' 'store_ln630' <Predicate = (trunc_ln620_3_read == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln630 = br void %arrayidx6812.exit" [src/srcnn.cpp:630]   --->   Operation 63 'br' 'br_ln630' <Predicate = (trunc_ln620_3_read == 2)> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln630 = store i32 %bitcast_ln630, i9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91" [src/srcnn.cpp:630]   --->   Operation 64 'store' 'store_ln630' <Predicate = (trunc_ln620_3_read == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln630 = br void %arrayidx6812.exit" [src/srcnn.cpp:630]   --->   Operation 65 'br' 'br_ln630' <Predicate = (trunc_ln620_3_read == 1)> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln630 = store i32 %bitcast_ln630, i9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90" [src/srcnn.cpp:630]   --->   Operation 66 'store' 'store_ln630' <Predicate = (trunc_ln620_3_read == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln630 = br void %arrayidx6812.exit" [src/srcnn.cpp:630]   --->   Operation 67 'br' 'br_ln630' <Predicate = (trunc_ln620_3_read == 0)> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln630 = store i32 %bitcast_ln630, i9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93" [src/srcnn.cpp:630]   --->   Operation 68 'store' 'store_ln630' <Predicate = (trunc_ln620_3_read == 3)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln630 = br void %arrayidx6812.exit" [src/srcnn.cpp:630]   --->   Operation 69 'br' 'br_ln630' <Predicate = (trunc_ln620_3_read == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln630_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln620_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln620]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln620_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                                                      (alloca           ) [ 010000000000]
trunc_ln620_3_read                                      (read             ) [ 011111111111]
sext_ln620_read                                         (read             ) [ 000000000000]
zext_ln620_1_read                                       (read             ) [ 000000000000]
zext_ln630_1_read                                       (read             ) [ 011111111111]
sext_ln620_cast                                         (sext             ) [ 000000000000]
zext_ln620_1_cast                                       (zext             ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                         (specmemcore      ) [ 000000000000]
specinterface_ln0                                       (specinterface    ) [ 000000000000]
store_ln0                                               (store            ) [ 000000000000]
br_ln0                                                  (br               ) [ 000000000000]
i2_1                                                    (load             ) [ 011111111111]
specbitsmap_ln0                                         (specbitsmap      ) [ 000000000000]
icmp_ln624                                              (icmp             ) [ 011111111110]
add_ln624                                               (add              ) [ 000000000000]
br_ln624                                                (br               ) [ 000000000000]
zext_ln624                                              (zext             ) [ 000000000000]
add_ln630_1                                             (add              ) [ 000000000000]
zext_ln630                                              (zext             ) [ 000000000000]
add_ln630                                               (add              ) [ 000000000000]
sext_ln630                                              (sext             ) [ 000000000000]
gmem_w2_addr                                            (getelementptr    ) [ 011111111110]
switch_ln630                                            (switch           ) [ 000000000000]
store_ln624                                             (store            ) [ 000000000000]
br_ln624                                                (br               ) [ 000000000000]
gmem_w2_load_1_req                                      (readreq          ) [ 000000000000]
gmem_w2_addr_read                                       (read             ) [ 000000000000]
bitcast_ln630                                           (bitcast          ) [ 010000000001]
zext_ln630_2                                            (zext             ) [ 000000000000]
add_ln630_2                                             (add              ) [ 000000000000]
zext_ln630_3                                            (zext             ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 (getelementptr    ) [ 000000000000]
specpipeline_ln625                                      (specpipeline     ) [ 000000000000]
speclooptripcount_ln624                                 (speclooptripcount) [ 000000000000]
specloopname_ln624                                      (specloopname     ) [ 000000000000]
store_ln630                                             (store            ) [ 000000000000]
br_ln630                                                (br               ) [ 000000000000]
store_ln630                                             (store            ) [ 000000000000]
br_ln630                                                (br               ) [ 000000000000]
store_ln630                                             (store            ) [ 000000000000]
br_ln630                                                (br               ) [ 000000000000]
store_ln630                                             (store            ) [ 000000000000]
br_ln630                                                (br               ) [ 000000000000]
ret_ln0                                                 (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_w2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln630_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln630_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln620_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln620_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln620">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln620"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln620_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln620_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_100"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_78"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_89"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="i2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln620_3_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="2" slack="0"/>
<pin id="91" dir="1" index="2" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln620_3_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln620_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="62" slack="0"/>
<pin id="96" dir="0" index="1" bw="62" slack="0"/>
<pin id="97" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln620_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln620_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln620_1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln630_1_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln630_1_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_readreq_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w2_load_1_req/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="gmem_w2_addr_read_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="9"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w2_addr_read/10 "/>
</bind>
</comp>

<comp id="124" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln630_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/11 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln630_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/11 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln630_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln630_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="9" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln630/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln620_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="62" slack="0"/>
<pin id="178" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln620_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln620_1_cast_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="11" slack="0"/>
<pin id="182" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln620_1_cast/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="7" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i2_1_load_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln624_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln624/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln624_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln624/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln624_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="7" slack="0"/>
<pin id="206" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln624/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln630_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln630_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln630_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="12" slack="0"/>
<pin id="220" dir="0" index="1" bw="62" slack="0"/>
<pin id="221" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln630_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="63" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln630/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="gmem_w2_addr_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w2_addr/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln624_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln624/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="bitcast_ln630_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln630/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln630_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="10"/>
<pin id="245" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_2/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln630_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="10"/>
<pin id="248" dir="0" index="1" bw="7" slack="0"/>
<pin id="249" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln630_2/11 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln630_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln630_3/11 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="trunc_ln620_3_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="10"/>
<pin id="268" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln620_3_read "/>
</bind>
</comp>

<comp id="270" class="1005" name="zext_ln630_1_read_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="10"/>
<pin id="272" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln630_1_read "/>
</bind>
</comp>

<comp id="275" class="1005" name="i2_1_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="10"/>
<pin id="277" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln624_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="9"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln624 "/>
</bind>
</comp>

<comp id="284" class="1005" name="gmem_w2_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="bitcast_ln630_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln630 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="26" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="68" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="72" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="72" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="72" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="138" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="131" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="124" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="145" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="94" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="100" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="189" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="189" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="180" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="176" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="198" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="119" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="258"><net_src comp="251" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="262"><net_src comp="84" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="269"><net_src comp="88" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="106" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="278"><net_src comp="189" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="283"><net_src comp="192" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="228" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="293"><net_src comp="239" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_w2 | {}
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65 | {11 }
 - Input state : 
	Port: srcnn_Pipeline_CopyW2_inft : gmem_w2 | {2 3 4 5 6 7 8 9 10 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln630_1 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln620_1 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : sext_ln620 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : trunc_ln620_3 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_68 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_67 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_66 | {}
	Port: srcnn_Pipeline_CopyW2_inft : srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_65 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i2_1 : 1
		icmp_ln624 : 2
		add_ln624 : 2
		br_ln624 : 3
		zext_ln624 : 2
		add_ln630_1 : 3
		zext_ln630 : 4
		add_ln630 : 5
		sext_ln630 : 6
		gmem_w2_addr : 7
		store_ln624 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_ln630_2 : 1
		zext_ln630_3 : 2
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_90 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_91 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_92 : 3
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_93 : 3
		store_ln630 : 4
		store_ln630 : 4
		store_ln630 : 4
		store_ln630 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln624_fu_198       |    0    |    14   |
|    add   |       add_ln630_1_fu_208      |    0    |    18   |
|          |        add_ln630_fu_218       |    0    |    69   |
|          |       add_ln630_2_fu_246      |    0    |    16   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln624_fu_192       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          | trunc_ln620_3_read_read_fu_88 |    0    |    0    |
|          |   sext_ln620_read_read_fu_94  |    0    |    0    |
|   read   | zext_ln620_1_read_read_fu_100 |    0    |    0    |
|          | zext_ln630_1_read_read_fu_106 |    0    |    0    |
|          | gmem_w2_addr_read_read_fu_119 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_112      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln620_cast_fu_176    |    0    |    0    |
|          |       sext_ln630_fu_224       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln620_1_cast_fu_180   |    0    |    0    |
|          |       zext_ln624_fu_204       |    0    |    0    |
|   zext   |       zext_ln630_fu_214       |    0    |    0    |
|          |      zext_ln630_2_fu_243      |    0    |    0    |
|          |      zext_ln630_3_fu_251      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   131   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   bitcast_ln630_reg_290  |   32   |
|   gmem_w2_addr_reg_284   |   32   |
|       i2_1_reg_275       |    7   |
|        i2_reg_259        |    7   |
|    icmp_ln624_reg_280    |    1   |
|trunc_ln620_3_read_reg_266|    2   |
| zext_ln630_1_read_reg_270|    9   |
+--------------------------+--------+
|           Total          |   90   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   131  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   90   |    -   |
+-----------+--------+--------+
|   Total   |   90   |   131  |
+-----------+--------+--------+
