<profile>

<section name = "Vivado HLS Report for 'axi2matrix'" level="0">
<item name = "Date">Tue Jan 14 16:43:26 2025
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">AES_HLS</item>
<item name = "Solution">aes</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 2.32, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">7, 7, 7, 7, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 229</column>
<column name="Register">-, -, 120, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="state_data_V_address0">44, 9, 4, 36</column>
<column name="state_data_V_address1">44, 9, 4, 36</column>
<column name="state_data_V_d0">44, 9, 8, 72</column>
<column name="state_data_V_d1">44, 9, 8, 72</column>
<column name="stream_in_key_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="op2_V_read_assign_15_reg_451">8, 0, 8, 0</column>
<column name="op2_V_read_assign_16_reg_456">8, 0, 8, 0</column>
<column name="op2_V_read_assign_17_reg_461">8, 0, 8, 0</column>
<column name="op2_V_read_assign_18_reg_466">8, 0, 8, 0</column>
<column name="op2_V_read_assign_19_reg_471">8, 0, 8, 0</column>
<column name="op2_V_read_assign_20_reg_476">8, 0, 8, 0</column>
<column name="op2_V_read_assign_21_reg_481">8, 0, 8, 0</column>
<column name="op2_V_read_assign_22_reg_486">8, 0, 8, 0</column>
<column name="op2_V_read_assign_23_reg_491">8, 0, 8, 0</column>
<column name="op2_V_read_assign_24_reg_496">8, 0, 8, 0</column>
<column name="op2_V_read_assign_25_reg_501">8, 0, 8, 0</column>
<column name="op2_V_read_assign_26_reg_506">8, 0, 8, 0</column>
<column name="op2_V_read_assign_27_reg_511">8, 0, 8, 0</column>
<column name="tmp_reg_516">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axi2matrix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, axi2matrix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axi2matrix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axi2matrix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axi2matrix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axi2matrix, return value</column>
<column name="stream_in_key_TDATA">in, 128, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_key_TVALID">in, 1, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_key_TREADY">out, 1, axis, stream_in_V_dest_V, pointer</column>
<column name="stream_in_key_TDEST">in, 1, axis, stream_in_V_dest_V, pointer</column>
<column name="stream_in_key_TKEEP">in, 16, axis, stream_in_V_keep_V, pointer</column>
<column name="stream_in_key_TSTRB">in, 16, axis, stream_in_V_strb_V, pointer</column>
<column name="stream_in_key_TUSER">in, 1, axis, stream_in_V_user_V, pointer</column>
<column name="stream_in_key_TLAST">in, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_key_TID">in, 1, axis, stream_in_V_id_V, pointer</column>
<column name="state_data_V_address0">out, 4, ap_memory, state_data_V, array</column>
<column name="state_data_V_ce0">out, 1, ap_memory, state_data_V, array</column>
<column name="state_data_V_we0">out, 1, ap_memory, state_data_V, array</column>
<column name="state_data_V_d0">out, 8, ap_memory, state_data_V, array</column>
<column name="state_data_V_address1">out, 4, ap_memory, state_data_V, array</column>
<column name="state_data_V_ce1">out, 1, ap_memory, state_data_V, array</column>
<column name="state_data_V_we1">out, 1, ap_memory, state_data_V, array</column>
<column name="state_data_V_d1">out, 8, ap_memory, state_data_V, array</column>
</table>
</item>
</section>
</profile>
