Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 20:24:17 2022
| Host         : LAPTOP-2256P69N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    66          
LUTAR-1    Warning           LUT drives async reset alert   4           
TIMING-18  Warning           Missing input or output delay  4           
TIMING-20  Warning           Non-clocked latch              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (159)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (146)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (159)
--------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clock_enable/ce_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: decoder/s_counter_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: s_btnl_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: s_btnu_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (146)
--------------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.720        0.000                      0                   63        0.280        0.000                      0                   63        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.720        0.000                      0                   63        0.280        0.000                      0                   63        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.970     8.993    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.882    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[0]/C
                         clock pessimism              0.296    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429    14.713    clock_enable/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.970     8.993    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.882    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[1]/C
                         clock pessimism              0.296    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429    14.713    clock_enable/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.970     8.993    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.882    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
                         clock pessimism              0.296    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429    14.713    clock_enable/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.828ns (21.700%)  route 2.988ns (78.300%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.970     8.993    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.510    14.882    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[3]/C
                         clock pessimism              0.296    15.178    
                         clock uncertainty           -0.035    15.142    
    SLICE_X0Y28          FDRE (Setup_fdre_C_R)       -0.429    14.713    clock_enable/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.532%)  route 2.847ns (77.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.829     8.853    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.883    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    clock_enable/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.532%)  route 2.847ns (77.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.829     8.853    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.883    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    clock_enable/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.532%)  route 2.847ns (77.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.829     8.853    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.883    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[6]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    clock_enable/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.828ns (22.532%)  route 2.847ns (77.468%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.829     8.853    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.883    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[7]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_R)       -0.429    14.691    clock_enable/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.048%)  route 2.765ns (76.952%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.747     8.770    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  clock_enable/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.889    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  clock_enable/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.429    14.697    clock_enable/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.828ns (23.048%)  route 2.765ns (76.952%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.626     5.178    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     5.634 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.494    clock_enable/s_cnt_local_reg[2]
    SLICE_X1Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.618 r  clock_enable/s_cnt_local[0]_i_7/O
                         net (fo=1, routed)           0.854     7.472    clock_enable/s_cnt_local[0]_i_7_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I1_O)        0.124     7.596 r  clock_enable/s_cnt_local[0]_i_5/O
                         net (fo=2, routed)           0.304     7.900    clock_enable/s_cnt_local[0]_i_5_n_0
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.124     8.024 r  clock_enable/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.747     8.770    clock_enable/s_cnt_local[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  clock_enable/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.517    14.889    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  clock_enable/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X0Y35          FDRE (Setup_fdre_C_R)       -0.429    14.697    clock_enable/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  5.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.505    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  clock_enable/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  clock_enable/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.133     1.779    clock_enable/s_cnt_local_reg[22]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  clock_enable/s_cnt_local_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    clock_enable/s_cnt_local_reg[20]_i_1_n_5
    SLICE_X0Y33          FDRE                                         r  clock_enable/s_cnt_local_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.019    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  clock_enable/s_cnt_local_reg[22]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    clock_enable/s_cnt_local_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.501%)  route 0.133ns (34.499%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.503    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  clock_enable/s_cnt_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_enable/s_cnt_local_reg[14]/Q
                         net (fo=2, routed)           0.133     1.777    clock_enable/s_cnt_local_reg[14]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  clock_enable/s_cnt_local_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    clock_enable/s_cnt_local_reg[12]_i_1_n_5
    SLICE_X0Y31          FDRE                                         r  clock_enable/s_cnt_local_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.017    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  clock_enable/s_cnt_local_reg[14]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    clock_enable/s_cnt_local_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.502    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clock_enable/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  clock_enable/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.133     1.776    clock_enable/s_cnt_local_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  clock_enable/s_cnt_local_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    clock_enable/s_cnt_local_reg[8]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  clock_enable/s_cnt_local_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.016    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  clock_enable/s_cnt_local_reg[10]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    clock_enable/s_cnt_local_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.506    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  clock_enable/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_enable/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           0.133     1.780    clock_enable/s_cnt_local_reg[26]
    SLICE_X0Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  clock_enable/s_cnt_local_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    clock_enable/s_cnt_local_reg[24]_i_1_n_5
    SLICE_X0Y34          FDRE                                         r  clock_enable/s_cnt_local_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.020    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  clock_enable/s_cnt_local_reg[26]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.611    clock_enable/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.587     1.500    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  clock_enable/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.133     1.774    clock_enable/s_cnt_local_reg[2]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  clock_enable/s_cnt_local_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.885    clock_enable/s_cnt_local_reg[0]_i_2_n_5
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.856     2.014    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  clock_enable/s_cnt_local_reg[2]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     1.605    clock_enable/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.501    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  clock_enable/s_cnt_local_reg[6]/Q
                         net (fo=2, routed)           0.134     1.776    clock_enable/s_cnt_local_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  clock_enable/s_cnt_local_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    clock_enable/s_cnt_local_reg[4]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.857     2.015    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  clock_enable/s_cnt_local_reg[6]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     1.606    clock_enable/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.506    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  clock_enable/s_cnt_local_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_enable/s_cnt_local_reg[30]/Q
                         net (fo=2, routed)           0.134     1.781    clock_enable/s_cnt_local_reg[30]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  clock_enable/s_cnt_local_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    clock_enable/s_cnt_local_reg[28]_i_1_n_5
    SLICE_X0Y35          FDRE                                         r  clock_enable/s_cnt_local_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.021    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y35          FDRE                                         r  clock_enable/s_cnt_local_reg[30]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    clock_enable/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.504    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  clock_enable/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clock_enable/s_cnt_local_reg[18]/Q
                         net (fo=2, routed)           0.134     1.779    clock_enable/s_cnt_local_reg[18]
    SLICE_X0Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  clock_enable/s_cnt_local_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    clock_enable/s_cnt_local_reg[16]_i_1_n_5
    SLICE_X0Y32          FDRE                                         r  clock_enable/s_cnt_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.018    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y32          FDRE                                         r  clock_enable/s_cnt_local_reg[18]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.105     1.609    clock_enable/s_cnt_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.505    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  clock_enable/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  clock_enable/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.133     1.779    clock_enable/s_cnt_local_reg[22]
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.923 r  clock_enable/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    clock_enable/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X0Y33          FDRE                                         r  clock_enable/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.019    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  clock_enable/s_cnt_local_reg[23]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.105     1.610    clock_enable/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clock_enable/s_cnt_local_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.227%)  route 0.133ns (31.773%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.503    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  clock_enable/s_cnt_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clock_enable/s_cnt_local_reg[14]/Q
                         net (fo=2, routed)           0.133     1.777    clock_enable/s_cnt_local_reg[14]
    SLICE_X0Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.921 r  clock_enable/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    clock_enable/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X0Y31          FDRE                                         r  clock_enable/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.017    clock_enable/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  clock_enable/s_cnt_local_reg[15]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.105     1.608    clock_enable/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32     s_btnc_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28     s_btnl_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37     s_btnu_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y29     s_rst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33     clock_enable/ce_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     clock_enable/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30     clock_enable/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y30     clock_enable/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y31     clock_enable/s_cnt_local_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     s_btnc_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     s_btnc_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     s_btnl_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     s_btnl_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     s_btnu_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     s_btnu_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     s_rst_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     s_rst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     clock_enable/ce_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     clock_enable/ce_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     s_btnc_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32     s_btnc_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     s_btnl_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28     s_btnl_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     s_btnu_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     s_btnu_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     s_rst_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y29     s_rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     clock_enable/ce_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33     clock_enable/ce_o_reg/C



