git clone --depth 1 --no-tags https://github.com/mohit11511/Design-and-FPGA-Implementation-of-8-bit-Logarithmic-Multiplier-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/258419321
git clone --depth 1 --no-tags https://github.com/surajbidnur/async_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/258165007
git clone --depth 1 --no-tags https://github.com/DACS-BAKKER/lc-3-processor-wspencerhurst.git f:/verilog_sva_gh_scraper/data/full_repos/257945741
git clone --depth 1 --no-tags https://github.com/kokkoroQwQ/diyCPU.git f:/verilog_sva_gh_scraper/data/full_repos/265888935
git clone --depth 1 --no-tags https://github.com/ritamdas2/RISC-V-CPU-.git f:/verilog_sva_gh_scraper/data/full_repos/265975516
git clone --depth 1 --no-tags https://github.com/Kiran760043/Linear-Feedback-Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/264814241
git clone --depth 1 --no-tags https://github.com/nelgau/hicart.git f:/verilog_sva_gh_scraper/data/full_repos/264101286
git clone --depth 1 --no-tags https://github.com/Kiran760043/Excess-3-to-BCD.git f:/verilog_sva_gh_scraper/data/full_repos/263154204
git clone --depth 1 --no-tags https://github.com/hm-ysjiang/CompOrgTeam.git f:/verilog_sva_gh_scraper/data/full_repos/261505625
git clone --depth 1 --no-tags https://github.com/Firefox2100/CPU_Design.git f:/verilog_sva_gh_scraper/data/full_repos/262920893
git clone --depth 1 --no-tags https://github.com/kichunya/AES.git f:/verilog_sva_gh_scraper/data/full_repos/257388108
git clone --depth 1 --no-tags https://github.com/liotahuf/UVM_project.git f:/verilog_sva_gh_scraper/data/full_repos/257620858
git clone --depth 1 --no-tags https://github.com/Tersur/ECE200_MIPS_PIPELINE_FORWARDING.git f:/verilog_sva_gh_scraper/data/full_repos/258026094
git clone --depth 1 --no-tags https://github.com/mgpixel/fpga-tetris.git f:/verilog_sva_gh_scraper/data/full_repos/257126371
git clone --depth 1 --no-tags https://github.com/Kiran760043/Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/258645932
git clone --depth 1 --no-tags https://github.com/BrianYu24/Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/257780984
git clone --depth 1 --no-tags https://github.com/ludaolaonahai/lianghua.git f:/verilog_sva_gh_scraper/data/full_repos/259547942
git clone --depth 1 --no-tags https://github.com/rushmakes/DigitalCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/260990749
git clone --depth 1 --no-tags https://github.com/PanChrzan/RS-232.git f:/verilog_sva_gh_scraper/data/full_repos/261112854
git clone --depth 1 --no-tags https://github.com/Megamemnon/b1CPU.git f:/verilog_sva_gh_scraper/data/full_repos/258920626
git clone --depth 1 --no-tags https://github.com/Megamemnon/bram.git f:/verilog_sva_gh_scraper/data/full_repos/258918753
git clone --depth 1 --no-tags https://github.com/Kiran760043/ROM.git f:/verilog_sva_gh_scraper/data/full_repos/258915105
git clone --depth 1 --no-tags https://github.com/Saikovsky/PUL_74HC595.git f:/verilog_sva_gh_scraper/data/full_repos/259253781
git clone --depth 1 --no-tags https://github.com/prizesilvers2/Verilog_Project.git f:/verilog_sva_gh_scraper/data/full_repos/265154271
git clone --depth 1 --no-tags https://github.com/hejingjing2020/virilog-cpu-architect.git f:/verilog_sva_gh_scraper/data/full_repos/261948281
git clone --depth 1 --no-tags https://github.com/kanungoramakrishna/rv5Design_Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/261967981
git clone --depth 1 --no-tags https://github.com/nj04707/Virtual-Keypad-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/262475647
git clone --depth 1 --no-tags https://github.com/eunnati1/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/260053223
git clone --depth 1 --no-tags https://github.com/jordanpenard/FPGA-LCD.git f:/verilog_sva_gh_scraper/data/full_repos/259959063
git clone --depth 1 --no-tags https://github.com/NightMachinery/TOY_MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/262022476
git clone --depth 1 --no-tags https://github.com/SUGAMZA/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/261621069
git clone --depth 1 --no-tags https://github.com/Hooje/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/261761541
git clone --depth 1 --no-tags https://github.com/anguyen234247/Team18EIS.git f:/verilog_sva_gh_scraper/data/full_repos/261572839
git clone --depth 1 --no-tags https://github.com/Jennifer-Zheng/instruction-queue.git f:/verilog_sva_gh_scraper/data/full_repos/264046997
git clone --depth 1 --no-tags https://github.com/simonace/MDIO.git f:/verilog_sva_gh_scraper/data/full_repos/264058565
git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/FpgaUARTcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/265303213
git clone --depth 1 --no-tags https://github.com/chilin0525/NCTUCS_Computer_Organization_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/262938228
git clone --depth 1 --no-tags https://github.com/ValKmjolnir/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/264389900
git clone --depth 1 --no-tags https://github.com/Amulya-Prabakhar/Calculator-DesignVerification.git f:/verilog_sva_gh_scraper/data/full_repos/264586092
git clone --depth 1 --no-tags https://github.com/markoskal2/mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/265214395
git clone --depth 1 --no-tags https://github.com/NirajKinnal/assgn-2.git f:/verilog_sva_gh_scraper/data/full_repos/259637072
git clone --depth 1 --no-tags https://github.com/Dawei0218/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/261499502
git clone --depth 1 --no-tags https://github.com/Claraform/FPGA-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/263013161
git clone --depth 1 --no-tags https://github.com/goelp14/TronOnFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/264734571
git clone --depth 1 --no-tags https://github.com/isiemaszko/SW11_enhanced_processor.git f:/verilog_sva_gh_scraper/data/full_repos/264947864
git clone --depth 1 --no-tags https://github.com/LinusWangg/Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/265844751
git clone --depth 1 --no-tags https://github.com/Neuromancer2077/CpE142_MIPS_pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/265722707
git clone --depth 1 --no-tags https://github.com/TheSuryaTeja/8-bit-Harvard-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/259972066
git clone --depth 1 --no-tags https://github.com/yuenm2/Risc-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/259989342
git clone --depth 1 --no-tags https://github.com/jorlee99/Speech-Synthesizer-Assembly-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/259802209
git clone --depth 1 --no-tags https://github.com/raphaelbharel/ExVeri.git f:/verilog_sva_gh_scraper/data/full_repos/260129660
git clone --depth 1 --no-tags https://github.com/Kiran760043/Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/261913548
git clone --depth 1 --no-tags https://github.com/SanthoshNagendran/Reconfigurable_System_Principles.git f:/verilog_sva_gh_scraper/data/full_repos/260798393
git clone --depth 1 --no-tags https://github.com/YoonGroupUmich/galvani.git f:/verilog_sva_gh_scraper/data/full_repos/257987536
git clone --depth 1 --no-tags https://github.com/techie97/Perm_Engine.git f:/verilog_sva_gh_scraper/data/full_repos/258949106
git clone --depth 1 --no-tags https://github.com/0xTJ/RiSC-16.git f:/verilog_sva_gh_scraper/data/full_repos/261581019
git clone --depth 1 --no-tags https://github.com/caleb-sb/Prac5_EEE4120F.git f:/verilog_sva_gh_scraper/data/full_repos/258195445
git clone --depth 1 --no-tags https://github.com/jhpark1013/verilog_code.git f:/verilog_sva_gh_scraper/data/full_repos/257577114
git clone --depth 1 --no-tags https://github.com/lzambella/Cache_Sim_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/257364089
git clone --depth 1 --no-tags https://github.com/zlu15/Computer-Architecture-ALU-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/257653983
git clone --depth 1 --no-tags https://github.com/qjiang310/cs552_project.git f:/verilog_sva_gh_scraper/data/full_repos/258391897
git clone --depth 1 --no-tags https://github.com/xinweiliu930/Design-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/264772688
git clone --depth 1 --no-tags https://github.com/Numbero/FPGA_project.git f:/verilog_sva_gh_scraper/data/full_repos/258185266
git clone --depth 1 --no-tags https://github.com/meetpatel425/Axi_Lite_Master.git f:/verilog_sva_gh_scraper/data/full_repos/258178792
git clone --depth 1 --no-tags https://github.com/Kiran760043/Basic-Gates-Using-Mux.git f:/verilog_sva_gh_scraper/data/full_repos/258642518
git clone --depth 1 --no-tags https://github.com/razzzu/csc-273-team-5-psi.git f:/verilog_sva_gh_scraper/data/full_repos/258677602
git clone --depth 1 --no-tags https://github.com/Kiran760043/Universal-Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/258914649
git clone --depth 1 --no-tags https://github.com/hereisjayant/FPGA-Test-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/262607224
git clone --depth 1 --no-tags https://github.com/chxin/Altera-FPGA-CPLD-code.git f:/verilog_sva_gh_scraper/data/full_repos/262465786
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-grupo_8.git f:/verilog_sva_gh_scraper/data/full_repos/262174615
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06.git f:/verilog_sva_gh_scraper/data/full_repos/262166161
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-grupo_5.git f:/verilog_sva_gh_scraper/data/full_repos/262181597
git clone --depth 1 --no-tags https://github.com/dcho6/ECE429.git f:/verilog_sva_gh_scraper/data/full_repos/262224238
git clone --depth 1 --no-tags https://github.com/Elemeants/ComparadorDigital.git f:/verilog_sva_gh_scraper/data/full_repos/261587769
git clone --depth 1 --no-tags https://github.com/eduardoadf1406/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/259785436
git clone --depth 1 --no-tags https://github.com/Kashyappatel14/16bit_MIPS_in_verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/258960477
git clone --depth 1 --no-tags https://github.com/GKCB/FPGAstudy.git f:/verilog_sva_gh_scraper/data/full_repos/260416605
git clone --depth 1 --no-tags https://github.com/dlinkoln/systemVerilogSandBox.git f:/verilog_sva_gh_scraper/data/full_repos/261167339
git clone --depth 1 --no-tags https://github.com/JurairBhat/tomasulo.git f:/verilog_sva_gh_scraper/data/full_repos/261116683
git clone --depth 1 --no-tags https://github.com/Brandon-Valley/mp5_amazon_database.git f:/verilog_sva_gh_scraper/data/full_repos/260794757
git clone --depth 1 --no-tags https://github.com/nabeelamod/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/261035749
git clone --depth 1 --no-tags https://github.com/ChongyuZhang/multiplier_64.git f:/verilog_sva_gh_scraper/data/full_repos/261049010
git clone --depth 1 --no-tags https://github.com/rpshredow/XORFloat32-thesis.git f:/verilog_sva_gh_scraper/data/full_repos/260841628
git clone --depth 1 --no-tags https://github.com/tabahara/tinyfpga_bx_template.git f:/verilog_sva_gh_scraper/data/full_repos/260623976
git clone --depth 1 --no-tags https://github.com/ChesterDu/course_project.git f:/verilog_sva_gh_scraper/data/full_repos/264857681
git clone --depth 1 --no-tags https://github.com/Shirley924/Simple_Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/265061075
git clone --depth 1 --no-tags https://github.com/s-imoni/ee316.git f:/verilog_sva_gh_scraper/data/full_repos/265075760
git clone --depth 1 --no-tags https://github.com/BarrryYoung/UART.git f:/verilog_sva_gh_scraper/data/full_repos/265135934
git clone --depth 1 --no-tags https://github.com/Kiran760043/Serial-IN-Parallel-Out.git f:/verilog_sva_gh_scraper/data/full_repos/265106319
git clone --depth 1 --no-tags https://github.com/MichaelNoyce/YODA_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/265653751
git clone --depth 1 --no-tags https://github.com/prajwalrajup/Farrari-Stefanelli-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/265582177
git clone --depth 1 --no-tags https://github.com/sherwin-dc/elec40006-CPUproject.git f:/verilog_sva_gh_scraper/data/full_repos/265557631
git clone --depth 1 --no-tags https://github.com/lab85-ru/xilinx_ddr3_mem_test.git f:/verilog_sva_gh_scraper/data/full_repos/264512747
git clone --depth 1 --no-tags https://github.com/rohansharmaa/registers-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/264476181
git clone --depth 1 --no-tags https://github.com/samarth2317/Fifo-Design-with-Scan.git f:/verilog_sva_gh_scraper/data/full_repos/264558938
git clone --depth 1 --no-tags https://github.com/DarshanaUOP/MIPS-ALU-DESSIGN.git f:/verilog_sva_gh_scraper/data/full_repos/264689571
git clone --depth 1 --no-tags https://github.com/abdurrafaykhan/Hot-Wheels-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/265761872
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_Vector_Inner_Product.git f:/verilog_sva_gh_scraper/data/full_repos/265819848
git clone --depth 1 --no-tags https://github.com/PenguinCuttlefish/PSA.git f:/verilog_sva_gh_scraper/data/full_repos/265844337
git clone --depth 1 --no-tags https://github.com/doctormin/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/265880641
