#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 26 11:02:39 2021
# Process ID: 23548
# Current directory: C:/Users/rrine/VivadoProjects/labs5-8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10332 C:\Users\rrine\VivadoProjects\labs5-8\labs5-8.xpr
# Log file: C:/Users/rrine/VivadoProjects/labs5-8/vivado.log
# Journal file: C:/Users/rrine/VivadoProjects/labs5-8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/RegisterFile.v w ]
add_files C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/RegisterFile.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/RegisterFile_tb.v w ]
add_files -fileset sim_1 C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/RegisterFile_tb.v
update_compile_order -fileset sim_1
close [ open C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/SignExtension.v w ]
add_files C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/SignExtension.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/SignExtension_tb.v w ]
add_files -fileset sim_1 C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/SignExtension_tb.v
update_compile_order -fileset sim_1
set_property top SignExtension_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SignExtension_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SignExtension_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sources_1/new/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.srcs/sim_1/new/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
"xelab -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SignExtension_tb_behav xil_defaultlib.SignExtension_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a53a9eaacc4944029d9715047f1e6ea0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SignExtension_tb_behav xil_defaultlib.SignExtension_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.SignExtension_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SignExtension_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim/xsim.dir/SignExtension_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim/xsim.dir/SignExtension_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep 26 12:08:16 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 26 12:08:16 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/rrine/VivadoProjects/labs5-8/labs5-8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SignExtension_tb_behav -key {Behavioral:sim_1:Functional:SignExtension_tb} -tclbatch {SignExtension_tb.tcl} -view {C:/Users/rrine/VivadoProjects/labs5-8/DataMemory_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/rrine/VivadoProjects/labs5-8/DataMemory_tb_behav.wcfg
WARNING: Simulation object /DataMemory_tb/Address was not found in the design.
WARNING: Simulation object /DataMemory_tb/WriteData was not found in the design.
WARNING: Simulation object /DataMemory_tb/Clk was not found in the design.
WARNING: Simulation object /DataMemory_tb/MemWrite was not found in the design.
WARNING: Simulation object /DataMemory_tb/MemRead was not found in the design.
WARNING: Simulation object /DataMemory_tb/ReadData was not found in the design.
WARNING: Simulation object /DataMemory_tb/u0/Memory was not found in the design.
source SignExtension_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in=0004, out=00000004
in=7000, out=00007000
in=9000, out=ffff9000
in=f000, out=fffff000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SignExtension_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 843.219 ; gain = 32.109
current_wave_config {DataMemory_tb_behav.wcfg}
DataMemory_tb_behav.wcfg
add_wave {{/SignExtension_tb/in}} 
current_wave_config {DataMemory_tb_behav.wcfg}
DataMemory_tb_behav.wcfg
add_wave {{/SignExtension_tb/out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
in=0004, out=00000004
in=7000, out=00007000
in=9000, out=ffff9000
in=f000, out=fffff000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 26 12:10:44 2021...
