(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : DDS.brd                                       )
(    Software Version : 16.6-2015S066                                 )
(    Date/Time        : Sat Feb 24 19:18:36 2018                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               IfSame
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Sch/allegro'
Design Directory:            '.'
Old design name:             'F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Pcb/DDS.brd'
New design name:             'F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Pcb/DDS.brd'

CmdLine: netrev -$ -i F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Sch/allegro -y 2 -q netrev_constraint_report.xml F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Pcb/#Taaaaad07652.tmp

------ Preparing to read pst files ------

Starting to read F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Sch/allegro/pstchip.dat 
   Finished reading F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Sch/allegro/pstchip.dat (00:00:00.14)
Starting to read F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Sch/allegro/pstxprt.dat 
   Finished reading F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Sch/allegro/pstxprt.dat (00:00:00.00)
Starting to read F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Sch/allegro/pstxnet.dat 
   Finished reading F:/对外部分项目/信号发生器改版V2.0_485/Hardware/Sch/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           D:/Cadence/Cadence_SPB_16.6-2015/share/local/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/Cadence_SPB_16.6-2015/share/local/pcb/symbols 
           D:/Cadence/Cadence_SPB_16.6-2015/share/pcb/pcb_lib/symbols 
           D:/Cadence/Cadence_SPB_16.6-2015/share/pcb/allegrolib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           D:/Cadence/Cadence_SPB_16.6-2015/share/local/pcb/padstacks 
           D:/Cadence/Cadence_SPB_16.6-2015/share/pcb/pcb_lib/symbols 
           D:/Cadence/Cadence_SPB_16.6-2015/share/pcb/allegrolib/symbols 


------ Summary Statistics ------


netrev run on Feb 24 19:18:36 2018
   DESIGN NAME : 'DDS'
   PACKAGING ON Feb 15 2016 19:53:59

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:03:25
elapsed time  0:00:02

