Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec  8 19:58:10 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    10          
TIMING-17  Critical Warning  Non-clocked sequential cell                                       86          
DPIR-1     Warning           Asynchronous driver check                                         40          
TIMING-18  Warning           Missing input or output delay                                     17          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (86)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (183)
5. checking no_input_delay (4)
6. checking no_output_delay (23)
7. checking multiple_clock (317)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (86)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: game_logic_inst/cnt_ball_movement_x/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (183)
--------------------------------------------------
 There are 183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (317)
--------------------------------
 There are 317 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.540        0.000                      0                 2131        0.097        0.000                      0                 2131        3.000        0.000                       0                   327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_clock_module    {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_clock_module     {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_clock_module     {0.000 10.000}     20.000          50.000          
  clkfbout_clock_module      {0.000 5.000}      10.000          100.000         
sys_clk_pin                  {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_clock_module_1  {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_clock_module_1   {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_clock_module_1   {0.000 10.000}     20.000          50.000          
  clkfbout_clock_module_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  CLK_100MHZ_clock_module          0.540        0.000                      0                 1155        0.165        0.000                      0                 1155        4.500        0.000                       0                   214  
  CLK_25MHZ_clock_module          27.472        0.000                      0                  851        0.201        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_clock_module          17.052        0.000                      0                   48        0.176        0.000                      0                   48        9.500        0.000                       0                    34  
  clkfbout_clock_module                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_100MHZ_clock_module_1        0.541        0.000                      0                 1155        0.165        0.000                      0                 1155        4.500        0.000                       0                   214  
  CLK_25MHZ_clock_module_1        27.475        0.000                      0                  851        0.201        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_clock_module_1        17.053        0.000                      0                   48        0.176        0.000                      0                   48        9.500        0.000                       0                    34  
  clkfbout_clock_module_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50MHZ_clock_module     CLK_100MHZ_clock_module          4.294        0.000                      0                   36        0.124        0.000                      0                   36  
CLK_100MHZ_clock_module_1  CLK_100MHZ_clock_module          0.540        0.000                      0                 1155        0.097        0.000                      0                 1155  
CLK_50MHZ_clock_module_1   CLK_100MHZ_clock_module          4.295        0.000                      0                   36        0.125        0.000                      0                   36  
CLK_25MHZ_clock_module_1   CLK_25MHZ_clock_module          27.472        0.000                      0                  851        0.117        0.000                      0                  851  
CLK_50MHZ_clock_module_1   CLK_50MHZ_clock_module          17.052        0.000                      0                   48        0.101        0.000                      0                   48  
CLK_100MHZ_clock_module    CLK_100MHZ_clock_module_1        0.540        0.000                      0                 1155        0.097        0.000                      0                 1155  
CLK_50MHZ_clock_module     CLK_100MHZ_clock_module_1        4.294        0.000                      0                   36        0.124        0.000                      0                   36  
CLK_50MHZ_clock_module_1   CLK_100MHZ_clock_module_1        4.295        0.000                      0                   36        0.125        0.000                      0                   36  
CLK_25MHZ_clock_module     CLK_25MHZ_clock_module_1        27.472        0.000                      0                  851        0.117        0.000                      0                  851  
CLK_50MHZ_clock_module     CLK_50MHZ_clock_module_1        17.052        0.000                      0                   48        0.101        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          CLK_100MHZ_clock_module    CLK_100MHZ_clock_module          6.564        0.000                      0                   39        0.395        0.000                      0                   39  
**async_default**          CLK_100MHZ_clock_module_1  CLK_100MHZ_clock_module          6.564        0.000                      0                   39        0.327        0.000                      0                   39  
**async_default**          CLK_100MHZ_clock_module    CLK_100MHZ_clock_module_1        6.564        0.000                      0                   39        0.327        0.000                      0                   39  
**async_default**          CLK_100MHZ_clock_module_1  CLK_100MHZ_clock_module_1        6.564        0.000                      0                   39        0.395        0.000                      0                   39  
**async_default**          CLK_100MHZ_clock_module    CLK_25MHZ_clock_module           5.937        0.000                      0                   22        0.607        0.000                      0                   22  
**async_default**          CLK_100MHZ_clock_module_1  CLK_25MHZ_clock_module           5.937        0.000                      0                   22        0.607        0.000                      0                   22  
**async_default**          CLK_100MHZ_clock_module    CLK_25MHZ_clock_module_1         5.939        0.000                      0                   22        0.610        0.000                      0                   22  
**async_default**          CLK_100MHZ_clock_module_1  CLK_25MHZ_clock_module_1         5.939        0.000                      0                   22        0.610        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                                                                           
(none)                     CLK_100MHZ_clock_module                               
(none)                     CLK_100MHZ_clock_module_1                             
(none)                     CLK_25MHZ_clock_module                                
(none)                     CLK_25MHZ_clock_module_1                              
(none)                     CLK_50MHZ_clock_module                                
(none)                     CLK_50MHZ_clock_module_1                              
(none)                     clkfbout_clock_module                                 
(none)                     clkfbout_clock_module_1                               
(none)                                                CLK_100MHZ_clock_module    
(none)                                                CLK_100MHZ_clock_module_1  
(none)                                                CLK_50MHZ_clock_module     
(none)                                                CLK_50MHZ_clock_module_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_clock_module
  To Clock:  CLK_100MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 4.445ns (51.821%)  route 4.133ns (48.179%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.391     6.117    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.657    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 4.445ns (52.011%)  route 4.101ns (47.989%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.360     6.086    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.471     7.958    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/CLKARDCLK
                         clock pessimism             -0.505     7.452    
                         clock uncertainty           -0.068     7.384    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.648    main_vga_vram_buffer/memory_block_reg_7_0
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 4.445ns (52.071%)  route 4.091ns (47.929%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 7.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.350     6.076    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.476     7.963    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.505     7.457    
                         clock uncertainty           -0.068     7.389    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.653    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 4.445ns (52.331%)  route 4.049ns (47.669%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     2.260 f  vram_wa/P[16]
                         net (fo=16, routed)          1.401     3.660    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X12Y43         LUT4 (Prop_lut4_I2_O)        0.148     3.808 r  paddle1_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           2.225     6.034    main_vga_vram_buffer/WEA[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.482     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.068     7.395    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.659    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 4.421ns (50.343%)  route 4.361ns (49.657%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     2.260 r  vram_wa/P[16]
                         net (fo=16, routed)          1.401     3.660    main_vga_vram_buffer/memory_block_reg_9_2_0[16]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.784 r  main_vga_vram_buffer/memory_block_reg_6_0_i_1/O
                         net (fo=6, routed)           2.537     6.321    main_vga_vram_buffer/memory_block_reg_6_0_i_1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.950    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 4.297ns (49.633%)  route 4.360ns (50.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 7.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     2.260 r  vram_wa/P[15]
                         net (fo=48, routed)          3.937     6.197    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.476     7.963    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.505     7.457    
                         clock uncertainty           -0.068     7.389    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.874    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 4.297ns (49.704%)  route 4.348ns (50.296%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     2.260 r  vram_wa/P[15]
                         net (fo=48, routed)          3.925     6.185    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.878    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.297ns (50.519%)  route 4.209ns (49.481%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 7.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841     2.260 r  vram_wa/P[14]
                         net (fo=48, routed)          3.785     6.045    main_vga_vram_buffer/memory_block_reg_9_2_0[14]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.475     7.962    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKARDCLK
                         clock pessimism             -0.505     7.456    
                         clock uncertainty           -0.068     7.388    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.822    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.297ns (50.513%)  route 4.210ns (49.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841     2.260 r  vram_wa/P[3]
                         net (fo=48, routed)          3.786     6.046    main_vga_vram_buffer/memory_block_reg_9_2_0[3]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.827    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.827    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_12_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 4.297ns (50.527%)  route 4.207ns (49.473%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841     2.260 r  vram_wa/P[7]
                         net (fo=48, routed)          3.784     6.044    main_vga_vram_buffer/memory_block_reg_9_2_0[7]
    RAMB36_X1Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.494     7.980    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
                         clock pessimism             -0.497     7.483    
                         clock uncertainty           -0.068     7.415    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.849    main_vga_vram_buffer/memory_block_reg_12_0
  -------------------------------------------------------------------
                         required time                          6.849    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  0.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.774%)  route 0.126ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.563    -0.566    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=2, routed)           0.126    -0.299    key_states[67]
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.833    -0.336    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.066    -0.464    led_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/Q
                         net (fo=4, routed)           0.113    -0.314    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[2]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  btn_reset/genblk1[0].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    btn_reset/genblk1[0].the_debouncer/counter[3]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.217    -0.555    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.121    -0.434    btn_reset/genblk1[0].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 btn_reset/tmp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/tmp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.559    -0.570    btn_reset/CLK_100MHZ
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  btn_reset/tmp1_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.308    btn_reset/tmp1
    SLICE_X28Y36         FDRE                                         r  btn_reset/tmp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    btn_reset/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  btn_reset/tmp2_reg[0]/C
                         clock pessimism             -0.215    -0.555    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.070    -0.485    btn_reset/tmp2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.815%)  route 0.147ns (44.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X13Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[2]/Q
                         net (fo=20, routed)          0.147    -0.281    graphics_renderer_inst/x[2]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  graphics_renderer_inst/gpu_px[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    graphics_renderer_inst/gpu_px[4]_i_1_n_0
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.120    -0.436    graphics_renderer_inst/gpu_px_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.121    -0.306    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.218    -0.555    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.092    -0.463    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.120    -0.307    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  btn_reset/genblk1[0].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    btn_reset/genblk1[0].the_debouncer/counter[4]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.218    -0.555    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.091    -0.464    btn_reset/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.052%)  route 0.145ns (46.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.563    -0.566    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.145    -0.257    key_states[27]
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.833    -0.336    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.070    -0.460    led_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.153%)  route 0.151ns (44.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X13Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[2]/Q
                         net (fo=20, routed)          0.151    -0.277    graphics_renderer_inst/x[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  graphics_renderer_inst/gpu_px[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    graphics_renderer_inst/gpu_px[3]_i_1_n_0
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.121    -0.435    graphics_renderer_inst/gpu_px_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.582%)  route 0.175ns (48.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.175    -0.253    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y39         LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  btn_reset/genblk1[0].the_debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    btn_reset/genblk1[0].the_debouncer/counter[1]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120    -0.413    btn_reset/genblk1[0].the_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[11]/Q
                         net (fo=6, routed)           0.131    -0.295    btn_reset/genblk1[0].the_debouncer/counter_reg[11]
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1_n_0
    SLICE_X29Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.218    -0.554    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.091    -0.463    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_clock_module
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13    main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2     main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2     main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4     main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3     main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3     main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5     main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0     main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36    led_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36    led_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    background_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    background_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36    led_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36    led_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    background_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    background_renderer_inst/pixel_on_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_clock_module
  To Clock:  CLK_25MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack       27.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.472ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 4.359ns (36.947%)  route 7.439ns (63.053%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     2.614 r  vram_ra/P[8]
                         net (fo=48, routed)          6.725     9.339    main_vga_vram_buffer/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                 27.472    

Slack (MET) :             27.533ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 4.359ns (37.138%)  route 7.378ns (62.862%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     2.614 r  vram_ra/P[3]
                         net (fo=48, routed)          6.664     9.279    main_vga_vram_buffer/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 27.533    

Slack (MET) :             27.691ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 4.359ns (37.647%)  route 7.220ns (62.353%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841     2.614 r  vram_ra/P[5]
                         net (fo=48, routed)          6.506     9.120    main_vga_vram_buffer/P[5]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 27.691    

Slack (MET) :             27.806ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 4.359ns (38.037%)  route 7.101ns (61.963%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     2.614 r  vram_ra/P[8]
                         net (fo=48, routed)          6.387     9.001    main_vga_vram_buffer/P[8]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.477    37.964    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.085    37.373    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.807    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                 27.806    

Slack (MET) :             27.828ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.442ns  (logic 4.359ns (38.096%)  route 7.083ns (61.904%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841     2.614 r  vram_ra/P[9]
                         net (fo=48, routed)          6.369     8.984    main_vga_vram_buffer/P[9]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 27.828    

Slack (MET) :             27.867ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.399ns  (logic 4.359ns (38.239%)  route 7.040ns (61.761%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     2.614 r  vram_ra/P[3]
                         net (fo=48, routed)          6.326     8.941    main_vga_vram_buffer/P[3]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.477    37.964    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.085    37.373    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.807    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 27.867    

Slack (MET) :             27.874ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.396ns  (logic 4.359ns (38.251%)  route 7.037ns (61.749%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841     2.614 r  vram_ra/P[4]
                         net (fo=48, routed)          6.323     8.937    main_vga_vram_buffer/P[4]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 27.874    

Slack (MET) :             27.885ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 4.359ns (38.287%)  route 7.026ns (61.713%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841     2.614 r  vram_ra/P[0]
                         net (fo=48, routed)          6.312     8.927    main_vga_vram_buffer/P[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 27.885    

Slack (MET) :             27.914ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 4.359ns (38.385%)  route 6.997ns (61.615%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841     2.614 r  vram_ra/P[7]
                         net (fo=48, routed)          6.283     8.898    main_vga_vram_buffer/P[7]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 27.914    

Slack (MET) :             27.972ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 4.359ns (38.581%)  route 6.939ns (61.419%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841     2.614 r  vram_ra/P[12]
                         net (fo=48, routed)          6.225     8.840    main_vga_vram_buffer/P[12]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 27.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.096    -0.310    main_vga_sync/y[9]
    SLICE_X55Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.265    main_vga_sync/vsync_next
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.217    -0.557    
    SLICE_X55Y31         FDCE (Hold_fdce_C_D)         0.091    -0.466    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.758%)  route 0.154ns (45.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.154    -0.276    main_vga_sync/x[9]
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.231    main_vga_sync/hsync_next
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X51Y31         FDCE (Hold_fdce_C_D)         0.091    -0.465    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.161    -0.246    main_vga_sync/y[8]
    SLICE_X54Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.449    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.246    main_vga_sync/x[3]
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.571    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.121    -0.450    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.476%)  route 0.148ns (41.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.148    -0.259    main_vga_sync/x[1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X53Y31         FDCE (Hold_fdce_C_D)         0.092    -0.464    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.265%)  route 0.183ns (46.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.224    main_vga_sync/y[3]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.179 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    main_vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.571    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121    -0.450    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.229%)  route 0.184ns (46.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.184    -0.223    main_vga_sync/y[0]
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  main_vga_sync/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    main_vga_sync/v_count_reg[0]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.449    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.179    -0.253    main_vga_sync/x[5]
    SLICE_X51Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.208 r  main_vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    main_vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.230    -0.572    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.092    -0.480    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.186    -0.221    main_vga_sync/y[4]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.230    -0.571    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.120    -0.451    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.870%)  route 0.210ns (50.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.210    -0.198    main_vga_sync/y[5]
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  main_vga_sync/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_vga_sync/v_count_reg[7]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.120    -0.436    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_clock_module
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2     main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3     main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0     main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y31    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y31    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y31    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y31    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_clock_module
  To Clock:  CLK_50MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack       17.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.052ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.704ns (26.609%)  route 1.942ns (73.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.805    -0.545    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.421 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.615     0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.448    17.935    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.408    17.526    
                         clock uncertainty           -0.075    17.451    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.205    17.246    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                 17.052    

Slack (MET) :             17.143ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.936ns (39.849%)  route 1.413ns (60.151%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.997 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.811    -1.186    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.152    -1.034 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.267    -0.767    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.328    -0.439 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.335    -0.104    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X31Y48         FDRE (Setup_fdre_C_CE)      -0.408    17.039    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                 17.143    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.642ns (30.769%)  route 1.444ns (69.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.778    -0.366    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.407    17.525    
                         clock uncertainty           -0.075    17.450    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429    17.021    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.021    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.444ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.329%)  route 1.903ns (80.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 17.931 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=6, routed)           1.903    -0.094    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.444    17.931    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                         clock pessimism             -0.425    17.505    
                         clock uncertainty           -0.075    17.430    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.081    17.349    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.349    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                 17.444    

Slack (MET) :             17.612ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.704ns (31.826%)  route 1.508ns (68.174%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.986    -0.364    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    -0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    17.924    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.505    17.419    
                         clock uncertainty           -0.075    17.344    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.029    17.373    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.373    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                 17.612    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.704ns (31.841%)  route 1.507ns (68.159%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.985    -0.365    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    -0.241 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    17.924    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.505    17.419    
                         clock uncertainty           -0.075    17.344    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.031    17.375    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.375    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                 17.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.095    -0.331    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.109    -0.317    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.091    -0.463    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.391%)  route 0.127ns (40.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.564    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.297    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.252    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.549    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091    -0.458    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.174%)  route 0.178ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=6, routed)           0.178    -0.247    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.142    -0.284    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.846%)  route 0.141ns (43.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.141    -0.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.463    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.747%)  route 0.137ns (49.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=8, routed)           0.137    -0.289    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.046    -0.520    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.267    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.145%)  route 0.302ns (61.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.098    -0.328    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.203    -0.080    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.834    -0.335    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism              0.039    -0.295    
    SLICE_X29Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.334    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.564    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.173    -0.251    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X32Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.206 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.092    -0.473    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_clock_module
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   clock_inst/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_module
  To Clock:  clkfbout_clock_module

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_module
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_clock_module_1
  To Clock:  CLK_100MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 4.445ns (51.821%)  route 4.133ns (48.179%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.391     6.117    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.067     7.394    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.658    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 4.445ns (52.011%)  route 4.101ns (47.989%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.360     6.086    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.471     7.958    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/CLKARDCLK
                         clock pessimism             -0.505     7.452    
                         clock uncertainty           -0.067     7.385    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.649    main_vga_vram_buffer/memory_block_reg_7_0
  -------------------------------------------------------------------
                         required time                          6.649    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 4.445ns (52.071%)  route 4.091ns (47.929%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 7.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.350     6.076    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.476     7.963    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.505     7.457    
                         clock uncertainty           -0.067     7.390    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.654    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 4.445ns (52.331%)  route 4.049ns (47.669%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     2.260 f  vram_wa/P[16]
                         net (fo=16, routed)          1.401     3.660    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X12Y43         LUT4 (Prop_lut4_I2_O)        0.148     3.808 r  paddle1_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           2.225     6.034    main_vga_vram_buffer/WEA[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.482     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.067     7.396    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.660    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                          6.660    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 4.421ns (50.343%)  route 4.361ns (49.657%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     2.260 r  vram_wa/P[16]
                         net (fo=16, routed)          1.401     3.660    main_vga_vram_buffer/memory_block_reg_9_2_0[16]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.784 r  main_vga_vram_buffer/memory_block_reg_6_0_i_1/O
                         net (fo=6, routed)           2.537     6.321    main_vga_vram_buffer/memory_block_reg_6_0_i_1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.067     7.394    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.951    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.951    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 4.297ns (49.633%)  route 4.360ns (50.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 7.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     2.260 r  vram_wa/P[15]
                         net (fo=48, routed)          3.937     6.197    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.476     7.963    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.505     7.457    
                         clock uncertainty           -0.067     7.390    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.875    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 4.297ns (49.704%)  route 4.348ns (50.296%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     2.260 r  vram_wa/P[15]
                         net (fo=48, routed)          3.925     6.185    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.067     7.394    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.879    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.879    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.297ns (50.519%)  route 4.209ns (49.481%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 7.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841     2.260 r  vram_wa/P[14]
                         net (fo=48, routed)          3.785     6.045    main_vga_vram_buffer/memory_block_reg_9_2_0[14]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.475     7.962    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKARDCLK
                         clock pessimism             -0.505     7.456    
                         clock uncertainty           -0.067     7.389    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.823    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.297ns (50.513%)  route 4.210ns (49.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841     2.260 r  vram_wa/P[3]
                         net (fo=48, routed)          3.786     6.046    main_vga_vram_buffer/memory_block_reg_9_2_0[3]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.067     7.394    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.828    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.828    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_12_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 4.297ns (50.527%)  route 4.207ns (49.473%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841     2.260 r  vram_wa/P[7]
                         net (fo=48, routed)          3.784     6.044    main_vga_vram_buffer/memory_block_reg_9_2_0[7]
    RAMB36_X1Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.494     7.980    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
                         clock pessimism             -0.497     7.483    
                         clock uncertainty           -0.067     7.416    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.850    main_vga_vram_buffer/memory_block_reg_12_0
  -------------------------------------------------------------------
                         required time                          6.850    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  0.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.774%)  route 0.126ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.563    -0.566    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=2, routed)           0.126    -0.299    key_states[67]
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.833    -0.336    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.066    -0.464    led_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/Q
                         net (fo=4, routed)           0.113    -0.314    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[2]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  btn_reset/genblk1[0].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    btn_reset/genblk1[0].the_debouncer/counter[3]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.217    -0.555    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.121    -0.434    btn_reset/genblk1[0].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 btn_reset/tmp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/tmp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.559    -0.570    btn_reset/CLK_100MHZ
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  btn_reset/tmp1_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.308    btn_reset/tmp1
    SLICE_X28Y36         FDRE                                         r  btn_reset/tmp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    btn_reset/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  btn_reset/tmp2_reg[0]/C
                         clock pessimism             -0.215    -0.555    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.070    -0.485    btn_reset/tmp2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.815%)  route 0.147ns (44.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X13Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[2]/Q
                         net (fo=20, routed)          0.147    -0.281    graphics_renderer_inst/x[2]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  graphics_renderer_inst/gpu_px[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    graphics_renderer_inst/gpu_px[4]_i_1_n_0
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.120    -0.436    graphics_renderer_inst/gpu_px_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.121    -0.306    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.218    -0.555    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.092    -0.463    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.120    -0.307    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  btn_reset/genblk1[0].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    btn_reset/genblk1[0].the_debouncer/counter[4]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.218    -0.555    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.091    -0.464    btn_reset/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.052%)  route 0.145ns (46.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.563    -0.566    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.145    -0.257    key_states[27]
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.833    -0.336    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/C
                         clock pessimism             -0.195    -0.530    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.070    -0.460    led_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.153%)  route 0.151ns (44.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X13Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[2]/Q
                         net (fo=20, routed)          0.151    -0.277    graphics_renderer_inst/x[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  graphics_renderer_inst/gpu_px[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    graphics_renderer_inst/gpu_px[3]_i_1_n_0
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.121    -0.435    graphics_renderer_inst/gpu_px_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.582%)  route 0.175ns (48.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.175    -0.253    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y39         LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  btn_reset/genblk1[0].the_debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    btn_reset/genblk1[0].the_debouncer/counter[1]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120    -0.413    btn_reset/genblk1[0].the_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[11]/Q
                         net (fo=6, routed)           0.131    -0.295    btn_reset/genblk1[0].the_debouncer/counter_reg[11]
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1_n_0
    SLICE_X29Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.218    -0.554    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.091    -0.463    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_clock_module_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13    main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2     main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2     main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4     main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3     main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3     main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5     main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0     main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36    led_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36    led_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    background_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    background_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36    led_r_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y36    led_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y43    led_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    background_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y34    background_renderer_inst/pixel_on_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_clock_module_1
  To Clock:  CLK_25MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack       27.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.475ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 4.359ns (36.947%)  route 7.439ns (63.053%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     2.614 r  vram_ra/P[8]
                         net (fo=48, routed)          6.725     9.339    main_vga_vram_buffer/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.082    37.380    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                 27.475    

Slack (MET) :             27.535ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 4.359ns (37.138%)  route 7.378ns (62.862%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     2.614 r  vram_ra/P[3]
                         net (fo=48, routed)          6.664     9.279    main_vga_vram_buffer/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.082    37.380    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 27.535    

Slack (MET) :             27.694ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 4.359ns (37.647%)  route 7.220ns (62.353%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841     2.614 r  vram_ra/P[5]
                         net (fo=48, routed)          6.506     9.120    main_vga_vram_buffer/P[5]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.082    37.380    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 27.694    

Slack (MET) :             27.809ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 4.359ns (38.037%)  route 7.101ns (61.963%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     2.614 r  vram_ra/P[8]
                         net (fo=48, routed)          6.387     9.001    main_vga_vram_buffer/P[8]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.477    37.964    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.082    37.376    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.810    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                 27.809    

Slack (MET) :             27.830ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.442ns  (logic 4.359ns (38.096%)  route 7.083ns (61.904%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841     2.614 r  vram_ra/P[9]
                         net (fo=48, routed)          6.369     8.984    main_vga_vram_buffer/P[9]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.082    37.380    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 27.830    

Slack (MET) :             27.869ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.399ns  (logic 4.359ns (38.239%)  route 7.040ns (61.761%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     2.614 r  vram_ra/P[3]
                         net (fo=48, routed)          6.326     8.941    main_vga_vram_buffer/P[3]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.477    37.964    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.082    37.376    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.810    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         36.810    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 27.869    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.396ns  (logic 4.359ns (38.251%)  route 7.037ns (61.749%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841     2.614 r  vram_ra/P[4]
                         net (fo=48, routed)          6.323     8.937    main_vga_vram_buffer/P[4]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.082    37.380    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.887ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 4.359ns (38.287%)  route 7.026ns (61.713%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841     2.614 r  vram_ra/P[0]
                         net (fo=48, routed)          6.312     8.927    main_vga_vram_buffer/P[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.082    37.380    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 27.887    

Slack (MET) :             27.917ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 4.359ns (38.385%)  route 6.997ns (61.615%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841     2.614 r  vram_ra/P[7]
                         net (fo=48, routed)          6.283     8.898    main_vga_vram_buffer/P[7]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.082    37.380    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 27.917    

Slack (MET) :             27.974ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 4.359ns (38.581%)  route 6.939ns (61.419%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841     2.614 r  vram_ra/P[12]
                         net (fo=48, routed)          6.225     8.840    main_vga_vram_buffer/P[12]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.082    37.380    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    36.814    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 27.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.096    -0.310    main_vga_sync/y[9]
    SLICE_X55Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.265    main_vga_sync/vsync_next
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.217    -0.557    
    SLICE_X55Y31         FDCE (Hold_fdce_C_D)         0.091    -0.466    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.758%)  route 0.154ns (45.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.154    -0.276    main_vga_sync/x[9]
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.231    main_vga_sync/hsync_next
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X51Y31         FDCE (Hold_fdce_C_D)         0.091    -0.465    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.161    -0.246    main_vga_sync/y[8]
    SLICE_X54Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.449    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.246    main_vga_sync/x[3]
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.571    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.121    -0.450    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.476%)  route 0.148ns (41.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.148    -0.259    main_vga_sync/x[1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X53Y31         FDCE (Hold_fdce_C_D)         0.092    -0.464    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.265%)  route 0.183ns (46.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.224    main_vga_sync/y[3]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.179 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    main_vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.571    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121    -0.450    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.229%)  route 0.184ns (46.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.184    -0.223    main_vga_sync/y[0]
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  main_vga_sync/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    main_vga_sync/v_count_reg[0]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.230    -0.570    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.449    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.179    -0.253    main_vga_sync/x[5]
    SLICE_X51Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.208 r  main_vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    main_vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.230    -0.572    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.092    -0.480    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.186    -0.221    main_vga_sync/y[4]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.230    -0.571    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.120    -0.451    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.870%)  route 0.210ns (50.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.210    -0.198    main_vga_sync/y[5]
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  main_vga_sync/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_vga_sync/v_count_reg[7]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.120    -0.436    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_clock_module_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15    main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13    main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17    main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2     main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3     main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y0     main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y31    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y31    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X52Y30    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y31    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X53Y31    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_clock_module_1
  To Clock:  CLK_50MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack       17.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.053ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.704ns (26.609%)  route 1.942ns (73.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.805    -0.545    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.421 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.615     0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.448    17.935    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.408    17.526    
                         clock uncertainty           -0.074    17.452    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.205    17.247    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.247    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                 17.053    

Slack (MET) :             17.144ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.936ns (39.849%)  route 1.413ns (60.151%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.997 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.811    -1.186    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.152    -1.034 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.267    -0.767    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.328    -0.439 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.335    -0.104    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.074    17.448    
    SLICE_X31Y48         FDRE (Setup_fdre_C_CE)      -0.408    17.040    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.040    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                 17.144    

Slack (MET) :             17.388ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.642ns (30.769%)  route 1.444ns (69.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.778    -0.366    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.407    17.525    
                         clock uncertainty           -0.074    17.451    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429    17.022    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.022    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                 17.388    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.074    17.448    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.019    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.445    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.074    17.448    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.019    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.445    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.074    17.448    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.019    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.445    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.074    17.448    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.019    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.019    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.445    

Slack (MET) :             17.445ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.329%)  route 1.903ns (80.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 17.931 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=6, routed)           1.903    -0.094    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.444    17.931    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                         clock pessimism             -0.425    17.505    
                         clock uncertainty           -0.074    17.431    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.081    17.350    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.350    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                 17.445    

Slack (MET) :             17.613ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.704ns (31.826%)  route 1.508ns (68.174%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.986    -0.364    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    -0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    17.924    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.505    17.419    
                         clock uncertainty           -0.074    17.345    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.029    17.374    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.374    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                 17.613    

Slack (MET) :             17.616ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.704ns (31.841%)  route 1.507ns (68.159%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.985    -0.365    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    -0.241 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    17.924    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.505    17.419    
                         clock uncertainty           -0.074    17.345    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.031    17.376    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                 17.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.095    -0.331    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.109    -0.317    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.091    -0.463    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.391%)  route 0.127ns (40.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.564    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.297    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.252    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.549    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091    -0.458    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.174%)  route 0.178ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=6, routed)           0.178    -0.247    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.142    -0.284    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.846%)  route 0.141ns (43.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.141    -0.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.463    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.747%)  route 0.137ns (49.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=8, routed)           0.137    -0.289    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                         clock pessimism             -0.230    -0.566    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.046    -0.520    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.267    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092    -0.462    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.145%)  route 0.302ns (61.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.098    -0.328    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.203    -0.080    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.834    -0.335    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism              0.039    -0.295    
    SLICE_X29Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.334    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.564    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.173    -0.251    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X32Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.206 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.230    -0.565    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.092    -0.473    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_clock_module_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   clock_inst/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X31Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X32Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X35Y46    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X33Y45    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_module_1
  To Clock:  clkfbout_clock_module_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_module_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_clock_module
  To Clock:  CLK_100MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.828ns (16.117%)  route 4.309ns (83.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.820     2.684    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.195     7.147    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.952ns (18.223%)  route 4.272ns (81.777%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.783     2.647    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.771 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     2.771    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.195     7.147    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.029     7.176    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.176    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.952ns (18.195%)  route 4.280ns (81.805%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.791     2.655    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.779 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     2.779    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.195     7.147    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.081     7.228    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -2.779    
  -------------------------------------------------------------------
                         slack                                  4.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.187ns (29.380%)  route 0.449ns (70.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.269    -0.157    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.046    -0.111 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]_hold_fix/O
                         net (fo=1, routed)           0.180     0.069    ps2_usb_keyboard/keycode_r_reg[15]_0[6]_hold_fix_1_alias
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.001    -0.054    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.443%)  route 0.624ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.624     0.198    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.089     0.034    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.715%)  route 0.573ns (71.285%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=8, routed)           0.267    -0.158    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.113 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_4/O
                         net (fo=1, routed)           0.307     0.193    ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_4_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     0.238    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.092     0.038    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.453%)  route 0.667ns (82.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.667     0.241    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.087     0.032    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.703%)  route 0.655ns (82.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=6, routed)           0.655     0.230    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X33Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070     0.016    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.317%)  route 0.673ns (82.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.673     0.247    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.086     0.031    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.296ns (34.817%)  route 0.554ns (65.183%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=8, routed)           0.266    -0.159    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.114 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_2/O
                         net (fo=1, routed)           0.288     0.174    ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I2_O)        0.110     0.284 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120     0.066    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.473%)  route 0.605ns (82.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.605     0.166    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)        -0.001    -0.056    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.764%)  route 0.653ns (82.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.653     0.227    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.059     0.005    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.515%)  route 0.664ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=8, routed)           0.664     0.239    ps2_usb_keyboard/ps2_usb_keyboard_n_2
    SLICE_X33Y44         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y44         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.070     0.016    ps2_usb_keyboard/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_clock_module_1
  To Clock:  CLK_100MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 4.445ns (51.821%)  route 4.133ns (48.179%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.391     6.117    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.657    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 4.445ns (52.011%)  route 4.101ns (47.989%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.360     6.086    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.471     7.958    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/CLKARDCLK
                         clock pessimism             -0.505     7.452    
                         clock uncertainty           -0.068     7.384    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.648    main_vga_vram_buffer/memory_block_reg_7_0
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 4.445ns (52.071%)  route 4.091ns (47.929%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 7.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.350     6.076    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.476     7.963    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.505     7.457    
                         clock uncertainty           -0.068     7.389    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.653    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 4.445ns (52.331%)  route 4.049ns (47.669%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     2.260 f  vram_wa/P[16]
                         net (fo=16, routed)          1.401     3.660    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X12Y43         LUT4 (Prop_lut4_I2_O)        0.148     3.808 r  paddle1_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           2.225     6.034    main_vga_vram_buffer/WEA[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.482     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.068     7.395    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.659    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 4.421ns (50.343%)  route 4.361ns (49.657%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     2.260 r  vram_wa/P[16]
                         net (fo=16, routed)          1.401     3.660    main_vga_vram_buffer/memory_block_reg_9_2_0[16]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.784 r  main_vga_vram_buffer/memory_block_reg_6_0_i_1/O
                         net (fo=6, routed)           2.537     6.321    main_vga_vram_buffer/memory_block_reg_6_0_i_1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.950    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 4.297ns (49.633%)  route 4.360ns (50.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 7.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     2.260 r  vram_wa/P[15]
                         net (fo=48, routed)          3.937     6.197    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.476     7.963    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.505     7.457    
                         clock uncertainty           -0.068     7.389    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.874    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 4.297ns (49.704%)  route 4.348ns (50.296%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     2.260 r  vram_wa/P[15]
                         net (fo=48, routed)          3.925     6.185    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.878    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.297ns (50.519%)  route 4.209ns (49.481%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 7.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841     2.260 r  vram_wa/P[14]
                         net (fo=48, routed)          3.785     6.045    main_vga_vram_buffer/memory_block_reg_9_2_0[14]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.475     7.962    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKARDCLK
                         clock pessimism             -0.505     7.456    
                         clock uncertainty           -0.068     7.388    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.822    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.297ns (50.513%)  route 4.210ns (49.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841     2.260 r  vram_wa/P[3]
                         net (fo=48, routed)          3.786     6.046    main_vga_vram_buffer/memory_block_reg_9_2_0[3]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.827    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.827    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_12_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 4.297ns (50.527%)  route 4.207ns (49.473%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841     2.260 r  vram_wa/P[7]
                         net (fo=48, routed)          3.784     6.044    main_vga_vram_buffer/memory_block_reg_9_2_0[7]
    RAMB36_X1Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.494     7.980    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
                         clock pessimism             -0.497     7.483    
                         clock uncertainty           -0.068     7.415    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.849    main_vga_vram_buffer/memory_block_reg_12_0
  -------------------------------------------------------------------
                         required time                          6.849    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  0.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.774%)  route 0.126ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.563    -0.566    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=2, routed)           0.126    -0.299    key_states[67]
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.833    -0.336    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.068    -0.463    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.066    -0.397    led_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/Q
                         net (fo=4, routed)           0.113    -0.314    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[2]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  btn_reset/genblk1[0].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    btn_reset/genblk1[0].the_debouncer/counter[3]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.217    -0.555    
                         clock uncertainty            0.068    -0.488    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.121    -0.367    btn_reset/genblk1[0].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 btn_reset/tmp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/tmp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.559    -0.570    btn_reset/CLK_100MHZ
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  btn_reset/tmp1_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.308    btn_reset/tmp1
    SLICE_X28Y36         FDRE                                         r  btn_reset/tmp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    btn_reset/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  btn_reset/tmp2_reg[0]/C
                         clock pessimism             -0.215    -0.555    
                         clock uncertainty            0.068    -0.488    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.070    -0.418    btn_reset/tmp2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.815%)  route 0.147ns (44.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X13Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[2]/Q
                         net (fo=20, routed)          0.147    -0.281    graphics_renderer_inst/x[2]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  graphics_renderer_inst/gpu_px[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    graphics_renderer_inst/gpu_px[4]_i_1_n_0
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.068    -0.489    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.120    -0.369    graphics_renderer_inst/gpu_px_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.121    -0.306    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.218    -0.555    
                         clock uncertainty            0.068    -0.488    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.092    -0.396    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.120    -0.307    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  btn_reset/genblk1[0].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    btn_reset/genblk1[0].the_debouncer/counter[4]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.218    -0.555    
                         clock uncertainty            0.068    -0.488    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.091    -0.397    btn_reset/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.052%)  route 0.145ns (46.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.563    -0.566    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.145    -0.257    key_states[27]
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.833    -0.336    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.068    -0.463    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.070    -0.393    led_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.153%)  route 0.151ns (44.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X13Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[2]/Q
                         net (fo=20, routed)          0.151    -0.277    graphics_renderer_inst/x[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  graphics_renderer_inst/gpu_px[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    graphics_renderer_inst/gpu_px[3]_i_1_n_0
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.068    -0.489    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.121    -0.368    graphics_renderer_inst/gpu_px_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.582%)  route 0.175ns (48.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.175    -0.253    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y39         LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  btn_reset/genblk1[0].the_debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    btn_reset/genblk1[0].the_debouncer/counter[1]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120    -0.346    btn_reset/genblk1[0].the_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[11]/Q
                         net (fo=6, routed)           0.131    -0.295    btn_reset/genblk1[0].the_debouncer/counter_reg[11]
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1_n_0
    SLICE_X29Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.218    -0.554    
                         clock uncertainty            0.068    -0.487    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.091    -0.396    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_clock_module_1
  To Clock:  CLK_100MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack        4.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.828ns (16.117%)  route 4.309ns (83.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.820     2.684    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.194     7.148    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.169     6.979    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          6.979    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.952ns (18.223%)  route 4.272ns (81.777%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.783     2.647    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.771 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     2.771    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.194     7.148    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.029     7.177    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.177    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.952ns (18.195%)  route 4.280ns (81.805%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.791     2.655    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.779 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     2.779    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.194     7.148    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.081     7.229    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -2.779    
  -------------------------------------------------------------------
                         slack                                  4.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.187ns (29.380%)  route 0.449ns (70.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.269    -0.157    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.046    -0.111 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]_hold_fix/O
                         net (fo=1, routed)           0.180     0.069    ps2_usb_keyboard/keycode_r_reg[15]_0[6]_hold_fix_1_alias
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.001    -0.056    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.443%)  route 0.624ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.624     0.198    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.089     0.032    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.715%)  route 0.573ns (71.285%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=8, routed)           0.267    -0.158    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.113 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_4/O
                         net (fo=1, routed)           0.307     0.193    ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_4_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     0.238    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.092     0.036    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.453%)  route 0.667ns (82.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.667     0.241    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.087     0.030    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.703%)  route 0.655ns (82.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=6, routed)           0.655     0.230    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X33Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070     0.014    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.317%)  route 0.673ns (82.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.673     0.247    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.086     0.029    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.296ns (34.817%)  route 0.554ns (65.183%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=8, routed)           0.266    -0.159    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.114 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_2/O
                         net (fo=1, routed)           0.288     0.174    ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I2_O)        0.110     0.284 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120     0.064    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.473%)  route 0.605ns (82.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.605     0.166    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)        -0.001    -0.058    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.764%)  route 0.653ns (82.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.653     0.227    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.059     0.003    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.515%)  route 0.664ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=8, routed)           0.664     0.239    ps2_usb_keyboard/ps2_usb_keyboard_n_2
    SLICE_X33Y44         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y44         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.070     0.014    ps2_usb_keyboard/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_clock_module_1
  To Clock:  CLK_25MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack       27.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.472ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 4.359ns (36.947%)  route 7.439ns (63.053%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     2.614 r  vram_ra/P[8]
                         net (fo=48, routed)          6.725     9.339    main_vga_vram_buffer/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                 27.472    

Slack (MET) :             27.533ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 4.359ns (37.138%)  route 7.378ns (62.862%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     2.614 r  vram_ra/P[3]
                         net (fo=48, routed)          6.664     9.279    main_vga_vram_buffer/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 27.533    

Slack (MET) :             27.691ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 4.359ns (37.647%)  route 7.220ns (62.353%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841     2.614 r  vram_ra/P[5]
                         net (fo=48, routed)          6.506     9.120    main_vga_vram_buffer/P[5]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 27.691    

Slack (MET) :             27.806ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 4.359ns (38.037%)  route 7.101ns (61.963%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     2.614 r  vram_ra/P[8]
                         net (fo=48, routed)          6.387     9.001    main_vga_vram_buffer/P[8]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.477    37.964    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.085    37.373    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.807    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                 27.806    

Slack (MET) :             27.828ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.442ns  (logic 4.359ns (38.096%)  route 7.083ns (61.904%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841     2.614 r  vram_ra/P[9]
                         net (fo=48, routed)          6.369     8.984    main_vga_vram_buffer/P[9]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 27.828    

Slack (MET) :             27.867ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.399ns  (logic 4.359ns (38.239%)  route 7.040ns (61.761%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     2.614 r  vram_ra/P[3]
                         net (fo=48, routed)          6.326     8.941    main_vga_vram_buffer/P[3]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.477    37.964    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.085    37.373    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.807    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 27.867    

Slack (MET) :             27.874ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.396ns  (logic 4.359ns (38.251%)  route 7.037ns (61.749%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841     2.614 r  vram_ra/P[4]
                         net (fo=48, routed)          6.323     8.937    main_vga_vram_buffer/P[4]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 27.874    

Slack (MET) :             27.885ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 4.359ns (38.287%)  route 7.026ns (61.713%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841     2.614 r  vram_ra/P[0]
                         net (fo=48, routed)          6.312     8.927    main_vga_vram_buffer/P[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 27.885    

Slack (MET) :             27.914ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 4.359ns (38.385%)  route 6.997ns (61.615%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841     2.614 r  vram_ra/P[7]
                         net (fo=48, routed)          6.283     8.898    main_vga_vram_buffer/P[7]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 27.914    

Slack (MET) :             27.972ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 4.359ns (38.581%)  route 6.939ns (61.419%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841     2.614 r  vram_ra/P[12]
                         net (fo=48, routed)          6.225     8.840    main_vga_vram_buffer/P[12]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 27.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.096    -0.310    main_vga_sync/y[9]
    SLICE_X55Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.265    main_vga_sync/vsync_next
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.217    -0.557    
                         clock uncertainty            0.085    -0.473    
    SLICE_X55Y31         FDCE (Hold_fdce_C_D)         0.091    -0.382    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.758%)  route 0.154ns (45.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.154    -0.276    main_vga_sync/x[9]
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.231    main_vga_sync/hsync_next
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.085    -0.472    
    SLICE_X51Y31         FDCE (Hold_fdce_C_D)         0.091    -0.381    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.161    -0.246    main_vga_sync/y[8]
    SLICE_X54Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.085    -0.486    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.365    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.246    main_vga_sync/x[3]
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.571    
                         clock uncertainty            0.085    -0.487    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.121    -0.366    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.476%)  route 0.148ns (41.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.148    -0.259    main_vga_sync/x[1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.085    -0.472    
    SLICE_X53Y31         FDCE (Hold_fdce_C_D)         0.092    -0.380    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.265%)  route 0.183ns (46.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.224    main_vga_sync/y[3]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.179 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    main_vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.571    
                         clock uncertainty            0.085    -0.487    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121    -0.366    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.229%)  route 0.184ns (46.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.184    -0.223    main_vga_sync/y[0]
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  main_vga_sync/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    main_vga_sync/v_count_reg[0]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.085    -0.486    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.365    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.179    -0.253    main_vga_sync/x[5]
    SLICE_X51Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.208 r  main_vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    main_vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.230    -0.572    
                         clock uncertainty            0.085    -0.488    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.092    -0.396    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.186    -0.221    main_vga_sync/y[4]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.230    -0.571    
                         clock uncertainty            0.085    -0.487    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.120    -0.367    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_25MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.870%)  route 0.210ns (50.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.210    -0.198    main_vga_sync/y[5]
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  main_vga_sync/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_vga_sync/v_count_reg[7]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.085    -0.472    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.120    -0.352    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_clock_module_1
  To Clock:  CLK_50MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack       17.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.052ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.704ns (26.609%)  route 1.942ns (73.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.805    -0.545    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.421 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.615     0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.448    17.935    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.408    17.526    
                         clock uncertainty           -0.075    17.451    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.205    17.246    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                 17.052    

Slack (MET) :             17.143ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.936ns (39.849%)  route 1.413ns (60.151%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.997 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.811    -1.186    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.152    -1.034 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.267    -0.767    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.328    -0.439 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.335    -0.104    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X31Y48         FDRE (Setup_fdre_C_CE)      -0.408    17.039    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                 17.143    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.642ns (30.769%)  route 1.444ns (69.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.778    -0.366    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.407    17.525    
                         clock uncertainty           -0.075    17.450    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429    17.021    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.021    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.444ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.329%)  route 1.903ns (80.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 17.931 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=6, routed)           1.903    -0.094    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.444    17.931    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                         clock pessimism             -0.425    17.505    
                         clock uncertainty           -0.075    17.430    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.081    17.349    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.349    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                 17.444    

Slack (MET) :             17.612ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.704ns (31.826%)  route 1.508ns (68.174%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.986    -0.364    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    -0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    17.924    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.505    17.419    
                         clock uncertainty           -0.075    17.344    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.029    17.373    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.373    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                 17.612    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module rise@20.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.704ns (31.841%)  route 1.507ns (68.159%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.985    -0.365    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    -0.241 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    17.924    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.505    17.419    
                         clock uncertainty           -0.075    17.344    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.031    17.375    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.375    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                 17.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.095    -0.331    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.387    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.109    -0.317    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.091    -0.388    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.391%)  route 0.127ns (40.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.564    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.297    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.252    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.075    -0.474    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091    -0.383    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.174%)  route 0.178ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=6, routed)           0.178    -0.247    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.075    -0.457    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070    -0.387    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.142    -0.284    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.387    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.846%)  route 0.141ns (43.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.141    -0.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.388    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.747%)  route 0.137ns (49.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=8, routed)           0.137    -0.289    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.075    -0.491    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.046    -0.445    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.267    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092    -0.387    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.145%)  route 0.302ns (61.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.098    -0.328    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.203    -0.080    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.834    -0.335    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism              0.039    -0.295    
                         clock uncertainty            0.075    -0.220    
    SLICE_X29Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.259    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.564    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.173    -0.251    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X32Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.206 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.075    -0.490    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.092    -0.398    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_clock_module
  To Clock:  CLK_100MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 4.445ns (51.821%)  route 4.133ns (48.179%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.391     6.117    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.657    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 4.445ns (52.011%)  route 4.101ns (47.989%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 7.958 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.360     6.086    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.471     7.958    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y15         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/CLKARDCLK
                         clock pessimism             -0.505     7.452    
                         clock uncertainty           -0.068     7.384    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.648    main_vga_vram_buffer/memory_block_reg_7_0
  -------------------------------------------------------------------
                         required time                          6.648    
                         arrival time                          -6.086    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 4.445ns (52.071%)  route 4.091ns (47.929%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 7.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[18])
                                                      3.841     2.260 f  vram_wa/P[18]
                         net (fo=16, routed)          1.318     3.578    paddle1_renderer_inst/memory_block_reg_9_2[2]
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.148     3.726 r  paddle1_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           2.350     6.076    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.476     7.963    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.505     7.457    
                         clock uncertainty           -0.068     7.389    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.653    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 4.445ns (52.331%)  route 4.049ns (47.669%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     2.260 f  vram_wa/P[16]
                         net (fo=16, routed)          1.401     3.660    paddle1_renderer_inst/memory_block_reg_9_2[0]
    SLICE_X12Y43         LUT4 (Prop_lut4_I2_O)        0.148     3.808 r  paddle1_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           2.225     6.034    main_vga_vram_buffer/WEA[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.482     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKARDCLK
                         clock pessimism             -0.505     7.463    
                         clock uncertainty           -0.068     7.395    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.736     6.659    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 4.421ns (50.343%)  route 4.361ns (49.657%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[16])
                                                      3.841     2.260 r  vram_wa/P[16]
                         net (fo=16, routed)          1.401     3.660    main_vga_vram_buffer/memory_block_reg_9_2_0[16]
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.124     3.784 r  main_vga_vram_buffer/memory_block_reg_6_0_i_1/O
                         net (fo=6, routed)           2.537     6.321    main_vga_vram_buffer/memory_block_reg_6_0_i_1_n_0
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.950    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.950    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.657ns  (logic 4.297ns (49.633%)  route 4.360ns (50.367%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 7.963 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     2.260 r  vram_wa/P[15]
                         net (fo=48, routed)          3.937     6.197    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.476     7.963    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y16         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_2/CLKARDCLK
                         clock pessimism             -0.505     7.457    
                         clock uncertainty           -0.068     7.389    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.874    main_vga_vram_buffer/memory_block_reg_6_2
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.645ns  (logic 4.297ns (49.704%)  route 4.348ns (50.296%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[15])
                                                      3.841     2.260 r  vram_wa/P[15]
                         net (fo=48, routed)          3.925     6.185    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.878    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -6.185    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.297ns (50.519%)  route 4.209ns (49.481%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 7.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841     2.260 r  vram_wa/P[14]
                         net (fo=48, routed)          3.785     6.045    main_vga_vram_buffer/memory_block_reg_9_2_0[14]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.475     7.962    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_1/CLKARDCLK
                         clock pessimism             -0.505     7.456    
                         clock uncertainty           -0.068     7.388    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.822    main_vga_vram_buffer/memory_block_reg_3_1
  -------------------------------------------------------------------
                         required time                          6.822    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.297ns (50.513%)  route 4.210ns (49.487%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 7.967 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841     2.260 r  vram_wa/P[3]
                         net (fo=48, routed)          3.786     6.046    main_vga_vram_buffer/memory_block_reg_9_2_0[3]
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.480     7.967    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_2/CLKARDCLK
                         clock pessimism             -0.505     7.461    
                         clock uncertainty           -0.068     7.393    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     6.827    main_vga_vram_buffer/memory_block_reg_7_2
  -------------------------------------------------------------------
                         required time                          6.827    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_12_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 4.297ns (50.527%)  route 4.207ns (49.473%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.558    -2.461    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.005 r  graphics_renderer_inst/gpu_py_reg[6]/Q
                         net (fo=16, routed)          0.423    -1.581    gpu_pos_y[6]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[6]_P[7])
                                                      3.841     2.260 r  vram_wa/P[7]
                         net (fo=48, routed)          3.784     6.044    main_vga_vram_buffer/memory_block_reg_9_2_0[7]
    RAMB36_X1Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.494     7.980    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X1Y0          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
                         clock pessimism             -0.497     7.483    
                         clock uncertainty           -0.068     7.415    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     6.849    main_vga_vram_buffer/memory_block_reg_12_0
  -------------------------------------------------------------------
                         required time                          6.849    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  0.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.774%)  route 0.126ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.563    -0.566    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=2, routed)           0.126    -0.299    key_states[67]
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.833    -0.336    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.068    -0.463    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.066    -0.397    led_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X31Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/Q
                         net (fo=4, routed)           0.113    -0.314    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[2]
    SLICE_X30Y39         LUT6 (Prop_lut6_I0_O)        0.045    -0.269 r  btn_reset/genblk1[0].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    btn_reset/genblk1[0].the_debouncer/counter[3]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.217    -0.555    
                         clock uncertainty            0.068    -0.488    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.121    -0.367    btn_reset/genblk1[0].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 btn_reset/tmp1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/tmp2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.559    -0.570    btn_reset/CLK_100MHZ
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  btn_reset/tmp1_reg[0]/Q
                         net (fo=1, routed)           0.121    -0.308    btn_reset/tmp1
    SLICE_X28Y36         FDRE                                         r  btn_reset/tmp2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    btn_reset/CLK_100MHZ
    SLICE_X28Y36         FDRE                                         r  btn_reset/tmp2_reg[0]/C
                         clock pessimism             -0.215    -0.555    
                         clock uncertainty            0.068    -0.488    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.070    -0.418    btn_reset/tmp2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.815%)  route 0.147ns (44.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X13Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[2]/Q
                         net (fo=20, routed)          0.147    -0.281    graphics_renderer_inst/x[2]
    SLICE_X12Y32         LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  graphics_renderer_inst/gpu_px[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    graphics_renderer_inst/gpu_px[4]_i_1_n_0
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[4]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.068    -0.489    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.120    -0.369    graphics_renderer_inst/gpu_px_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.121    -0.306    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X29Y39         LUT5 (Prop_lut5_I4_O)        0.045    -0.261 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.218    -0.555    
                         clock uncertainty            0.068    -0.488    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.092    -0.396    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.120    -0.307    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.045    -0.262 r  btn_reset/genblk1[0].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    btn_reset/genblk1[0].the_debouncer/counter[4]_i_1_n_0
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.218    -0.555    
                         clock uncertainty            0.068    -0.488    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.091    -0.397    btn_reset/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.052%)  route 0.145ns (46.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.563    -0.566    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.145    -0.257    key_states[27]
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.833    -0.336    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/C
                         clock pessimism             -0.195    -0.530    
                         clock uncertainty            0.068    -0.463    
    SLICE_X28Y43         FDRE (Hold_fdre_C_D)         0.070    -0.393    led_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.153%)  route 0.151ns (44.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X13Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[2]/Q
                         net (fo=20, routed)          0.151    -0.277    graphics_renderer_inst/x[2]
    SLICE_X12Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.232 r  graphics_renderer_inst/gpu_px[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    graphics_renderer_inst/gpu_px[3]_i_1_n_0
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y32         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[3]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.068    -0.489    
    SLICE_X12Y32         FDCE (Hold_fdce_C_D)         0.121    -0.368    graphics_renderer_inst/gpu_px_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.582%)  route 0.175ns (48.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.175    -0.253    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X30Y39         LUT5 (Prop_lut5_I3_O)        0.045    -0.208 r  btn_reset/genblk1[0].the_debouncer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    btn_reset/genblk1[0].the_debouncer/counter[1]_i_1_n_0
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X30Y39         FDRE (Hold_fdre_C_D)         0.120    -0.346    btn_reset/genblk1[0].the_debouncer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X28Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[11]/Q
                         net (fo=6, routed)           0.131    -0.295    btn_reset/genblk1[0].the_debouncer/counter_reg[11]
    SLICE_X29Y40         LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  btn_reset/genblk1[0].the_debouncer/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    btn_reset/genblk1[0].the_debouncer/counter[14]_i_1_n_0
    SLICE_X29Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X29Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[14]/C
                         clock pessimism             -0.218    -0.554    
                         clock uncertainty            0.068    -0.487    
    SLICE_X29Y40         FDRE (Hold_fdre_C_D)         0.091    -0.396    btn_reset/genblk1[0].the_debouncer/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_clock_module
  To Clock:  CLK_100MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack        4.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.828ns (16.117%)  route 4.309ns (83.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.820     2.684    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.195     7.147    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.952ns (18.223%)  route 4.272ns (81.777%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.783     2.647    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.771 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     2.771    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.195     7.147    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.029     7.176    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.176    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.195     7.146    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.977    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.952ns (18.195%)  route 4.280ns (81.805%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.791     2.655    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.779 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     2.779    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.195     7.147    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.081     7.228    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.228    
                         arrival time                          -2.779    
  -------------------------------------------------------------------
                         slack                                  4.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.187ns (29.380%)  route 0.449ns (70.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.269    -0.157    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.046    -0.111 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]_hold_fix/O
                         net (fo=1, routed)           0.180     0.069    ps2_usb_keyboard/keycode_r_reg[15]_0[6]_hold_fix_1_alias
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.001    -0.054    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.443%)  route 0.624ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.624     0.198    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.089     0.034    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.715%)  route 0.573ns (71.285%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=8, routed)           0.267    -0.158    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.113 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_4/O
                         net (fo=1, routed)           0.307     0.193    ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_4_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     0.238    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.092     0.038    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.453%)  route 0.667ns (82.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.667     0.241    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.087     0.032    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.703%)  route 0.655ns (82.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=6, routed)           0.655     0.230    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X33Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070     0.016    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.317%)  route 0.673ns (82.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.673     0.247    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.086     0.031    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.296ns (34.817%)  route 0.554ns (65.183%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=8, routed)           0.266    -0.159    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.114 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_2/O
                         net (fo=1, routed)           0.288     0.174    ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I2_O)        0.110     0.284 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120     0.066    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.473%)  route 0.605ns (82.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.605     0.166    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.195    -0.055    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)        -0.001    -0.056    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.764%)  route 0.653ns (82.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.653     0.227    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.059     0.005    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.005    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.515%)  route 0.664ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=8, routed)           0.664     0.239    ps2_usb_keyboard/ps2_usb_keyboard_n_2
    SLICE_X33Y44         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y44         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.195    -0.054    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.070     0.016    ps2_usb_keyboard/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_clock_module_1
  To Clock:  CLK_100MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack        4.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 0.828ns (16.117%)  route 4.309ns (83.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.820     2.684    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.194     7.148    
    SLICE_X34Y47         FDRE (Setup_fdre_C_CE)      -0.169     6.979    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                          6.979    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.952ns (18.223%)  route 4.272ns (81.777%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.783     2.647    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.771 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     2.771    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.194     7.148    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.029     7.177    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.177    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[15]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[15]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        4.995ns  (logic 0.828ns (16.575%)  route 4.167ns (83.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.678     2.542    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444     7.931    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[9]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.194     7.147    
    SLICE_X34Y46         FDRE (Setup_fdre_C_CE)      -0.169     6.978    ps2_usb_keyboard/keycodev_reg[9]
  -------------------------------------------------------------------
                         required time                          6.978    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.952ns (18.195%)  route 4.280ns (81.805%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/Q
                         net (fo=8, routed)           2.181     0.184    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124     0.308 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12/O
                         net (fo=1, routed)           0.807     1.115    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_12_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.239 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6/O
                         net (fo=1, routed)           0.501     1.739    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.124     1.863 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=20, routed)          0.791     2.655    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I1_O)        0.124     2.779 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     2.779    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445     7.932    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.342    
                         clock uncertainty           -0.194     7.148    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.081     7.229    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -2.779    
  -------------------------------------------------------------------
                         slack                                  4.450    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.187ns (29.380%)  route 0.449ns (70.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.269    -0.157    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]
    SLICE_X29Y46         LUT1 (Prop_lut1_I0_O)        0.046    -0.111 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]_0[6]_hold_fix/O
                         net (fo=1, routed)           0.180     0.069    ps2_usb_keyboard/keycode_r_reg[15]_0[6]_hold_fix_1_alias
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.001    -0.056    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.443%)  route 0.624ns (81.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.624     0.198    ps2_usb_keyboard/ps2_usb_keyboard_n_17
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.089     0.032    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.231ns (28.715%)  route 0.573ns (71.285%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=8, routed)           0.267    -0.158    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.113 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_4/O
                         net (fo=1, routed)           0.307     0.193    ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_4_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     0.238    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.092     0.036    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.453%)  route 0.667ns (82.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.667     0.241    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.087     0.030    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.030    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.703%)  route 0.655ns (82.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=6, routed)           0.655     0.230    ps2_usb_keyboard/ps2_usb_keyboard_n_6
    SLICE_X33Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[6]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.070     0.014    ps2_usb_keyboard/keycodev_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.141ns (17.317%)  route 0.673ns (82.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.673     0.247    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.086     0.029    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.029    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.296ns (34.817%)  route 0.554ns (65.183%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=8, routed)           0.266    -0.159    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X31Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.114 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_2/O
                         net (fo=1, routed)           0.288     0.174    ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I2_O)        0.110     0.284 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     0.284    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120     0.064    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.284    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.128ns (17.473%)  route 0.605ns (82.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.605     0.166    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y46         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.194    -0.057    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)        -0.001    -0.058    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.764%)  route 0.653ns (82.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.653     0.227    ps2_usb_keyboard/ps2_usb_keyboard_n_18
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X34Y47         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.059     0.003    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.003    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.515%)  route 0.664ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=8, routed)           0.664     0.239    ps2_usb_keyboard/ps2_usb_keyboard_n_2
    SLICE_X33Y44         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X33Y44         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[2]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.194    -0.056    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.070     0.014    ps2_usb_keyboard/keycodev_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_clock_module
  To Clock:  CLK_25MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack       27.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.472ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.798ns  (logic 4.359ns (36.947%)  route 7.439ns (63.053%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     2.614 r  vram_ra/P[8]
                         net (fo=48, routed)          6.725     9.339    main_vga_vram_buffer/P[8]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                 27.472    

Slack (MET) :             27.533ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.737ns  (logic 4.359ns (37.138%)  route 7.378ns (62.862%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     2.614 r  vram_ra/P[3]
                         net (fo=48, routed)          6.664     9.279    main_vga_vram_buffer/P[3]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 27.533    

Slack (MET) :             27.691ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 4.359ns (37.647%)  route 7.220ns (62.353%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841     2.614 r  vram_ra/P[5]
                         net (fo=48, routed)          6.506     9.120    main_vga_vram_buffer/P[5]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                 27.691    

Slack (MET) :             27.806ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.460ns  (logic 4.359ns (38.037%)  route 7.101ns (61.963%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[8])
                                                      3.841     2.614 r  vram_ra/P[8]
                         net (fo=48, routed)          6.387     9.001    main_vga_vram_buffer/P[8]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.477    37.964    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.085    37.373    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.807    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                 27.806    

Slack (MET) :             27.828ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.442ns  (logic 4.359ns (38.096%)  route 7.083ns (61.904%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[9])
                                                      3.841     2.614 r  vram_ra/P[9]
                         net (fo=48, routed)          6.369     8.984    main_vga_vram_buffer/P[9]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 27.828    

Slack (MET) :             27.867ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.399ns  (logic 4.359ns (38.239%)  route 7.040ns (61.761%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     2.614 r  vram_ra/P[3]
                         net (fo=48, routed)          6.326     8.941    main_vga_vram_buffer/P[3]
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.477    37.964    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                         clock pessimism             -0.505    37.458    
                         clock uncertainty           -0.085    37.373    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.807    main_vga_vram_buffer/memory_block_reg_0_2
  -------------------------------------------------------------------
                         required time                         36.807    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 27.867    

Slack (MET) :             27.874ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.396ns  (logic 4.359ns (38.251%)  route 7.037ns (61.749%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[4])
                                                      3.841     2.614 r  vram_ra/P[4]
                         net (fo=48, routed)          6.323     8.937    main_vga_vram_buffer/P[4]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 27.874    

Slack (MET) :             27.885ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 4.359ns (38.287%)  route 7.026ns (61.713%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      3.841     2.614 r  vram_ra/P[0]
                         net (fo=48, routed)          6.312     8.927    main_vga_vram_buffer/P[0]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 27.885    

Slack (MET) :             27.914ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.356ns  (logic 4.359ns (38.385%)  route 6.997ns (61.615%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[7])
                                                      3.841     2.614 r  vram_ra/P[7]
                         net (fo=48, routed)          6.283     8.898    main_vga_vram_buffer/P[7]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                 27.914    

Slack (MET) :             27.972ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        11.298ns  (logic 4.359ns (38.581%)  route 6.939ns (61.419%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.560    -2.459    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.518    -1.941 r  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=6, routed)           0.714    -1.227    main_vga_sync_n_13
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841     2.614 r  vram_ra/P[12]
                         net (fo=48, routed)          6.225     8.840    main_vga_vram_buffer/P[12]
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.481    37.968    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y18         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.505    37.462    
                         clock uncertainty           -0.085    37.377    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    36.811    main_vga_vram_buffer/memory_block_reg_1_2
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                 27.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  main_vga_sync/v_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.096    -0.310    main_vga_sync/y[9]
    SLICE_X55Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.265 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.265    main_vga_sync/vsync_next
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.217    -0.557    
                         clock uncertainty            0.085    -0.473    
    SLICE_X55Y31         FDCE (Hold_fdce_C_D)         0.091    -0.382    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.758%)  route 0.154ns (45.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.154    -0.276    main_vga_sync/x[9]
    SLICE_X51Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.231 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.231    main_vga_sync/hsync_next
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.085    -0.472    
    SLICE_X51Y31         FDCE (Hold_fdce_C_D)         0.091    -0.381    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.161    -0.246    main_vga_sync/y[8]
    SLICE_X54Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.201 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.085    -0.486    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.365    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/h_count_reg_reg[3]/Q
                         net (fo=4, routed)           0.161    -0.246    main_vga_sync/x[3]
    SLICE_X52Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.201 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.571    
                         clock uncertainty            0.085    -0.487    
    SLICE_X52Y30         FDCE (Hold_fdce_C_D)         0.121    -0.366    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.476%)  route 0.148ns (41.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.148    -0.259    main_vga_sync/x[1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.045    -0.214 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.085    -0.472    
    SLICE_X53Y31         FDCE (Hold_fdce_C_D)         0.092    -0.380    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.265%)  route 0.183ns (46.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.183    -0.224    main_vga_sync/y[3]
    SLICE_X54Y30         LUT5 (Prop_lut5_I1_O)        0.045    -0.179 r  main_vga_sync/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    main_vga_sync/v_count_reg[3]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.230    -0.571    
                         clock uncertainty            0.085    -0.487    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.121    -0.366    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.229%)  route 0.184ns (46.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDCE (Prop_fdce_C_Q)         0.164    -0.406 f  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.184    -0.223    main_vga_sync/y[0]
    SLICE_X54Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.178 r  main_vga_sync/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    main_vga_sync/v_count_reg[0]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.230    -0.570    
                         clock uncertainty            0.085    -0.486    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.121    -0.365    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.018%)  route 0.179ns (48.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.179    -0.253    main_vga_sync/x[5]
    SLICE_X51Y29         LUT4 (Prop_lut4_I2_O)        0.045    -0.208 r  main_vga_sync/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.208    main_vga_sync/h_count_reg[7]_i_1_n_0
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.230    -0.572    
                         clock uncertainty            0.085    -0.488    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.092    -0.396    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.558    -0.571    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  main_vga_sync/v_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.186    -0.221    main_vga_sync/y[4]
    SLICE_X54Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.176 r  main_vga_sync/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    main_vga_sync/v_count_reg[4]_i_1_n_0
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.230    -0.571    
                         clock uncertainty            0.085    -0.487    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.120    -0.367    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_25MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.870%)  route 0.210ns (50.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.557    -0.572    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.408 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.210    -0.198    main_vga_sync/y[5]
    SLICE_X54Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.153 r  main_vga_sync/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_vga_sync/v_count_reg[7]_i_1_n_0
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.085    -0.472    
    SLICE_X54Y31         FDCE (Hold_fdce_C_D)         0.120    -0.352    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_clock_module
  To Clock:  CLK_50MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack       17.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.052ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.704ns (26.609%)  route 1.942ns (73.391%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 17.935 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.805    -0.545    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124    -0.421 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.615     0.194    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.448    17.935    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.408    17.526    
                         clock uncertainty           -0.075    17.451    
    SLICE_X29Y49         FDRE (Setup_fdre_C_CE)      -0.205    17.246    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                         17.246    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                 17.052    

Slack (MET) :             17.143ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.936ns (39.849%)  route 1.413ns (60.151%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.997 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.811    -1.186    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.152    -1.034 f  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0/O
                         net (fo=1, routed)           0.267    -0.767    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_2__0_n_0
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.328    -0.439 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.335    -0.104    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X31Y48         FDRE (Setup_fdre_C_CE)      -0.408    17.039    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                         17.039    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                 17.143    

Slack (MET) :             17.387ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 0.642ns (30.769%)  route 1.444ns (69.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.778    -0.366    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.407    17.525    
                         clock uncertainty           -0.075    17.450    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.429    17.021    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.021    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                 17.387    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.443ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.642ns (31.666%)  route 1.385ns (68.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 17.933 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.566    -2.453    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.935 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.666    -1.268    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X31Y49         LUT2 (Prop_lut2_I1_O)        0.124    -1.144 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719    -0.425    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    17.933    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.410    17.522    
                         clock uncertainty           -0.075    17.447    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    17.018    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                           0.425    
  -------------------------------------------------------------------
                         slack                                 17.443    

Slack (MET) :             17.444ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.456ns (19.329%)  route 1.903ns (80.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 17.931 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.565    -2.454    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.998 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/Q
                         net (fo=6, routed)           1.903    -0.094    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]_0
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.444    17.931    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                         clock pessimism             -0.425    17.505    
                         clock uncertainty           -0.075    17.430    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.081    17.349    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]
  -------------------------------------------------------------------
                         required time                         17.349    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                 17.444    

Slack (MET) :             17.612ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.704ns (31.826%)  route 1.508ns (68.174%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.986    -0.364    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    -0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    17.924    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.505    17.419    
                         clock uncertainty           -0.075    17.344    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.029    17.373    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.373    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                 17.612    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_clock_module_1 rise@20.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.704ns (31.841%)  route 1.507ns (68.159%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns = ( 17.924 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.567    -2.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    -1.996 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.522    -1.474    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    -1.350 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.985    -0.365    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124    -0.241 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    17.924    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.505    17.419    
                         clock uncertainty           -0.075    17.344    
    SLICE_X29Y50         FDRE (Setup_fdre_C_D)        0.031    17.375    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.375    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                 17.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.095    -0.331    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.045    -0.286 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.387    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.109    -0.317    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X28Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.091    -0.388    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.391%)  route 0.127ns (40.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.564    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.127    -0.297    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X31Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.252 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.252    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.214    -0.549    
                         clock uncertainty            0.075    -0.474    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091    -0.383    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.174%)  route 0.178ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=6, routed)           0.178    -0.247    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]_0
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.831    -0.338    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X35Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.075    -0.457    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.070    -0.387    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.673%)  route 0.142ns (43.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.142    -0.284    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.239 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092    -0.387    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.846%)  route 0.141ns (43.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.141    -0.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.091    -0.388    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.747%)  route 0.137ns (49.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.563    -0.566    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=8, routed)           0.137    -0.289    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]_0
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                         clock pessimism             -0.230    -0.566    
                         clock uncertainty            0.075    -0.491    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.046    -0.445    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.159    -0.267    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X28Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.075    -0.479    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092    -0.387    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.145%)  route 0.302ns (61.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.562    -0.567    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X28Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/Q
                         net (fo=5, routed)           0.098    -0.328    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.203    -0.080    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.834    -0.335    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism              0.039    -0.295    
                         clock uncertainty            0.075    -0.220    
    SLICE_X29Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.259    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_clock_module_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_clock_module_1 rise@0.000ns - CLK_50MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.564    -0.565    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.173    -0.251    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X32Y49         LUT4 (Prop_lut4_I3_O)        0.045    -0.206 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.230    -0.565    
                         clock uncertainty            0.075    -0.490    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.092    -0.398    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_clock_module
  To Clock:  CLK_100MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack        6.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.518ns (17.742%)  route 2.402ns (82.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.402     0.465    graphics_renderer_inst/AR[0]
    SLICE_X11Y29         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y29         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[3]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[0]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[1]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[2]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[7]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[7]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[4]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[5]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[5]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[6]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.518ns (20.551%)  route 2.003ns (79.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.003     0.066    graphics_renderer_inst/AR[0]
    SLICE_X9Y32          FDCE                                         f  graphics_renderer_inst/gpu_py_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442     7.929    graphics_renderer_inst/CLK_100MHZ
    SLICE_X9Y32          FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
                         clock pessimism             -0.425     7.503    
                         clock uncertainty           -0.068     7.436    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405     7.031    graphics_renderer_inst/gpu_py_reg[8]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.518ns (22.400%)  route 1.794ns (77.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          1.794    -0.142    graphics_renderer_inst/AR[0]
    SLICE_X11Y32         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.443     7.930    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y32         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[9]/C
                         clock pessimism             -0.425     7.504    
                         clock uncertainty           -0.068     7.437    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.032    graphics_renderer_inst/gpu_py_reg[9]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  7.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.575%)  route 0.324ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.324    -0.079    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    game_logic_inst/cnt_ball_movement_x/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.575%)  route 0.324ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.324    -0.079    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    game_logic_inst/cnt_ball_movement_x/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_clock_module_1
  To Clock:  CLK_100MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack        6.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.518ns (17.742%)  route 2.402ns (82.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.402     0.465    graphics_renderer_inst/AR[0]
    SLICE_X11Y29         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y29         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[3]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[0]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[1]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[2]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[7]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[7]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[4]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[5]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[5]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[6]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.518ns (20.551%)  route 2.003ns (79.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.003     0.066    graphics_renderer_inst/AR[0]
    SLICE_X9Y32          FDCE                                         f  graphics_renderer_inst/gpu_py_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442     7.929    graphics_renderer_inst/CLK_100MHZ
    SLICE_X9Y32          FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
                         clock pessimism             -0.425     7.503    
                         clock uncertainty           -0.068     7.436    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405     7.031    graphics_renderer_inst/gpu_py_reg[8]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.518ns (22.400%)  route 1.794ns (77.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          1.794    -0.142    graphics_renderer_inst/AR[0]
    SLICE_X11Y32         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.443     7.930    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y32         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[9]/C
                         clock pessimism             -0.425     7.504    
                         clock uncertainty           -0.068     7.437    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.032    graphics_renderer_inst/gpu_py_reg[9]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  7.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.575%)  route 0.324ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.324    -0.079    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.068    -0.465    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.532    game_logic_inst/cnt_ball_movement_x/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.575%)  route 0.324ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.324    -0.079    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.068    -0.465    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.532    game_logic_inst/cnt_ball_movement_x/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_clock_module
  To Clock:  CLK_100MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack        6.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.518ns (17.742%)  route 2.402ns (82.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.402     0.465    graphics_renderer_inst/AR[0]
    SLICE_X11Y29         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y29         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[3]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[0]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[1]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[2]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[7]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.068     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[7]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[4]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[5]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[5]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.068     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[6]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.518ns (20.551%)  route 2.003ns (79.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.003     0.066    graphics_renderer_inst/AR[0]
    SLICE_X9Y32          FDCE                                         f  graphics_renderer_inst/gpu_py_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442     7.929    graphics_renderer_inst/CLK_100MHZ
    SLICE_X9Y32          FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
                         clock pessimism             -0.425     7.503    
                         clock uncertainty           -0.068     7.436    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405     7.031    graphics_renderer_inst/gpu_py_reg[8]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.518ns (22.400%)  route 1.794ns (77.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          1.794    -0.142    graphics_renderer_inst/AR[0]
    SLICE_X11Y32         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.443     7.930    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y32         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[9]/C
                         clock pessimism             -0.425     7.504    
                         clock uncertainty           -0.068     7.437    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.032    graphics_renderer_inst/gpu_py_reg[9]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  7.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism             -0.195    -0.533    
                         clock uncertainty            0.068    -0.466    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.575%)  route 0.324ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.324    -0.079    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.068    -0.465    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.532    game_logic_inst/cnt_ball_movement_x/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.575%)  route 0.324ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.324    -0.079    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/C
                         clock pessimism             -0.195    -0.532    
                         clock uncertainty            0.068    -0.465    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.532    game_logic_inst/cnt_ball_movement_x/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_clock_module_1
  To Clock:  CLK_100MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack        6.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.518ns (17.742%)  route 2.402ns (82.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.402     0.465    graphics_renderer_inst/AR[0]
    SLICE_X11Y29         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y29         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.067     7.434    
    SLICE_X11Y29         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[3]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                  6.564    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[0]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.067     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[0]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.067     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[1]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.067     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[2]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.518ns (18.642%)  route 2.261ns (81.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.261     0.324    graphics_renderer_inst/AR[0]
    SLICE_X11Y30         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440     7.927    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y30         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[7]/C
                         clock pessimism             -0.425     7.501    
                         clock uncertainty           -0.067     7.434    
    SLICE_X11Y30         FDCE (Recov_fdce_C_CLR)     -0.405     7.029    graphics_renderer_inst/gpu_py_reg[7]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  6.705    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.067     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[4]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[5]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.067     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[5]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.518ns (19.711%)  route 2.110ns (80.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 7.928 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.110     0.173    graphics_renderer_inst/AR[0]
    SLICE_X11Y31         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441     7.928    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y31         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[6]/C
                         clock pessimism             -0.425     7.502    
                         clock uncertainty           -0.067     7.435    
    SLICE_X11Y31         FDCE (Recov_fdce_C_CLR)     -0.405     7.030    graphics_renderer_inst/gpu_py_reg[6]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.518ns (20.551%)  route 2.003ns (79.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.003     0.066    graphics_renderer_inst/AR[0]
    SLICE_X9Y32          FDCE                                         f  graphics_renderer_inst/gpu_py_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442     7.929    graphics_renderer_inst/CLK_100MHZ
    SLICE_X9Y32          FDCE                                         r  graphics_renderer_inst/gpu_py_reg[8]/C
                         clock pessimism             -0.425     7.503    
                         clock uncertainty           -0.067     7.436    
    SLICE_X9Y32          FDCE (Recov_fdce_C_CLR)     -0.405     7.031    graphics_renderer_inst/gpu_py_reg[8]
  -------------------------------------------------------------------
                         required time                          7.031    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             7.174ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_clock_module_1 rise@10.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.518ns (22.400%)  route 1.794ns (77.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.070ns = ( 7.930 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          1.794    -0.142    graphics_renderer_inst/AR[0]
    SLICE_X11Y32         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.443     7.930    graphics_renderer_inst/CLK_100MHZ
    SLICE_X11Y32         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[9]/C
                         clock pessimism             -0.425     7.504    
                         clock uncertainty           -0.067     7.437    
    SLICE_X11Y32         FDCE (Recov_fdce_C_CLR)     -0.405     7.032    graphics_renderer_inst/gpu_py_reg[9]
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  7.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[2]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.319%)  route 0.198ns (54.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.198    -0.205    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[3]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y41         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.573%)  route 0.261ns (61.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.261    -0.142    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y42         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.830    -0.339    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y42         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism             -0.195    -0.533    
    SLICE_X34Y42         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.575%)  route 0.324ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.324    -0.079    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[10]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    game_logic_inst/cnt_ball_movement_x/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.164ns (33.575%)  route 0.324ns (66.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.324    -0.079    game_logic_inst/cnt_ball_movement_x/AR[0]
    SLICE_X34Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X34Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[11]/C
                         clock pessimism             -0.195    -0.532    
    SLICE_X34Y43         FDCE (Remov_fdce_C_CLR)     -0.067    -0.599    game_logic_inst/cnt_ball_movement_x/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.520    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_clock_module
  To Clock:  CLK_25MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack        5.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.332ns  (logic 0.518ns (15.545%)  route 2.814ns (84.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.814    30.878    main_vga_sync/AR[0]
    SLICE_X54Y29         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.332ns  (logic 0.518ns (15.545%)  route 2.814ns (84.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.814    30.878    main_vga_sync/AR[0]
    SLICE_X54Y29         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X55Y31         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.205    37.134    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.729    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.205    37.134    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.205    37.134    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.205    37.134    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.868%)  route 0.870ns (84.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.870     0.466    main_vga_sync/AR[0]
    SLICE_X51Y31         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.205    -0.049    
    SLICE_X51Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.141    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.205    -0.050    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.205    -0.050    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.205    -0.050    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.205    -0.050    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.205    -0.051    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.143    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.205    -0.051    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.143    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.205    -0.051    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.143    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.375%)  route 0.977ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.977     0.574    main_vga_sync/AR[0]
    SLICE_X53Y31         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.205    -0.049    
    SLICE_X53Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.141    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.375%)  route 0.977ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.977     0.574    main_vga_sync/AR[0]
    SLICE_X53Y31         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.205    -0.049    
    SLICE_X53Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.141    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.714    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_clock_module_1
  To Clock:  CLK_25MHZ_clock_module

Setup :            0  Failing Endpoints,  Worst Slack        5.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.332ns  (logic 0.518ns (15.545%)  route 2.814ns (84.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.814    30.878    main_vga_sync/AR[0]
    SLICE_X54Y29         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.332ns  (logic 0.518ns (15.545%)  route 2.814ns (84.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.814    30.878    main_vga_sync/AR[0]
    SLICE_X54Y29         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.205    37.133    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.814    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.814    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X55Y31         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.205    37.134    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.729    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.205    37.134    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.205    37.134    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.222    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.205    37.134    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.868%)  route 0.870ns (84.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.870     0.466    main_vga_sync/AR[0]
    SLICE_X51Y31         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.205    -0.049    
    SLICE_X51Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.141    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.205    -0.050    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.205    -0.050    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.205    -0.050    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.205    -0.050    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.117    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.117    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.205    -0.051    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.143    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.205    -0.051    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.143    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.205    -0.051    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.143    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.375%)  route 0.977ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.977     0.574    main_vga_sync/AR[0]
    SLICE_X53Y31         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.205    -0.049    
    SLICE_X53Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.141    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.375%)  route 0.977ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.977     0.574    main_vga_sync/AR[0]
    SLICE_X53Y31         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.205    -0.049    
    SLICE_X53Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.141    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.714    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_clock_module
  To Clock:  CLK_25MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.332ns  (logic 0.518ns (15.545%)  route 2.814ns (84.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.814    30.878    main_vga_sync/AR[0]
    SLICE_X54Y29         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.332ns  (logic 0.518ns (15.545%)  route 2.814ns (84.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.814    30.878    main_vga_sync/AR[0]
    SLICE_X54Y29         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X55Y31         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.202    37.137    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.732    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.202    37.137    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.818    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.202    37.137    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.818    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.202    37.137    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.818    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.868%)  route 0.870ns (84.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.870     0.466    main_vga_sync/AR[0]
    SLICE_X51Y31         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X51Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.144    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.120    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.120    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.120    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.120    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.146    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.146    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.146    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.375%)  route 0.977ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.977     0.574    main_vga_sync/AR[0]
    SLICE_X53Y31         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X53Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.144    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.375%)  route 0.977ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.977     0.574    main_vga_sync/AR[0]
    SLICE_X53Y31         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X53Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.144    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.717    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_clock_module_1
  To Clock:  CLK_25MHZ_clock_module_1

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.332ns  (logic 0.518ns (15.545%)  route 2.814ns (84.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.814    30.878    main_vga_sync/AR[0]
    SLICE_X54Y29         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.332ns  (logic 0.518ns (15.545%)  route 2.814ns (84.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.814    30.878    main_vga_sync/AR[0]
    SLICE_X54Y29         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y29         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y29         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.878    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.191ns  (logic 0.518ns (16.231%)  route 2.673ns (83.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.673    30.737    main_vga_sync/AR[0]
    SLICE_X54Y30         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.441    37.928    main_vga_sync/CLK_25MHZ
    SLICE_X54Y30         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism             -0.590    37.338    
                         clock uncertainty           -0.202    37.136    
    SLICE_X54Y30         FDCE (Recov_fdce_C_CLR)     -0.319    36.817    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.817    
                         arrival time                         -30.737    
  -------------------------------------------------------------------
                         slack                                  6.080    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X55Y31         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.202    37.137    
    SLICE_X55Y31         FDCE (Recov_fdce_C_CLR)     -0.405    36.732    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         36.732    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.202    37.137    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.818    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.202    37.137    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.818    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_clock_module_1 rise@40.000ns - CLK_100MHZ_clock_module_1 rise@30.000ns)
  Data Path Delay:        3.048ns  (logic 0.518ns (16.994%)  route 2.530ns (83.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 37.929 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          2.530    30.594    main_vga_sync/AR[0]
    SLICE_X54Y31         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.442    37.929    main_vga_sync/CLK_25MHZ
    SLICE_X54Y31         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.339    
                         clock uncertainty           -0.202    37.137    
    SLICE_X54Y31         FDCE (Recov_fdce_C_CLR)     -0.319    36.818    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                         -30.594    
  -------------------------------------------------------------------
                         slack                                  6.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.164ns (15.868%)  route 0.870ns (84.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.870     0.466    main_vga_sync/AR[0]
    SLICE_X51Y31         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X51Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.144    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.466    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.120    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.120    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.120    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.164ns (15.400%)  route 0.901ns (84.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.901     0.498    main_vga_sync/AR[0]
    SLICE_X52Y30         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.827    -0.342    main_vga_sync/CLK_25MHZ
    SLICE_X52Y30         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X52Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.120    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.146    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.146    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.164ns (15.148%)  route 0.919ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.919     0.515    main_vga_sync/AR[0]
    SLICE_X51Y29         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.826    -0.343    main_vga_sync/CLK_25MHZ
    SLICE_X51Y29         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X51Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.146    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.375%)  route 0.977ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.977     0.574    main_vga_sync/AR[0]
    SLICE_X53Y31         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X53Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.144    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_clock_module_1 rise@0.000ns - CLK_100MHZ_clock_module_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.375%)  route 0.977ns (85.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.977     0.574    main_vga_sync/AR[0]
    SLICE_X53Y31         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.828    -0.341    main_vga_sync/CLK_25MHZ
    SLICE_X53Y31         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism              0.087    -0.254    
                         clock uncertainty            0.202    -0.052    
    SLICE_X53Y31         FDCE (Remov_fdce_C_CLR)     -0.092    -0.144    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.574    
  -------------------------------------------------------------------
                         slack                                  0.717    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_dx_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.078ns  (logic 1.554ns (19.237%)  route 6.524ns (80.763%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.652     6.737    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.861 r  game_logic_inst/ball_px[2]_i_2/O
                         net (fo=2, routed)           1.093     7.954    game_logic_inst/ball_px[2]_i_2_n_0
    SLICE_X38Y36         LUT2 (Prop_lut2_I0_O)        0.124     8.078 r  game_logic_inst/ball_dx_i_1/O
                         net (fo=1, routed)           0.000     8.078    game_logic_inst/ball_dx_i_1_n_0
    SLICE_X38Y36         FDCE                                         r  game_logic_inst/ball_dx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.068ns  (logic 1.554ns (19.261%)  route 6.514ns (80.739%))
  Logic Levels:           8  (FDCE=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.652     6.737    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.861 r  game_logic_inst/ball_px[2]_i_2/O
                         net (fo=2, routed)           1.083     7.944    game_logic_inst/ball_px[2]_i_2_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I0_O)        0.124     8.068 r  game_logic_inst/ball_px[2]_i_1/O
                         net (fo=1, routed)           0.000     8.068    game_logic_inst/ball_px[2]_i_1_n_0
    SLICE_X38Y36         FDCE                                         r  game_logic_inst/ball_px_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.894ns  (logic 1.554ns (19.686%)  route 6.340ns (80.314%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.406     6.491    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.615 r  game_logic_inst/ball_px[9]_i_5/O
                         net (fo=8, routed)           1.155     7.770    game_logic_inst/ball_px[9]_i_5_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.124     7.894 r  game_logic_inst/ball_px[9]_i_1/O
                         net (fo=1, routed)           0.000     7.894    game_logic_inst/ball_px[9]_i_1_n_0
    SLICE_X39Y35         FDCE                                         r  game_logic_inst/ball_px_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 1.554ns (20.209%)  route 6.136ns (79.791%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.406     6.491    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.615 r  game_logic_inst/ball_px[9]_i_5/O
                         net (fo=8, routed)           0.951     7.566    game_logic_inst/ball_px[9]_i_5_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     7.690 r  game_logic_inst/ball_px[8]_i_1/O
                         net (fo=1, routed)           0.000     7.690    game_logic_inst/ball_px[8]_i_1_n_0
    SLICE_X38Y35         FDPE                                         r  game_logic_inst/ball_px_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 1.554ns (20.365%)  route 6.077ns (79.635%))
  Logic Levels:           8  (FDCE=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.406     6.491    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.615 r  game_logic_inst/ball_px[9]_i_5/O
                         net (fo=8, routed)           0.892     7.507    game_logic_inst/ball_px[9]_i_5_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.124     7.631 r  game_logic_inst/ball_px[7]_i_1/O
                         net (fo=1, routed)           0.000     7.631    game_logic_inst/ball_px[7]_i_1_n_0
    SLICE_X37Y35         FDCE                                         r  game_logic_inst/ball_px_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 1.554ns (20.498%)  route 6.027ns (79.502%))
  Logic Levels:           8  (FDCE=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.406     6.491    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.615 r  game_logic_inst/ball_px[9]_i_5/O
                         net (fo=8, routed)           0.842     7.457    game_logic_inst/ball_px[9]_i_5_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.124     7.581 r  game_logic_inst/ball_px[5]_i_1/O
                         net (fo=1, routed)           0.000     7.581    game_logic_inst/ball_px[5]_i_1_n_0
    SLICE_X38Y34         FDPE                                         r  game_logic_inst/ball_px_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 1.554ns (20.525%)  route 6.017ns (79.475%))
  Logic Levels:           8  (FDCE=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.406     6.491    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.615 r  game_logic_inst/ball_px[9]_i_5/O
                         net (fo=8, routed)           0.832     7.447    game_logic_inst/ball_px[9]_i_5_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.571 r  game_logic_inst/ball_px[6]_i_1/O
                         net (fo=1, routed)           0.000     7.571    game_logic_inst/ball_px[6]_i_1_n_0
    SLICE_X38Y34         FDCE                                         r  game_logic_inst/ball_px_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.554ns (21.527%)  route 5.665ns (78.473%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.406     6.491    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.615 r  game_logic_inst/ball_px[9]_i_5/O
                         net (fo=8, routed)           0.480     7.095    game_logic_inst/ball_px[9]_i_5_n_0
    SLICE_X41Y35         LUT3 (Prop_lut3_I0_O)        0.124     7.219 r  game_logic_inst/ball_px[1]_i_1/O
                         net (fo=1, routed)           0.000     7.219    game_logic_inst/ball_px[1]_i_1_n_0
    SLICE_X41Y35         FDCE                                         r  game_logic_inst/ball_px_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.381ns (61.939%)  route 2.692ns (38.060%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  main_display/q_reg[0]/Q
                         net (fo=6, routed)           0.827     1.345    main_display/q_reg_n_0_[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.153     1.498 r  main_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.363    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.073 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.073    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 1.554ns (21.974%)  route 5.518ns (78.026%))
  Logic Levels:           8  (FDCE=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.689     2.145    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X38Y37         LUT6 (Prop_lut6_I4_O)        0.124     2.269 r  game_logic_inst/ball_px[9]_i_48/O
                         net (fo=1, routed)           0.798     3.067    game_logic_inst/ball_px[9]_i_48_n_0
    SLICE_X37Y37         LUT5 (Prop_lut5_I4_O)        0.152     3.219 f  game_logic_inst/ball_px[9]_i_42/O
                         net (fo=1, routed)           0.949     4.169    game_logic_inst/ball_px[9]_i_42_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.326     4.495 r  game_logic_inst/ball_px[9]_i_34/O
                         net (fo=1, routed)           0.484     4.979    game_logic_inst/ball_px[9]_i_34_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.103 r  game_logic_inst/ball_px[9]_i_19/O
                         net (fo=1, routed)           0.859     5.961    game_logic_inst/ball_px[9]_i_19_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.124     6.085 r  game_logic_inst/ball_px[9]_i_10/O
                         net (fo=2, routed)           0.406     6.491    game_logic_inst/ball_px[9]_i_10_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.615 r  game_logic_inst/ball_px[9]_i_5/O
                         net (fo=8, routed)           0.333     6.948    game_logic_inst/ball_px[9]_i_5_n_0
    SLICE_X41Y36         LUT5 (Prop_lut5_I4_O)        0.124     7.072 r  game_logic_inst/ball_px[3]_i_1/O
                         net (fo=1, routed)           0.000     7.072    game_logic_inst/ball_px[3]_i_1_n_0
    SLICE_X41Y36         FDPE                                         r  game_logic_inst/ball_px_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_rx/is_received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            received_old_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE                         0.000     0.000 r  usb_rs232_rx/is_received_reg/C
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/is_received_reg/Q
                         net (fo=3, routed)           0.079     0.220    received
    SLICE_X3Y102         FDRE                                         r  received_old_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[4]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    dout[4]
    SLICE_X4Y100         FDRE                                         r  uart_data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[7]/C
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    dout[7]
    SLICE_X7Y102         FDRE                                         r  uart_data_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.897%)  route 0.116ns (45.103%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[6]/C
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[6]/Q
                         net (fo=1, routed)           0.116     0.257    dout[6]
    SLICE_X4Y100         FDRE                                         r  uart_data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.394%)  route 0.123ns (46.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.123     0.264    usb_rs232_tx/is_sending
    SLICE_X7Y101         FDRE                                         r  usb_rs232_tx/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.394%)  route 0.123ns (46.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.123     0.264    usb_rs232_tx/is_sending
    SLICE_X7Y101         FDRE                                         r  usb_rs232_tx/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.394%)  route 0.123ns (46.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.123     0.264    usb_rs232_tx/is_sending
    SLICE_X7Y101         FDRE                                         r  usb_rs232_tx/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.394%)  route 0.123ns (46.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.123     0.264    usb_rs232_tx/is_sending
    SLICE_X7Y101         FDRE                                         r  usb_rs232_tx/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.394%)  route 0.123ns (46.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.123     0.264    usb_rs232_tx/is_sending
    SLICE_X6Y101         FDRE                                         r  usb_rs232_tx/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.394%)  route 0.123ns (46.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.123     0.264    usb_rs232_tx/is_sending
    SLICE_X6Y101         FDRE                                         r  usb_rs232_tx/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_clock_module
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 4.023ns (53.644%)  route 3.476ns (46.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.560    -2.459    sys_clk
    SLICE_X30Y36         FDRE                                         r  led_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.941 r  led_r_reg[0]/Q
                         net (fo=1, routed)           3.476     1.536    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.041 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.041    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 3.965ns (57.171%)  route 2.970ns (42.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.566    -2.453    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  led_r_reg[3]/Q
                         net (fo=1, routed)           2.970     0.974    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     4.483 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.483    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 3.957ns (57.216%)  route 2.959ns (42.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.566    -2.453    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  led_r_reg[2]/Q
                         net (fo=1, routed)           2.959     0.962    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     4.463 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.463    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 3.986ns (61.149%)  route 2.532ns (38.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.566    -2.453    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  led_r_reg[1]/Q
                         net (fo=1, routed)           2.532     0.536    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     4.065 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.065    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.203ns  (logic 1.358ns (32.308%)  route 2.845ns (67.692%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.565    -2.454    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.936 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           1.394    -0.541    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.153    -0.388 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.844     0.456    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I0_O)        0.356     0.812 r  game_logic_inst/pad1_py[6]_i_2/O
                         net (fo=2, routed)           0.607     1.419    game_logic_inst/pad1_py[6]_i_2_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.331     1.750 r  game_logic_inst/pad1_py[5]_i_1/O
                         net (fo=1, routed)           0.000     1.750    game_logic_inst/pad1_py[5]_i_1_n_0
    SLICE_X32Y37         FDCE                                         r  game_logic_inst/pad1_py_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.107ns  (logic 1.358ns (33.065%)  route 2.749ns (66.935%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.565    -2.454    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.936 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           1.394    -0.541    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.153    -0.388 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.844     0.456    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I0_O)        0.356     0.812 r  game_logic_inst/pad1_py[6]_i_2/O
                         net (fo=2, routed)           0.511     1.323    game_logic_inst/pad1_py[6]_i_2_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.331     1.654 r  game_logic_inst/pad1_py[6]_i_1/O
                         net (fo=1, routed)           0.000     1.654    game_logic_inst/pad1_py[6]_i_1_n_0
    SLICE_X32Y37         FDPE                                         r  game_logic_inst/pad1_py_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.465ns  (logic 0.393ns (26.818%)  route 1.072ns (73.182%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.204    -0.133 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.612     0.480    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.052     0.532 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.460     0.992    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I2_O)        0.137     1.129 r  game_logic_inst/pad1_py[4]_i_1/O
                         net (fo=1, routed)           0.000     1.129    game_logic_inst/pad1_py[4]_i_1_n_0
    SLICE_X34Y38         FDCE                                         r  game_logic_inst/pad1_py_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 0.393ns (27.435%)  route 1.039ns (72.565%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.204    -0.133 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.612     0.480    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.052     0.532 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.427     0.959    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I3_O)        0.137     1.096 r  game_logic_inst/pad1_py[8]_i_2/O
                         net (fo=1, routed)           0.000     1.096    game_logic_inst/pad1_py[8]_i_2_n_0
    SLICE_X34Y37         FDCE                                         r  game_logic_inst/pad1_py_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.389ns  (logic 0.393ns (28.286%)  route 0.996ns (71.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.204    -0.133 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.612     0.480    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.052     0.532 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.384     0.916    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.137     1.053 r  game_logic_inst/pad1_py[1]_i_1/O
                         net (fo=1, routed)           0.000     1.053    game_logic_inst/pad1_py[1]_i_1_n_0
    SLICE_X35Y37         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.263ns  (logic 0.393ns (31.129%)  route 0.870ns (68.871%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.204    -0.133 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.612     0.480    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.052     0.532 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.257     0.789    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I3_O)        0.137     0.926 r  game_logic_inst/pad1_py[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    game_logic_inst/pad1_py[2]_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  game_logic_inst/pad1_py_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.418ns (37.260%)  route 0.704ns (62.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.704    -0.947    game_logic_inst/AR[0]
    SLICE_X35Y38         FDCE                                         f  game_logic_inst/pad1_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.418ns (37.260%)  route 0.704ns (62.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.704    -0.947    game_logic_inst/AR[0]
    SLICE_X34Y38         FDPE                                         f  game_logic_inst/pad1_py_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.418ns (37.260%)  route 0.704ns (62.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.704    -0.947    game_logic_inst/AR[0]
    SLICE_X34Y38         FDPE                                         f  game_logic_inst/pad1_py_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.418ns (37.260%)  route 0.704ns (62.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.704    -0.947    game_logic_inst/AR[0]
    SLICE_X34Y38         FDCE                                         f  game_logic_inst/pad1_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.418ns (37.043%)  route 0.710ns (62.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.710    -0.941    game_logic_inst/AR[0]
    SLICE_X32Y37         FDCE                                         f  game_logic_inst/pad1_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.418ns (37.043%)  route 0.710ns (62.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.710    -0.941    game_logic_inst/AR[0]
    SLICE_X32Y37         FDPE                                         f  game_logic_inst/pad1_py_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.151ns  (logic 0.418ns (36.320%)  route 0.733ns (63.680%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.733    -0.918    game_logic_inst/AR[0]
    SLICE_X37Y35         FDCE                                         f  game_logic_inst/ball_px_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.332ns  (logic 0.467ns (35.057%)  route 0.865ns (64.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445    -2.068    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.701 f  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=6, routed)           0.865    -0.836    game_logic_inst/key_states[1]
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.100    -0.736 r  game_logic_inst/pad1_py[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.736    game_logic_inst/pad1_py[1]_i_1_n_0
    SLICE_X35Y37         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.385ns  (logic 0.418ns (30.186%)  route 0.967ns (69.814%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.967    -0.684    game_logic_inst/AR[0]
    SLICE_X35Y37         FDCE                                         f  game_logic_inst/pad1_py_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.385ns  (logic 0.418ns (30.186%)  route 0.967ns (69.814%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.967    -0.684    game_logic_inst/AR[0]
    SLICE_X34Y37         FDPE                                         f  game_logic_inst/pad1_py_reg[7]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_clock_module_1
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 4.023ns (53.644%)  route 3.476ns (46.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.560    -2.459    sys_clk
    SLICE_X30Y36         FDRE                                         r  led_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.518    -1.941 r  led_r_reg[0]/Q
                         net (fo=1, routed)           3.476     1.536    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     5.041 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.041    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 3.965ns (57.171%)  route 2.970ns (42.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.566    -2.453    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  led_r_reg[3]/Q
                         net (fo=1, routed)           2.970     0.974    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     4.483 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.483    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 3.957ns (57.216%)  route 2.959ns (42.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.566    -2.453    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  led_r_reg[2]/Q
                         net (fo=1, routed)           2.959     0.962    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     4.463 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.463    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 3.986ns (61.149%)  route 2.532ns (38.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.566    -2.453    sys_clk
    SLICE_X28Y43         FDRE                                         r  led_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  led_r_reg[1]/Q
                         net (fo=1, routed)           2.532     0.536    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     4.065 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.065    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.203ns  (logic 1.358ns (32.308%)  route 2.845ns (67.692%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.565    -2.454    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.936 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           1.394    -0.541    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.153    -0.388 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.844     0.456    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I0_O)        0.356     0.812 r  game_logic_inst/pad1_py[6]_i_2/O
                         net (fo=2, routed)           0.607     1.419    game_logic_inst/pad1_py[6]_i_2_n_0
    SLICE_X32Y37         LUT5 (Prop_lut5_I3_O)        0.331     1.750 r  game_logic_inst/pad1_py[5]_i_1/O
                         net (fo=1, routed)           0.000     1.750    game_logic_inst/pad1_py[5]_i_1_n_0
    SLICE_X32Y37         FDCE                                         r  game_logic_inst/pad1_py_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.107ns  (logic 1.358ns (33.065%)  route 2.749ns (66.935%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.565    -2.454    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.936 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           1.394    -0.541    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.153    -0.388 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.844     0.456    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I0_O)        0.356     0.812 r  game_logic_inst/pad1_py[6]_i_2/O
                         net (fo=2, routed)           0.511     1.323    game_logic_inst/pad1_py[6]_i_2_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I4_O)        0.331     1.654 r  game_logic_inst/pad1_py[6]_i_1/O
                         net (fo=1, routed)           0.000     1.654    game_logic_inst/pad1_py[6]_i_1_n_0
    SLICE_X32Y37         FDPE                                         r  game_logic_inst/pad1_py_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.465ns  (logic 0.393ns (26.818%)  route 1.072ns (73.182%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.204    -0.133 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.612     0.480    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.052     0.532 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.460     0.992    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I2_O)        0.137     1.129 r  game_logic_inst/pad1_py[4]_i_1/O
                         net (fo=1, routed)           0.000     1.129    game_logic_inst/pad1_py[4]_i_1_n_0
    SLICE_X34Y38         FDCE                                         r  game_logic_inst/pad1_py_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 0.393ns (27.435%)  route 1.039ns (72.565%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.204    -0.133 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.612     0.480    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.052     0.532 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.427     0.959    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y37         LUT5 (Prop_lut5_I3_O)        0.137     1.096 r  game_logic_inst/pad1_py[8]_i_2/O
                         net (fo=1, routed)           0.000     1.096    game_logic_inst/pad1_py[8]_i_2_n_0
    SLICE_X34Y37         FDCE                                         r  game_logic_inst/pad1_py_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.389ns  (logic 0.393ns (28.286%)  route 0.996ns (71.714%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.204    -0.133 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.612     0.480    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.052     0.532 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.384     0.916    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I5_O)        0.137     1.053 r  game_logic_inst/pad1_py[1]_i_1/O
                         net (fo=1, routed)           0.000     1.053    game_logic_inst/pad1_py[1]_i_1_n_0
    SLICE_X35Y37         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.263ns  (logic 0.393ns (31.129%)  route 0.870ns (68.871%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.832    -0.337    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X30Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.204    -0.133 r  ps2_usb_keyboard/key_status_reg[27]/Q
                         net (fo=6, routed)           0.612     0.480    game_logic_inst/key_states[0]
    SLICE_X35Y37         LUT5 (Prop_lut5_I1_O)        0.052     0.532 r  game_logic_inst/pad1_py[8]_i_4/O
                         net (fo=7, routed)           0.257     0.789    game_logic_inst/pad1_py[8]_i_4_n_0
    SLICE_X34Y38         LUT4 (Prop_lut4_I3_O)        0.137     0.926 r  game_logic_inst/pad1_py[2]_i_1/O
                         net (fo=1, routed)           0.000     0.926    game_logic_inst/pad1_py[2]_i_1_n_0
    SLICE_X34Y38         FDPE                                         r  game_logic_inst/pad1_py_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.418ns (37.260%)  route 0.704ns (62.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.704    -0.947    game_logic_inst/AR[0]
    SLICE_X35Y38         FDCE                                         f  game_logic_inst/pad1_py_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.418ns (37.260%)  route 0.704ns (62.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.704    -0.947    game_logic_inst/AR[0]
    SLICE_X34Y38         FDPE                                         f  game_logic_inst/pad1_py_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.418ns (37.260%)  route 0.704ns (62.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.704    -0.947    game_logic_inst/AR[0]
    SLICE_X34Y38         FDPE                                         f  game_logic_inst/pad1_py_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.122ns  (logic 0.418ns (37.260%)  route 0.704ns (62.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.704    -0.947    game_logic_inst/AR[0]
    SLICE_X34Y38         FDCE                                         f  game_logic_inst/pad1_py_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.418ns (37.043%)  route 0.710ns (62.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.710    -0.941    game_logic_inst/AR[0]
    SLICE_X32Y37         FDCE                                         f  game_logic_inst/pad1_py_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[6]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.418ns (37.043%)  route 0.710ns (62.957%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.710    -0.941    game_logic_inst/AR[0]
    SLICE_X32Y37         FDPE                                         f  game_logic_inst/pad1_py_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_px_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.151ns  (logic 0.418ns (36.320%)  route 0.733ns (63.680%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.733    -0.918    game_logic_inst/AR[0]
    SLICE_X37Y35         FDCE                                         f  game_logic_inst/ball_px_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.332ns  (logic 0.467ns (35.057%)  route 0.865ns (64.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.445    -2.068    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X31Y44         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.367    -1.701 f  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=6, routed)           0.865    -0.836    game_logic_inst/key_states[1]
    SLICE_X35Y37         LUT6 (Prop_lut6_I0_O)        0.100    -0.736 r  game_logic_inst/pad1_py[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.736    game_logic_inst/pad1_py[1]_i_1_n_0
    SLICE_X35Y37         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.385ns  (logic 0.418ns (30.186%)  route 0.967ns (69.814%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.967    -0.684    game_logic_inst/AR[0]
    SLICE_X35Y37         FDCE                                         f  game_logic_inst/pad1_py_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.385ns  (logic 0.418ns (30.186%)  route 0.967ns (69.814%))
  Logic Levels:           0  
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.444    -2.069    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X30Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.418    -1.651 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=93, routed)          0.967    -0.684    game_logic_inst/AR[0]
    SLICE_X34Y37         FDPE                                         f  game_logic_inst/pad1_py_reg[7]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_clock_module
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.810ns  (logic 7.064ns (47.700%)  route 7.746ns (52.300%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.594    -2.424    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.448 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.513    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.938 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.923     3.860    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.984 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.024     5.008    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.132 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.734     8.866    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.386 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.386    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.673ns  (logic 7.069ns (48.174%)  route 7.605ns (51.826%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.594    -2.424    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.448 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.513    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.938 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.923     3.860    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.984 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.024     5.008    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.132 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.593     8.725    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.249 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.249    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.291ns  (logic 7.075ns (49.510%)  route 7.215ns (50.490%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.591    -2.427    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.445 r  main_vga_vram_buffer/memory_block_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.510    main_vga_vram_buffer/memory_block_reg_0_1_n_1
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.935 r  main_vga_vram_buffer/memory_block_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.278     3.213    main_vga_vram_buffer/memory_block_reg_1_1_n_67
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.201     4.538    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.662 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.671     8.333    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.864 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.864    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.245ns  (logic 7.070ns (49.629%)  route 7.175ns (50.371%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.612    -2.407    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.465 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.530    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.955 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.882     3.837    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.961 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.859     4.820    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124     4.944 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.369     8.313    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.838 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.838    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.262ns  (logic 7.047ns (49.414%)  route 7.215ns (50.586%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.594    -2.424    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.448 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.513    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.938 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.923     3.860    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.984 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.024     5.008    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.132 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.203     8.335    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.838 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.838    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.240ns  (logic 7.069ns (49.642%)  route 7.171ns (50.358%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.594    -2.424    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.448 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.513    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.938 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.923     3.860    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.984 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.024     5.008    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.132 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.159     8.291    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.815 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.815    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.083ns  (logic 7.048ns (50.050%)  route 7.034ns (49.950%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.612    -2.407    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.465 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.530    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.955 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.882     3.837    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.961 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.859     4.820    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124     4.944 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.228     8.172    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.676 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.676    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.041ns  (logic 7.040ns (50.142%)  route 7.000ns (49.858%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.612    -2.407    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.465 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.530    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.955 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.882     3.837    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.961 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.859     4.820    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124     4.944 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.194     8.138    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.634 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.634    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.936ns  (logic 7.064ns (50.689%)  route 6.872ns (49.311%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.612    -2.407    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.465 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.530    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.955 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.882     3.837    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.961 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.859     4.820    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124     4.944 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.066     8.010    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.529 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.529    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.788ns  (logic 7.050ns (51.137%)  route 6.737ns (48.863%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.591    -2.427    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.445 r  main_vga_vram_buffer/memory_block_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.510    main_vga_vram_buffer/memory_block_reg_0_1_n_1
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.935 r  main_vga_vram_buffer/memory_block_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.278     3.213    main_vga_vram_buffer/memory_block_reg_1_1_n_67
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.201     4.538    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.662 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.192     7.855    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.360 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.360    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.339ns (56.251%)  route 1.041ns (43.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           1.041     0.612    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.810 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.810    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.345ns (53.164%)  route 1.185ns (46.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           1.185     0.756    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.960 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.960    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.439ns (53.098%)  route 1.271ns (46.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.233    -0.170    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.125 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.039     0.914    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.144 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.144    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.429ns (52.540%)  route 1.291ns (47.460%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.220    -0.183    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.138 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.071     0.933    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.153 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.153    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.406ns (51.396%)  route 1.329ns (48.604%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.220    -0.183    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.138 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.109     0.972    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.168 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.168    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.416ns (51.445%)  route 1.336ns (48.555%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.233    -0.170    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.125 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.103     0.979    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.185 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.185    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.431ns (51.916%)  route 1.325ns (48.084%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.233    -0.170    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.125 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.093     0.968    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.190 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.190    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.414ns (51.166%)  route 1.349ns (48.834%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.220    -0.183    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.138 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.129     0.992    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.196 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.196    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.434ns (51.885%)  route 1.330ns (48.115%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.234    -0.169    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.124 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.096     0.972    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.197 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.197    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.413ns (51.066%)  route 1.354ns (48.934%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.234    -0.169    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.124 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.120     0.996    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.200 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.200    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_clock_module_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.810ns  (logic 7.064ns (47.700%)  route 7.746ns (52.300%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.594    -2.424    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.448 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.513    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.938 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.923     3.860    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.984 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.024     5.008    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.132 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.734     8.866    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.386 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.386    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.673ns  (logic 7.069ns (48.174%)  route 7.605ns (51.826%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.594    -2.424    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.448 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.513    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.938 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.923     3.860    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.984 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.024     5.008    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.132 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.593     8.725    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.249 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.249    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.291ns  (logic 7.075ns (49.510%)  route 7.215ns (50.490%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.591    -2.427    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.445 r  main_vga_vram_buffer/memory_block_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.510    main_vga_vram_buffer/memory_block_reg_0_1_n_1
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.935 r  main_vga_vram_buffer/memory_block_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.278     3.213    main_vga_vram_buffer/memory_block_reg_1_1_n_67
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.201     4.538    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.662 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.671     8.333    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.864 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.864    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.245ns  (logic 7.070ns (49.629%)  route 7.175ns (50.371%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.612    -2.407    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.465 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.530    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.955 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.882     3.837    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.961 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.859     4.820    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124     4.944 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.369     8.313    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.838 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.838    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.262ns  (logic 7.047ns (49.414%)  route 7.215ns (50.586%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.594    -2.424    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.448 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.513    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.938 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.923     3.860    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.984 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.024     5.008    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.132 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.203     8.335    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.838 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.838    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.240ns  (logic 7.069ns (49.642%)  route 7.171ns (50.358%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.594    -2.424    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y17         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.448 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.513    main_vga_vram_buffer/memory_block_reg_0_2_n_1
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.938 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.923     3.860    main_vga_vram_buffer/memory_block_reg_1_2_n_67
    SLICE_X50Y45         LUT6 (Prop_lut6_I5_O)        0.124     3.984 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.024     5.008    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     5.132 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.159     8.291    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.815 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.815    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.083ns  (logic 7.048ns (50.050%)  route 7.034ns (49.950%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.612    -2.407    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.465 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.530    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.955 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.882     3.837    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.961 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.859     4.820    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124     4.944 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.228     8.172    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.676 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.676    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.041ns  (logic 7.040ns (50.142%)  route 7.000ns (49.858%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.612    -2.407    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.465 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.530    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.955 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.882     3.837    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.961 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.859     4.820    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124     4.944 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.194     8.138    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.634 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.634    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.936ns  (logic 7.064ns (50.689%)  route 6.872ns (49.311%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.612    -2.407    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y1          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.465 r  main_vga_vram_buffer/memory_block_reg_8_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.530    main_vga_vram_buffer/memory_block_reg_8_0_n_1
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.955 r  main_vga_vram_buffer/memory_block_reg_9_0/DOBDO[0]
                         net (fo=1, routed)           2.882     3.837    main_vga_vram_buffer/memory_block_reg_9_0_n_67
    SLICE_X48Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.961 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.859     4.820    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I3_O)        0.124     4.944 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.066     8.010    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.529 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.529    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.788ns  (logic 7.050ns (51.137%)  route 6.737ns (48.863%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          1.591    -2.427    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.445 r  main_vga_vram_buffer/memory_block_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.510    main_vga_vram_buffer/memory_block_reg_0_1_n_1
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.935 r  main_vga_vram_buffer/memory_block_reg_1_1/DOBDO[0]
                         net (fo=1, routed)           2.278     3.213    main_vga_vram_buffer/memory_block_reg_1_1_n_67
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.337 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.201     4.538    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I1_O)        0.124     4.662 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.192     7.855    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.360 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.360    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.339ns (56.251%)  route 1.041ns (43.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X51Y31         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           1.041     0.612    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.810 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.810    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.345ns (53.164%)  route 1.185ns (46.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.559    -0.570    main_vga_sync/CLK_25MHZ
    SLICE_X55Y31         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           1.185     0.756    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.960 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.960    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.439ns (53.098%)  route 1.271ns (46.902%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.233    -0.170    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.125 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.039     0.914    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.144 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.144    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.429ns (52.540%)  route 1.291ns (47.460%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.220    -0.183    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.138 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.071     0.933    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.153 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.153    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.406ns (51.396%)  route 1.329ns (48.604%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.220    -0.183    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.138 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.109     0.972    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.168 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.168    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.416ns (51.445%)  route 1.336ns (48.555%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.233    -0.170    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.125 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.103     0.979    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.185 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.185    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.756ns  (logic 1.431ns (51.916%)  route 1.325ns (48.084%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.233    -0.170    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.125 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.093     0.968    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.190 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.190    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.414ns (51.166%)  route 1.349ns (48.834%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.220    -0.183    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y37         LUT4 (Prop_lut4_I2_O)        0.045    -0.138 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.129     0.992    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.196 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.196    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.434ns (51.885%)  route 1.330ns (48.115%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.234    -0.169    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.124 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.096     0.972    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.197 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.197    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_clock_module_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.413ns (51.066%)  route 1.354ns (48.934%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_clock_module
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout5_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X50Y37         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.234    -0.169    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X48Y38         LUT4 (Prop_lut4_I2_O)        0.045    -0.124 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.120     0.996    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     2.200 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.200    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_clock_module
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.231ns (31.497%)  route 0.502ns (68.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.502     0.342    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.398 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.231ns (37.638%)  route 0.383ns (62.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.383     0.222    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.278 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.278    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.231ns (38.212%)  route 0.374ns (61.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.374     0.213    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.269 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.269    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.231ns (38.275%)  route 0.373ns (61.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.373     0.212    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.268 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.268    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.231ns (38.275%)  route 0.373ns (61.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.373     0.212    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.268 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.268    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.231ns (39.601%)  route 0.352ns (60.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.352     0.191    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.247 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.247    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.231ns (41.148%)  route 0.330ns (58.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.330     0.170    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.226 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.226    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.231ns (43.637%)  route 0.298ns (56.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.298     0.138    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.194    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.037ns  (logic 0.467ns (45.018%)  route 0.570ns (54.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.570    -1.130    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.100    -1.030 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.030    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.467ns (43.547%)  route 0.605ns (56.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.605    -1.095    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.995 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.995    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.135ns  (logic 0.467ns (41.134%)  route 0.668ns (58.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.668    -1.032    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.932 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.932    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.169ns  (logic 0.467ns (39.965%)  route 0.702ns (60.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.702    -0.999    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.899 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.899    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.170ns  (logic 0.467ns (39.931%)  route 0.703ns (60.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.703    -0.998    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.898 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.898    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.170ns  (logic 0.467ns (39.931%)  route 0.703ns (60.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.703    -0.998    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.898 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.898    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.178ns  (logic 0.467ns (39.652%)  route 0.711ns (60.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.711    -0.989    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.889 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.889    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.467ns (33.443%)  route 0.929ns (66.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.929    -0.771    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.671 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.671    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_clock_module_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.231ns (31.497%)  route 0.502ns (68.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.502     0.342    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.398 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.231ns (37.638%)  route 0.383ns (62.362%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.383     0.222    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.278 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.278    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.231ns (38.212%)  route 0.374ns (61.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.374     0.213    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.269 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.269    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.231ns (38.275%)  route 0.373ns (61.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.373     0.212    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.268 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.268    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.604ns  (logic 0.231ns (38.275%)  route 0.373ns (61.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.373     0.212    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.268 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.268    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.231ns (39.601%)  route 0.352ns (60.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.352     0.191    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.247 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.247    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.231ns (41.148%)  route 0.330ns (58.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.330     0.170    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.226 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.226    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.231ns (43.637%)  route 0.298ns (56.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.833    -0.336    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.175    -0.161 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.298     0.138    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.056     0.194 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.194    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.037ns  (logic 0.467ns (45.018%)  route 0.570ns (54.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.570    -1.130    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.100    -1.030 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -1.030    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.072ns  (logic 0.467ns (43.547%)  route 0.605ns (56.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.605    -1.095    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.995 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.995    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.135ns  (logic 0.467ns (41.134%)  route 0.668ns (58.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.668    -1.032    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.932 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.932    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.169ns  (logic 0.467ns (39.965%)  route 0.702ns (60.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.702    -0.999    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.899 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.899    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.170ns  (logic 0.467ns (39.931%)  route 0.703ns (60.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.703    -0.998    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.898 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.898    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.170ns  (logic 0.467ns (39.931%)  route 0.703ns (60.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.703    -0.998    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.898 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.898    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.178ns  (logic 0.467ns (39.652%)  route 0.711ns (60.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.711    -0.989    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X32Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.889 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.889    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.467ns (33.443%)  route 0.929ns (66.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y48         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.367    -1.700 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=8, routed)           0.929    -0.771    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X31Y47         LUT6 (Prop_lut6_I0_O)        0.100    -0.671 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.671    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X31Y47         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_module
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_module'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_module fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/clk_in1_clock_module
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_clock_module
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_module'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_clock_module
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_module_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_module_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_module_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/clk_in1_clock_module
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_clock_module
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_module_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_clock_module
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_clock_module

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.854ns  (logic 1.981ns (33.839%)  route 3.873ns (66.161%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[2]/C
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/ball_px_reg[2]/Q
                         net (fo=13, routed)          1.034     1.552    game_logic_inst/ball_px[2]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.676 r  game_logic_inst/pixel_data[2]_i_17/O
                         net (fo=2, routed)           0.407     2.083    game_logic_inst/pixel_data[2]_i_17_n_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.119     2.202 f  game_logic_inst/pixel_data[2]_i_28__0/O
                         net (fo=4, routed)           0.487     2.689    game_logic_inst/pixel_data[2]_i_28__0_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.332     3.021 f  game_logic_inst/pixel_data[2]_i_18/O
                         net (fo=4, routed)           0.622     3.643    game_logic_inst/pixel_data[2]_i_18_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I4_O)        0.118     3.761 r  game_logic_inst/pixel_data[2]_i_12/O
                         net (fo=4, routed)           0.445     4.206    game_logic_inst/pixel_data[2]_i_12_n_0
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.320     4.526 f  game_logic_inst/pixel_on_i_5/O
                         net (fo=2, routed)           0.570     5.096    game_logic_inst/pixel_on_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.326     5.422 r  game_logic_inst/pixel_data[2]_i_6__0/O
                         net (fo=1, routed)           0.308     5.730    game_logic_inst/pixel_data[2]_i_6__0_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.854 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.854    ball_renderer_inst/pixel_data_reg[2]_0
    SLICE_X36Y34         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.439    -2.074    ball_renderer_inst/CLK_100MHZ
    SLICE_X36Y34         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.561ns  (logic 1.527ns (27.459%)  route 4.034ns (72.541%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          1.074     1.530    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     1.654 f  game_logic_inst/data[63]_i_4/O
                         net (fo=3, routed)           0.572     2.225    game_logic_inst/data[63]_i_4_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.124     2.349 f  game_logic_inst/pixel_data[2]_i_22/O
                         net (fo=3, routed)           0.436     2.785    game_logic_inst/pixel_data[2]_i_22_n_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     2.909 r  game_logic_inst/pixel_data[2]_i_27/O
                         net (fo=4, routed)           0.430     3.339    game_logic_inst/pixel_data[2]_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.119     3.458 f  game_logic_inst/pixel_data[2]_i_26__0/O
                         net (fo=2, routed)           0.654     4.113    game_logic_inst/pixel_data[2]_i_26__0_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.332     4.445 f  game_logic_inst/pixel_on_i_6/O
                         net (fo=1, routed)           0.560     5.004    game_logic_inst/pixel_on_i_6_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.128 f  game_logic_inst/pixel_on_i_2/O
                         net (fo=1, routed)           0.309     5.437    game_logic_inst/pixel_on_i_2_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.561 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     5.561    ball_renderer_inst/pixel_on_reg_0
    SLICE_X35Y34         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.438    -2.075    ball_renderer_inst/CLK_100MHZ
    SLICE_X35Y34         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 1.312ns (27.463%)  route 3.465ns (72.537%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.315     1.771    game_logic_inst/pad1_py[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.895 r  game_logic_inst/pixel_on_i_11/O
                         net (fo=2, routed)           0.459     2.354    game_logic_inst/pad1_py_reg[2]_0
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.478 f  game_logic_inst/pixel_on_i_10__0/O
                         net (fo=2, routed)           0.706     3.184    game_logic_inst/pixel_on_i_10__0_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.336 f  game_logic_inst/pixel_on_i_8__0/O
                         net (fo=1, routed)           0.682     4.019    game_logic_inst/pixel_on_i_8__0_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I2_O)        0.332     4.351 r  game_logic_inst/pixel_on_i_3__0/O
                         net (fo=1, routed)           0.303     4.653    graphics_renderer_inst/pixel_on_reg_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124     4.777 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     4.777    paddle1_renderer_inst/pixel_on_reg_1
    SLICE_X32Y35         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440    -2.073    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X32Y35         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.876ns  (logic 1.441ns (37.181%)  route 2.435ns (62.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.435     3.876    btn_reset/btnC_IBUF
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442    -2.071    btn_reset/CLK_100MHZ
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.231ns  (logic 0.828ns (25.626%)  route 2.403ns (74.374%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.438     1.894    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X43Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.018 r  game_logic_inst/data[59]_i_2/O
                         net (fo=1, routed)           0.151     2.169    game_logic_inst/data[59]_i_2_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.293 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.814     3.107    game_logic_inst/ball_py_reg[3]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.231 r  game_logic_inst/data[55]_i_1/O
                         net (fo=1, routed)           0.000     3.231    ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442    -2.071    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.035ns  (logic 0.828ns (27.283%)  route 2.207ns (72.717%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.438     1.894    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X43Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.018 r  game_logic_inst/data[59]_i_2/O
                         net (fo=1, routed)           0.151     2.169    game_logic_inst/data[59]_i_2_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.293 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.618     2.911    game_logic_inst/ball_py_reg[3]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.035 r  game_logic_inst/data[47]_i_1/O
                         net (fo=1, routed)           0.000     3.035    ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X43Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441    -2.072    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X43Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.003ns  (logic 0.828ns (27.572%)  route 2.175ns (72.428%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          1.074     1.530    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     1.654 r  game_logic_inst/data[63]_i_4/O
                         net (fo=3, routed)           0.673     2.327    game_logic_inst/data[63]_i_4_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     2.451 r  game_logic_inst/data[63]_i_2/O
                         net (fo=1, routed)           0.428     2.879    game_logic_inst/data[63]_i_2_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I4_O)        0.124     3.003 r  game_logic_inst/data[63]_i_1/O
                         net (fo=1, routed)           0.000     3.003    ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442    -2.071    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.704ns (24.790%)  route 2.136ns (75.210%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.438     1.894    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X43Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.018 r  game_logic_inst/data[59]_i_2/O
                         net (fo=1, routed)           0.151     2.169    game_logic_inst/data[59]_i_2_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.293 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.547     2.840    ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X42Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441    -2.072    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.033%)  route 0.279ns (59.967%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          0.279     0.420    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.465 r  game_logic_inst/data[47]_i_1/O
                         net (fo=1, routed)           0.000     0.465    ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X43Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.827    -0.342    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X43Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.939%)  route 0.292ns (61.061%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          0.292     0.433    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.478 r  game_logic_inst/data[63]_i_1/O
                         net (fo=1, routed)           0.000     0.478    ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.858%)  route 0.293ns (61.142%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          0.293     0.434    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.479 r  game_logic_inst/data[55]_i_1/O
                         net (fo=1, routed)           0.000     0.479    ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.561%)  route 0.319ns (60.439%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE                         0.000     0.000 r  game_logic_inst/ball_py_reg[3]/C
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  game_logic_inst/ball_py_reg[3]/Q
                         net (fo=15, routed)          0.120     0.284    game_logic_inst/ball_py_reg_n_0_[3]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.329 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.200     0.528    ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X42Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.827    -0.342    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.209ns (39.298%)  route 0.323ns (60.702%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[8]/C
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/pad1_py_reg[8]/Q
                         net (fo=9, routed)           0.323     0.487    graphics_renderer_inst/pixel_on_reg_1[4]
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.532 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     0.532    paddle1_renderer_inst/pixel_on_reg_1
    SLICE_X32Y35         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.827    -0.342    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X32Y35         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.211%)  route 0.473ns (71.789%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[9]/C
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_px_reg[9]/Q
                         net (fo=11, routed)          0.473     0.614    game_logic_inst/Q[1]
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.659 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     0.659    ball_renderer_inst/pixel_on_reg_0
    SLICE_X35Y34         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.825    -0.344    ball_renderer_inst/CLK_100MHZ
    SLICE_X35Y34         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.254ns (38.146%)  route 0.412ns (61.854%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE                         0.000     0.000 r  game_logic_inst/ball_px_reg[8]/C
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  game_logic_inst/ball_px_reg[8]/Q
                         net (fo=13, routed)          0.206     0.370    game_logic_inst/ball_px[8]
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.415 r  game_logic_inst/pixel_data[2]_i_5__0/O
                         net (fo=1, routed)           0.206     0.621    game_logic_inst/pixel_data[2]_i_5__0_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.666 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.666    ball_renderer_inst/pixel_data_reg[2]_0
    SLICE_X36Y34         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.826    -0.343    ball_renderer_inst/CLK_100MHZ
    SLICE_X36Y34         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.210ns (15.664%)  route 1.128ns (84.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.338    btn_reset/btnC_IBUF
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    btn_reset/CLK_100MHZ
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_clock_module_1

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.854ns  (logic 1.981ns (33.839%)  route 3.873ns (66.161%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[2]/C
    SLICE_X38Y36         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/ball_px_reg[2]/Q
                         net (fo=13, routed)          1.034     1.552    game_logic_inst/ball_px[2]
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.124     1.676 r  game_logic_inst/pixel_data[2]_i_17/O
                         net (fo=2, routed)           0.407     2.083    game_logic_inst/pixel_data[2]_i_17_n_0
    SLICE_X41Y34         LUT3 (Prop_lut3_I0_O)        0.119     2.202 f  game_logic_inst/pixel_data[2]_i_28__0/O
                         net (fo=4, routed)           0.487     2.689    game_logic_inst/pixel_data[2]_i_28__0_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.332     3.021 f  game_logic_inst/pixel_data[2]_i_18/O
                         net (fo=4, routed)           0.622     3.643    game_logic_inst/pixel_data[2]_i_18_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I4_O)        0.118     3.761 r  game_logic_inst/pixel_data[2]_i_12/O
                         net (fo=4, routed)           0.445     4.206    game_logic_inst/pixel_data[2]_i_12_n_0
    SLICE_X36Y33         LUT3 (Prop_lut3_I2_O)        0.320     4.526 f  game_logic_inst/pixel_on_i_5/O
                         net (fo=2, routed)           0.570     5.096    game_logic_inst/pixel_on_i_5_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I2_O)        0.326     5.422 r  game_logic_inst/pixel_data[2]_i_6__0/O
                         net (fo=1, routed)           0.308     5.730    game_logic_inst/pixel_data[2]_i_6__0_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I4_O)        0.124     5.854 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.854    ball_renderer_inst/pixel_data_reg[2]_0
    SLICE_X36Y34         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.439    -2.074    ball_renderer_inst/CLK_100MHZ
    SLICE_X36Y34         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.561ns  (logic 1.527ns (27.459%)  route 4.034ns (72.541%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          1.074     1.530    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     1.654 f  game_logic_inst/data[63]_i_4/O
                         net (fo=3, routed)           0.572     2.225    game_logic_inst/data[63]_i_4_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.124     2.349 f  game_logic_inst/pixel_data[2]_i_22/O
                         net (fo=3, routed)           0.436     2.785    game_logic_inst/pixel_data[2]_i_22_n_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     2.909 r  game_logic_inst/pixel_data[2]_i_27/O
                         net (fo=4, routed)           0.430     3.339    game_logic_inst/pixel_data[2]_i_27_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I4_O)        0.119     3.458 f  game_logic_inst/pixel_data[2]_i_26__0/O
                         net (fo=2, routed)           0.654     4.113    game_logic_inst/pixel_data[2]_i_26__0_n_0
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.332     4.445 f  game_logic_inst/pixel_on_i_6/O
                         net (fo=1, routed)           0.560     5.004    game_logic_inst/pixel_on_i_6_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.128 f  game_logic_inst/pixel_on_i_2/O
                         net (fo=1, routed)           0.309     5.437    game_logic_inst/pixel_on_i_2_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I0_O)        0.124     5.561 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     5.561    ball_renderer_inst/pixel_on_reg_0
    SLICE_X35Y34         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.438    -2.075    ball_renderer_inst/CLK_100MHZ
    SLICE_X35Y34         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.777ns  (logic 1.312ns (27.463%)  route 3.465ns (72.537%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.315     1.771    game_logic_inst/pad1_py[1]
    SLICE_X34Y36         LUT6 (Prop_lut6_I2_O)        0.124     1.895 r  game_logic_inst/pixel_on_i_11/O
                         net (fo=2, routed)           0.459     2.354    game_logic_inst/pad1_py_reg[2]_0
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.124     2.478 f  game_logic_inst/pixel_on_i_10__0/O
                         net (fo=2, routed)           0.706     3.184    game_logic_inst/pixel_on_i_10__0_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.152     3.336 f  game_logic_inst/pixel_on_i_8__0/O
                         net (fo=1, routed)           0.682     4.019    game_logic_inst/pixel_on_i_8__0_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I2_O)        0.332     4.351 r  game_logic_inst/pixel_on_i_3__0/O
                         net (fo=1, routed)           0.303     4.653    graphics_renderer_inst/pixel_on_reg_0
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.124     4.777 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     4.777    paddle1_renderer_inst/pixel_on_reg_1
    SLICE_X32Y35         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.440    -2.073    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X32Y35         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.876ns  (logic 1.441ns (37.181%)  route 2.435ns (62.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.435     3.876    btn_reset/btnC_IBUF
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442    -2.071    btn_reset/CLK_100MHZ
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.231ns  (logic 0.828ns (25.626%)  route 2.403ns (74.374%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.438     1.894    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X43Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.018 r  game_logic_inst/data[59]_i_2/O
                         net (fo=1, routed)           0.151     2.169    game_logic_inst/data[59]_i_2_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.293 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.814     3.107    game_logic_inst/ball_py_reg[3]_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I0_O)        0.124     3.231 r  game_logic_inst/data[55]_i_1/O
                         net (fo=1, routed)           0.000     3.231    ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442    -2.071    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.035ns  (logic 0.828ns (27.283%)  route 2.207ns (72.717%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.438     1.894    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X43Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.018 r  game_logic_inst/data[59]_i_2/O
                         net (fo=1, routed)           0.151     2.169    game_logic_inst/data[59]_i_2_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.293 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.618     2.911    game_logic_inst/ball_py_reg[3]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.124     3.035 r  game_logic_inst/data[47]_i_1/O
                         net (fo=1, routed)           0.000     3.035    ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X43Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441    -2.072    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X43Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.003ns  (logic 0.828ns (27.572%)  route 2.175ns (72.428%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          1.074     1.530    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.124     1.654 r  game_logic_inst/data[63]_i_4/O
                         net (fo=3, routed)           0.673     2.327    game_logic_inst/data[63]_i_4_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.124     2.451 r  game_logic_inst/data[63]_i_2/O
                         net (fo=1, routed)           0.428     2.879    game_logic_inst/data[63]_i_2_n_0
    SLICE_X42Y35         LUT6 (Prop_lut6_I4_O)        0.124     3.003 r  game_logic_inst/data[63]_i_1/O
                         net (fo=1, routed)           0.000     3.003    ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.442    -2.071    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.840ns  (logic 0.704ns (24.790%)  route 2.136ns (75.210%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X43Y37         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=21, routed)          1.438     1.894    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X43Y36         LUT4 (Prop_lut4_I3_O)        0.124     2.018 r  game_logic_inst/data[59]_i_2/O
                         net (fo=1, routed)           0.151     2.169    game_logic_inst/data[59]_i_2_n_0
    SLICE_X43Y36         LUT5 (Prop_lut5_I4_O)        0.124     2.293 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.547     2.840    ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X42Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         1.441    -2.072    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.186ns (40.033%)  route 0.279ns (59.967%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          0.279     0.420    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X43Y34         LUT6 (Prop_lut6_I2_O)        0.045     0.465 r  game_logic_inst/data[47]_i_1/O
                         net (fo=1, routed)           0.000     0.465    ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X43Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.827    -0.342    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X43Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.939%)  route 0.292ns (61.061%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          0.292     0.433    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.478 r  game_logic_inst/data[63]_i_1/O
                         net (fo=1, routed)           0.000     0.478    ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.858%)  route 0.293ns (61.142%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=20, routed)          0.293     0.434    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X42Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.479 r  game_logic_inst/data[55]_i_1/O
                         net (fo=1, routed)           0.000     0.479    ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y35         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.561%)  route 0.319ns (60.439%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDPE                         0.000     0.000 r  game_logic_inst/ball_py_reg[3]/C
    SLICE_X42Y36         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  game_logic_inst/ball_py_reg[3]/Q
                         net (fo=15, routed)          0.120     0.284    game_logic_inst/ball_py_reg_n_0_[3]
    SLICE_X43Y36         LUT5 (Prop_lut5_I0_O)        0.045     0.329 r  game_logic_inst/data[59]_i_1/O
                         net (fo=3, routed)           0.200     0.528    ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X42Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.827    -0.342    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X42Y34         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.209ns (39.298%)  route 0.323ns (60.702%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[8]/C
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/pad1_py_reg[8]/Q
                         net (fo=9, routed)           0.323     0.487    graphics_renderer_inst/pixel_on_reg_1[4]
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.045     0.532 r  graphics_renderer_inst/pixel_on_i_1__1/O
                         net (fo=1, routed)           0.000     0.532    paddle1_renderer_inst/pixel_on_reg_1
    SLICE_X32Y35         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.827    -0.342    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X32Y35         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.211%)  route 0.473ns (71.789%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[9]/C
    SLICE_X39Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_px_reg[9]/Q
                         net (fo=11, routed)          0.473     0.614    game_logic_inst/Q[1]
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.045     0.659 r  game_logic_inst/pixel_on_i_1__0/O
                         net (fo=1, routed)           0.000     0.659    ball_renderer_inst/pixel_on_reg_0
    SLICE_X35Y34         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.825    -0.344    ball_renderer_inst/CLK_100MHZ
    SLICE_X35Y34         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.254ns (38.146%)  route 0.412ns (61.854%))
  Logic Levels:           3  (FDPE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE                         0.000     0.000 r  game_logic_inst/ball_px_reg[8]/C
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  game_logic_inst/ball_px_reg[8]/Q
                         net (fo=13, routed)          0.206     0.370    game_logic_inst/ball_px[8]
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.045     0.415 r  game_logic_inst/pixel_data[2]_i_5__0/O
                         net (fo=1, routed)           0.206     0.621    game_logic_inst/pixel_data[2]_i_5__0_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I3_O)        0.045     0.666 r  game_logic_inst/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.666    ball_renderer_inst/pixel_data_reg[2]_0
    SLICE_X36Y34         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.826    -0.343    ball_renderer_inst/CLK_100MHZ
    SLICE_X36Y34         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_clock_module_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.210ns (15.664%)  route 1.128ns (84.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.128     1.338    btn_reset/btnC_IBUF
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_clock_module
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=212, routed)         0.828    -0.341    btn_reset/CLK_100MHZ
    SLICE_X28Y35         FDRE                                         r  btn_reset/tmp1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_clock_module

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.696ns (24.398%)  route 5.257ns (75.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.837     5.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.805     6.214    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.338 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.615     6.953    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.448    -2.065    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.576ns (23.409%)  route 5.156ns (76.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.778     6.732    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.673ns  (logic 1.576ns (23.617%)  route 5.097ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719     6.673    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.673ns  (logic 1.576ns (23.617%)  route 5.097ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719     6.673    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.673ns  (logic 1.576ns (23.617%)  route 5.097ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719     6.673    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.673ns  (logic 1.576ns (23.617%)  route 5.097ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719     6.673    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.696ns (26.021%)  route 4.823ns (73.979%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.837     5.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.986     6.395    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.519    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    -2.076    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.696ns (26.025%)  route 4.822ns (73.975%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.837     5.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.985     6.394    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.518 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.518    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    -2.076    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.346ns  (logic 1.576ns (24.836%)  route 4.770ns (75.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.392     6.346    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.339ns  (logic 1.696ns (26.762%)  route 4.642ns (73.238%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.837     5.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.806     6.215    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.339 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.339    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    -2.076    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.253%)  route 0.123ns (45.747%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.123     0.269    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.052%)  route 0.124ns (45.948%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.189%)  route 0.170ns (53.811%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.170     0.316    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.650%)  route 0.181ns (55.350%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.181     0.327    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.146ns (43.891%)  route 0.187ns (56.109%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.187     0.333    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.146ns (40.590%)  route 0.214ns (59.410%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.214     0.360    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.453%)  route 0.215ns (59.547%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.215     0.361    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.663%)  route 0.242ns (62.337%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.242     0.388    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.725%)  route 0.252ns (63.275%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.252     0.398    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X31Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.191ns (32.645%)  route 0.394ns (67.355%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.133ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.270     0.416    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.461 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.124     0.585    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_clock_module_1

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.953ns  (logic 1.696ns (24.398%)  route 5.257ns (75.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.837     5.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.805     6.214    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I5_O)        0.124     6.338 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.615     6.953    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.448    -2.065    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 1.576ns (23.409%)  route 5.156ns (76.591%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.778     6.732    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X31Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.673ns  (logic 1.576ns (23.617%)  route 5.097ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719     6.673    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.673ns  (logic 1.576ns (23.617%)  route 5.097ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719     6.673    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.673ns  (logic 1.576ns (23.617%)  route 5.097ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719     6.673    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.673ns  (logic 1.576ns (23.617%)  route 5.097ns (76.383%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.719     6.673    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X32Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.519ns  (logic 1.696ns (26.021%)  route 4.823ns (73.979%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.837     5.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.986     6.395    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.519 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.519    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    -2.076    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.518ns  (logic 1.696ns (26.025%)  route 4.822ns (73.975%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.837     5.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.985     6.394    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.518 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.518    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    -2.076    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.346ns  (logic 1.576ns (24.836%)  route 4.770ns (75.164%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=4, routed)           4.378     5.830    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X31Y49         LUT2 (Prop_lut2_I0_O)        0.124     5.954 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0/O
                         net (fo=6, routed)           0.392     6.346    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_i_1__0_n_0
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.446    -2.067    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X30Y49         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.339ns  (logic 1.696ns (26.762%)  route 4.642ns (73.238%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.837     5.285    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X28Y49         LUT2 (Prop_lut2_I1_O)        0.124     5.409 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=5, routed)           0.806     6.215    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.124     6.339 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.339    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          1.438    -2.076    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X29Y50         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.146ns (54.253%)  route 0.123ns (45.747%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.123     0.269    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.052%)  route 0.124ns (45.948%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.124     0.270    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.189%)  route 0.170ns (53.811%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.170     0.316    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.650%)  route 0.181ns (55.350%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.181     0.327    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.146ns (43.891%)  route 0.187ns (56.109%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.187     0.333    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.146ns (40.590%)  route 0.214ns (59.410%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.214     0.360    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.146ns (40.453%)  route 0.215ns (59.547%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.215     0.361    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X32Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.146ns (37.663%)  route 0.242ns (62.337%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.242     0.388    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X33Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.146ns (36.725%)  route 0.252ns (63.275%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.252     0.398    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X31Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y45         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_clock_module_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.191ns (32.645%)  route 0.394ns (67.355%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.270     0.416    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.461 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.124     0.585    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_clock_module_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/clk_in1_clock_module
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_clock_module
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout3_buf/O
                         net (fo=32, routed)          0.832    -0.337    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X31Y46         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C





