`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/04/2020 06:03:00 PM
// Design Name: 
// Module Name: PC
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module PC(input clk ,
          input reset,
          input [31:0] PC_in,
          output reg [31:0] PC_out);
  
  always@ (posedge clk, posedge reset) begin
    
    if(reset)
      
      PC_out <= 32'b0;
    
    else
      
      PC_out <= PC_in;
    
  end
endmodule 
