timestamp=1664413555771

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*540*1066

[~MFT]
0=5|0work.mgf|1066|0
1=3|1work.mgf|1226|0
3=6|3work.mgf|1637|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92163c400fe0e98d79c63a72f16e5198c7bd

[and_gate]
A/and_gate=22|../design.sv|2|1*374
BinL64/and_gate=3*174
R=../design.sv|2
SLP=3*473
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|41efc8ebaa23e4e72891b14cb2d32c877f4cee0fde8a5d9850c97b661401bf344f0a9759dd531ad3f2926a6bd836da8b

[tb]
A/tb=22|../testbench.sv|3|1*1226
BinL64/tb=3*623
R=../testbench.sv|3
SLP=3*1637
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8db8692708dc0985d408d2497dbc95fa88eb98c25f4049173b0b949461b3bd6c

[~U]
$root=12|0*0|
and_gate=12|0*182|
tb=12|0*375||0x10
