TimeQuest Timing Analyzer report for motor
Wed Jul 03 20:06:36 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Controlador_e:inst|en_count'
 13. Slow 1200mV 85C Model Setup: 'clk_fpga'
 14. Slow 1200mV 85C Model Setup: 'div_freq:inst5|clk_30KHz'
 15. Slow 1200mV 85C Model Hold: 'div_freq:inst5|clk_30KHz'
 16. Slow 1200mV 85C Model Hold: 'clk_fpga'
 17. Slow 1200mV 85C Model Hold: 'Controlador_e:inst|en_count'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:inst5|clk_30KHz'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'Controlador_e:inst|en_count'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'Controlador_e:inst|en_count'
 33. Slow 1200mV 0C Model Setup: 'clk_fpga'
 34. Slow 1200mV 0C Model Setup: 'div_freq:inst5|clk_30KHz'
 35. Slow 1200mV 0C Model Hold: 'div_freq:inst5|clk_30KHz'
 36. Slow 1200mV 0C Model Hold: 'clk_fpga'
 37. Slow 1200mV 0C Model Hold: 'Controlador_e:inst|en_count'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:inst5|clk_30KHz'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'Controlador_e:inst|en_count'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'Controlador_e:inst|en_count'
 52. Fast 1200mV 0C Model Setup: 'clk_fpga'
 53. Fast 1200mV 0C Model Setup: 'div_freq:inst5|clk_30KHz'
 54. Fast 1200mV 0C Model Hold: 'div_freq:inst5|clk_30KHz'
 55. Fast 1200mV 0C Model Hold: 'clk_fpga'
 56. Fast 1200mV 0C Model Hold: 'Controlador_e:inst|en_count'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:inst5|clk_30KHz'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'Controlador_e:inst|en_count'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; motor                                                             ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                   ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; Clock Name                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                         ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+
; clk_fpga                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_fpga }                    ;
; Controlador_e:inst|en_count ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Controlador_e:inst|en_count } ;
; div_freq:inst5|clk_30KHz    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:inst5|clk_30KHz }    ;
+-----------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                             ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 211.28 MHz ; 211.28 MHz      ; clk_fpga                 ;      ;
; 371.06 MHz ; 371.06 MHz      ; div_freq:inst5|clk_30KHz ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; Controlador_e:inst|en_count ; -4.750 ; -4.750        ;
; clk_fpga                    ; -3.733 ; -39.837       ;
; div_freq:inst5|clk_30KHz    ; -1.695 ; -16.513       ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; div_freq:inst5|clk_30KHz    ; 0.068 ; 0.000         ;
; clk_fpga                    ; 0.156 ; 0.000         ;
; Controlador_e:inst|en_count ; 3.425 ; 0.000         ;
+-----------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk_fpga                    ; -3.000 ; -20.844       ;
; div_freq:inst5|clk_30KHz    ; -1.487 ; -25.279       ;
; Controlador_e:inst|en_count ; 0.417  ; 0.000         ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Controlador_e:inst|en_count'                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node               ; Launch Clock             ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; -4.750 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 2.386      ;
; -4.721 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 2.357      ;
; -4.576 ; dsf_shiftregister:inst2|speed_register[0]                                                        ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 2.212      ;
; -4.471 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 2.107      ;
; -4.453 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 2.089      ;
; -4.418 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 2.054      ;
; -4.294 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 1.930      ;
; -4.160 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 1.796      ;
; -3.930 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.722     ; 1.566      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_fpga'                                                                                                ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -3.733 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.653      ;
; -3.656 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.576      ;
; -3.650 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.570      ;
; -3.649 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.569      ;
; -3.642 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.562      ;
; -3.565 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.485      ;
; -3.559 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.479      ;
; -3.558 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.478      ;
; -3.478 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.866      ;
; -3.312 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.700      ;
; -3.310 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.230      ;
; -3.309 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.229      ;
; -3.307 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.227      ;
; -3.306 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.694      ;
; -3.305 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.693      ;
; -3.300 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.220      ;
; -3.299 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.219      ;
; -3.297 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.217      ;
; -3.245 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.165      ;
; -3.234 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.154      ;
; -3.220 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.140      ;
; -3.219 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.139      ;
; -3.218 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.138      ;
; -3.216 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.136      ;
; -3.214 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.134      ;
; -3.213 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.133      ;
; -3.209 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.129      ;
; -3.208 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.128      ;
; -3.168 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.088      ;
; -3.162 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.082      ;
; -3.161 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.081      ;
; -3.149 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.069      ;
; -3.138 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.430      ; 4.569      ;
; -3.091 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.011      ;
; -3.084 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.472      ;
; -3.083 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.471      ;
; -3.082 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.470      ;
; -3.079 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.999      ;
; -3.076 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.464      ;
; -3.076 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 3.464      ;
; -3.073 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.993      ;
; -3.072 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.992      ;
; -3.072 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.992      ;
; -3.066 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.986      ;
; -3.065 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.985      ;
; -3.047 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.430      ; 4.478      ;
; -2.994 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.914      ;
; -2.925 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.845      ;
; -2.919 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.839      ;
; -2.918 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.838      ;
; -2.874 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.794      ;
; -2.873 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.793      ;
; -2.871 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.791      ;
; -2.864 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.784      ;
; -2.863 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.783      ;
; -2.840 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.760      ;
; -2.839 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.759      ;
; -2.838 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.758      ;
; -2.832 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.752      ;
; -2.832 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.752      ;
; -2.830 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.393      ; 4.224      ;
; -2.822 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.742      ;
; -2.821 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.741      ;
; -2.819 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.739      ;
; -2.812 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.732      ;
; -2.811 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.731      ;
; -2.794 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.102     ; 3.693      ;
; -2.748 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.668      ;
; -2.739 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.393      ; 4.133      ;
; -2.726 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.646      ;
; -2.725 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.645      ;
; -2.723 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.643      ;
; -2.716 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.636      ;
; -2.715 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.635      ;
; -2.702 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.430      ; 4.133      ;
; -2.697 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.617      ;
; -2.696 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.616      ;
; -2.695 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.615      ;
; -2.689 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.609      ;
; -2.689 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.609      ;
; -2.656 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.576      ;
; -2.650 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.430      ; 4.081      ;
; -2.606 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.139     ; 3.468      ;
; -2.597 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.517      ;
; -2.596 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.516      ;
; -2.595 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.515      ;
; -2.589 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.509      ;
; -2.589 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.509      ;
; -2.565 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.485      ;
; -2.561 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.430      ; 3.992      ;
; -2.554 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.430      ; 3.985      ;
; -2.492 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.613     ; 2.880      ;
; -2.407 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.430      ; 3.838      ;
; -2.400 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.320      ;
; -2.396 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.574     ; 2.823      ;
; -2.394 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.393      ; 3.788      ;
; -2.365 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.285      ;
; -2.362 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.393      ; 3.756      ;
; -2.359 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.279      ;
; -2.358 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 3.278      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:inst5|clk_30KHz'                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; -1.695 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.615      ;
; -1.464 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.384      ;
; -1.351 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.271      ;
; -1.327 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.247      ;
; -1.297 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.217      ;
; -1.278 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 2.197      ;
; -1.238 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.158      ;
; -1.227 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.147      ;
; -1.208 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.128      ;
; -1.207 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 2.126      ;
; -1.205 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.125      ;
; -1.182 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.102      ;
; -1.181 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.101      ;
; -1.176 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 2.095      ;
; -1.170 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.090      ;
; -1.152 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.072      ;
; -1.151 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.071      ;
; -1.097 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.017      ;
; -1.092 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.012      ;
; -1.089 ; Controlador_e:inst|load                                                                          ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.009      ;
; -1.081 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.001      ;
; -1.080 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.000      ;
; -1.059 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.979      ;
; -1.041 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.961      ;
; -1.036 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.956      ;
; -1.035 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.955      ;
; -1.031 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.951      ;
; -1.006 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.926      ;
; -1.005 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.925      ;
; -1.001 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.921      ;
; -0.972 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 1.891      ;
; -0.951 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.871      ;
; -0.951 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.871      ;
; -0.946 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.866      ;
; -0.935 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.855      ;
; -0.934 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.854      ;
; -0.915 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.835      ;
; -0.913 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.833      ;
; -0.911 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.831      ;
; -0.857 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 1.776      ;
; -0.836 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.756      ;
; -0.817 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.737      ;
; -0.810 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 1.729      ;
; -0.805 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 1.724      ;
; -0.786 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 1.705      ;
; -0.785 ; Controlador_e:inst|rt                                                                            ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.705      ;
; -0.771 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.691      ;
; -0.741 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.661      ;
; -0.731 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 1.650      ;
; -0.638 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 1.557      ;
; -0.569 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 1.488      ;
; -0.366 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.286      ;
; -0.366 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.286      ;
; -0.363 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.283      ;
; -0.362 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.282      ;
; -0.352 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.272      ;
; -0.345 ; Controlador_e:inst|rt                                                                            ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.265      ;
; -0.337 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.257      ;
; -0.336 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.256      ;
; -0.333 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.253      ;
; -0.006 ; Controlador_e:inst|load                                                                          ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 0.926      ;
; 0.062  ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 3.012      ;
; 0.097  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 0.822      ;
; 0.097  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.082     ; 0.822      ;
; 0.098  ; dsf_shiftregister:inst2|speed_register[0]                                                        ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.081     ; 0.822      ;
; 0.338  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.736      ;
; 0.338  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.736      ;
; 0.338  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.736      ;
; 0.338  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.736      ;
; 0.338  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.736      ;
; 0.338  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.736      ;
; 0.338  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.736      ;
; 0.338  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.736      ;
; 0.418  ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 3.156      ;
; 0.638  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.936      ;
; 0.638  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.936      ;
; 0.638  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.936      ;
; 0.638  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.936      ;
; 0.638  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.936      ;
; 0.638  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.936      ;
; 0.638  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.936      ;
; 0.638  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.936      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:inst5|clk_30KHz'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; 0.068 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.972      ;
; 0.068 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.972      ;
; 0.068 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.972      ;
; 0.068 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.972      ;
; 0.068 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.972      ;
; 0.068 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.972      ;
; 0.068 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.972      ;
; 0.068 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.972      ;
; 0.074 ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.978      ;
; 0.375 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.779      ;
; 0.375 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.779      ;
; 0.375 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.779      ;
; 0.375 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.779      ;
; 0.375 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.779      ;
; 0.375 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.779      ;
; 0.375 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.779      ;
; 0.375 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.779      ;
; 0.393 ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.797      ;
; 0.452 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Controlador_e:inst|load                                                                          ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; dsf_shiftregister:inst2|speed_register[0]                                                        ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 0.746      ;
; 0.501 ; Controlador_e:inst|load                                                                          ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 0.794      ;
; 0.744 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.040      ;
; 0.764 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.059      ;
; 0.809 ; Controlador_e:inst|rt                                                                            ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.102      ;
; 1.067 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.361      ;
; 1.080 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.374      ;
; 1.095 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.389      ;
; 1.099 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.401      ;
; 1.117 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.410      ;
; 1.127 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.420      ;
; 1.136 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.429      ;
; 1.180 ; Controlador_e:inst|rt                                                                            ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.473      ;
; 1.196 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.490      ;
; 1.230 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.525      ;
; 1.240 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.534      ;
; 1.246 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.540      ;
; 1.248 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.541      ;
; 1.252 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.546      ;
; 1.257 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.550      ;
; 1.267 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.561      ;
; 1.267 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.560      ;
; 1.267 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.560      ;
; 1.272 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.566      ;
; 1.276 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.569      ;
; 1.278 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.572      ;
; 1.284 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.578      ;
; 1.304 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.598      ;
; 1.320 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.614      ;
; 1.344 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.638      ;
; 1.371 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.665      ;
; 1.375 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.669      ;
; 1.381 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.674      ;
; 1.388 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.681      ;
; 1.397 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.690      ;
; 1.407 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.700      ;
; 1.512 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.805      ;
; 1.515 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.809      ;
; 1.528 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.821      ;
; 1.659 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.953      ;
; 1.674 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.968      ;
; 1.683 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 1.977      ;
; 1.943 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 2.237      ;
; 2.042 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.082      ; 2.336      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_fpga'                                                                                                            ;
+-------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.156 ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 2.603      ; 3.262      ;
; 0.574 ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 2.603      ; 3.180      ;
; 1.306 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.131      ;
; 1.401 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 1.694      ;
; 1.427 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.252      ;
; 1.449 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.274      ;
; 1.548 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.373      ;
; 1.565 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.390      ;
; 1.570 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.102      ; 1.884      ;
; 1.588 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 1.881      ;
; 1.588 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 1.881      ;
; 1.629 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.454      ;
; 1.658 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.139      ; 2.009      ;
; 1.661 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.486      ;
; 1.710 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 2.496      ;
; 1.710 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 2.496      ;
; 1.739 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.032      ;
; 1.760 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.053      ;
; 1.797 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.090      ;
; 1.805 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.100      ; 2.117      ;
; 1.815 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 2.601      ;
; 1.838 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.131      ;
; 1.838 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.131      ;
; 1.842 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.135      ;
; 1.844 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.137      ;
; 1.855 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 2.641      ;
; 1.858 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.151      ;
; 1.892 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.717      ;
; 1.909 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.613      ; 2.734      ;
; 1.925 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.218      ;
; 1.938 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.231      ;
; 1.955 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 2.741      ;
; 1.955 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.248      ;
; 1.958 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.251      ;
; 1.959 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.252      ;
; 1.968 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 2.754      ;
; 1.975 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.268      ;
; 1.981 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.274      ;
; 1.981 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.274      ;
; 1.985 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.278      ;
; 1.993 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 2.779      ;
; 2.018 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.311      ;
; 2.060 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 1.879      ;
; 2.071 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.364      ;
; 2.080 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.373      ;
; 2.095 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.388      ;
; 2.099 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.392      ;
; 2.133 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.063      ; 2.408      ;
; 2.141 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.434      ;
; 2.161 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.454      ;
; 2.161 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.454      ;
; 2.165 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.458      ;
; 2.180 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.473      ;
; 2.182 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 2.001      ;
; 2.189 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 2.008      ;
; 2.189 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 2.008      ;
; 2.192 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.485      ;
; 2.198 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.491      ;
; 2.199 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.492      ;
; 2.199 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.492      ;
; 2.199 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.492      ;
; 2.201 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.494      ;
; 2.205 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.498      ;
; 2.206 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.499      ;
; 2.207 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.500      ;
; 2.208 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.501      ;
; 2.209 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.502      ;
; 2.209 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.502      ;
; 2.218 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.511      ;
; 2.220 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.513      ;
; 2.231 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.524      ;
; 2.248 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.541      ;
; 2.260 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.553      ;
; 2.269 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.562      ;
; 2.282 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.575      ;
; 2.288 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 3.074      ;
; 2.299 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.592      ;
; 2.304 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.597      ;
; 2.314 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.607      ;
; 2.329 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.622      ;
; 2.329 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.622      ;
; 2.333 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.626      ;
; 2.337 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.574      ; 3.123      ;
; 2.342 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.635      ;
; 2.343 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.636      ;
; 2.348 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.641      ;
; 2.349 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.642      ;
; 2.350 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.643      ;
; 2.353 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.646      ;
; 2.386 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.679      ;
; 2.398 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.691      ;
; 2.415 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 2.234      ;
; 2.415 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 2.234      ;
; 2.417 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 2.236      ;
; 2.422 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 2.241      ;
; 2.423 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.393     ; 2.242      ;
; 2.450 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.743      ;
; 2.452 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.430     ; 2.234      ;
; 2.456 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.749      ;
; 2.462 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.081      ; 2.755      ;
+-------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Controlador_e:inst|en_count'                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node               ; Launch Clock             ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; 3.425 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 1.361      ;
; 3.661 ; dsf_shiftregister:inst2|speed_register[0]                                                        ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 1.597      ;
; 3.676 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 1.612      ;
; 3.820 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 1.756      ;
; 3.919 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 1.855      ;
; 3.921 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 1.857      ;
; 3.994 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 1.930      ;
; 4.174 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 2.110      ;
; 4.293 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.574     ; 2.229      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[0]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[1]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[2]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[3]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[4]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[5]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[7]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[8]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[9]|clk           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|clk_30KHz|clk            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[10]|clk          ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[6]|clk           ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[10]|clk          ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[0]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[1]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[2]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[3]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[4]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[5]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[7]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[8]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[9]|clk           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|clk_30KHz|clk            ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:inst5|clk_30KHz'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst2|speed_register[0]|clk                                                                      ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|en_count|clk                                                                                ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|led_door|clk                                                                                ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|load|clk                                                                                    ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|rt|clk                                                                                      ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.hold|clk                                                                   ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.power_engine|clk                                                           ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.set_speed|clk                                                              ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.standby|clk                                                                ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz|q                                                                                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst2|speed_register[0]|clk                                                                      ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|en_count|clk                                                                                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|led_door|clk                                                                                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|load|clk                                                                                    ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|rt|clk                                                                                      ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.hold|clk                                                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.power_engine|clk                                                           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.set_speed|clk                                                              ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.standby|clk                                                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Controlador_e:inst|en_count'                                                    ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst4|ls|datac        ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst4|ls ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|q       ;
; 0.573 ; 0.573        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst4|ls ;
; 0.581 ; 0.581        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst4|ls|datac        ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; door      ; div_freq:inst5|clk_30KHz ; 2.294 ; 2.488 ; Rise       ; div_freq:inst5|clk_30KHz ;
; enable    ; div_freq:inst5|clk_30KHz ; 5.229 ; 5.474 ; Rise       ; div_freq:inst5|clk_30KHz ;
; local     ; div_freq:inst5|clk_30KHz ; 4.112 ; 4.522 ; Rise       ; div_freq:inst5|clk_30KHz ;
; remote    ; div_freq:inst5|clk_30KHz ; 4.397 ; 4.803 ; Rise       ; div_freq:inst5|clk_30KHz ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; door      ; div_freq:inst5|clk_30KHz ; -1.804 ; -1.979 ; Rise       ; div_freq:inst5|clk_30KHz ;
; enable    ; div_freq:inst5|clk_30KHz ; -2.589 ; -2.875 ; Rise       ; div_freq:inst5|clk_30KHz ;
; local     ; div_freq:inst5|clk_30KHz ; -1.836 ; -2.097 ; Rise       ; div_freq:inst5|clk_30KHz ;
; remote    ; div_freq:inst5|clk_30KHz ; -1.572 ; -1.875 ; Rise       ; div_freq:inst5|clk_30KHz ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port  ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0        ; Controlador_e:inst|en_count ; 4.341 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ; 4.807 ;       ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle ; Controlador_e:inst|en_count ; 4.616 ; 4.485 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; Controlador_e:inst|en_count ;       ; 4.548 ; Fall       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ;       ; 4.562 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; div_freq:inst5|clk_30KHz    ; 7.080 ; 7.225 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; in1        ; div_freq:inst5|clk_30KHz    ; 7.732 ; 7.493 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; led_door   ; div_freq:inst5|clk_30KHz    ; 6.872 ; 6.722 ; Rise       ; div_freq:inst5|clk_30KHz    ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port  ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0        ; Controlador_e:inst|en_count ; 4.188 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ; 4.618 ;       ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle ; Controlador_e:inst|en_count ; 4.453 ; 4.326 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; Controlador_e:inst|en_count ;       ; 4.389 ; Fall       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ;       ; 4.378 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; div_freq:inst5|clk_30KHz    ; 6.806 ; 6.947 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; in1        ; div_freq:inst5|clk_30KHz    ; 7.434 ; 7.202 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; led_door   ; div_freq:inst5|clk_30KHz    ; 6.608 ; 6.461 ; Rise       ; div_freq:inst5|clk_30KHz    ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                              ;
+------------+-----------------+--------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name               ; Note ;
+------------+-----------------+--------------------------+------+
; 230.15 MHz ; 230.15 MHz      ; clk_fpga                 ;      ;
; 396.35 MHz ; 396.35 MHz      ; div_freq:inst5|clk_30KHz ;      ;
+------------+-----------------+--------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; Controlador_e:inst|en_count ; -4.293 ; -4.293        ;
; clk_fpga                    ; -3.345 ; -35.310       ;
; div_freq:inst5|clk_30KHz    ; -1.523 ; -13.838       ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; div_freq:inst5|clk_30KHz    ; 0.198 ; 0.000         ;
; clk_fpga                    ; 0.241 ; 0.000         ;
; Controlador_e:inst|en_count ; 3.182 ; 0.000         ;
+-----------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk_fpga                    ; -3.000 ; -20.844       ;
; div_freq:inst5|clk_30KHz    ; -1.487 ; -25.279       ;
; Controlador_e:inst|en_count ; 0.433  ; 0.000         ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Controlador_e:inst|en_count'                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node               ; Launch Clock             ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; -4.293 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 2.176      ;
; -4.286 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 2.169      ;
; -4.187 ; dsf_shiftregister:inst2|speed_register[0]                                                        ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 2.070      ;
; -4.052 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 1.935      ;
; -4.030 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 1.913      ;
; -3.997 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 1.880      ;
; -3.892 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 1.775      ;
; -3.765 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 1.648      ;
; -3.547 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -1.568     ; 1.430      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_fpga'                                                                                                 ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -3.345 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.275      ;
; -3.267 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.197      ;
; -3.249 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.179      ;
; -3.243 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.173      ;
; -3.242 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.172      ;
; -3.171 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.101      ;
; -3.165 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.095      ;
; -3.164 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.094      ;
; -3.147 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.571      ;
; -2.963 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.387      ;
; -2.957 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.381      ;
; -2.956 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.380      ;
; -2.938 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.868      ;
; -2.937 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.867      ;
; -2.936 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.866      ;
; -2.935 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.865      ;
; -2.927 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.857      ;
; -2.926 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.856      ;
; -2.894 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.824      ;
; -2.888 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.818      ;
; -2.859 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.789      ;
; -2.858 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.788      ;
; -2.857 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.787      ;
; -2.849 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.779      ;
; -2.848 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.778      ;
; -2.842 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.772      ;
; -2.836 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.766      ;
; -2.835 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.765      ;
; -2.811 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.741      ;
; -2.798 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.728      ;
; -2.792 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.722      ;
; -2.791 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.721      ;
; -2.766 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.696      ;
; -2.757 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.413      ; 4.172      ;
; -2.756 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.180      ;
; -2.756 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.180      ;
; -2.755 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.179      ;
; -2.749 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.173      ;
; -2.749 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 3.173      ;
; -2.724 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.654      ;
; -2.718 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.648      ;
; -2.715 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.645      ;
; -2.712 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.642      ;
; -2.711 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.641      ;
; -2.709 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.639      ;
; -2.708 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.638      ;
; -2.679 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.413      ; 4.094      ;
; -2.596 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.526      ;
; -2.590 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.520      ;
; -2.589 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.519      ;
; -2.530 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.460      ;
; -2.529 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.459      ;
; -2.528 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.458      ;
; -2.520 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.450      ;
; -2.519 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.449      ;
; -2.497 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.427      ;
; -2.497 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.427      ;
; -2.496 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.426      ;
; -2.490 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.420      ;
; -2.490 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.420      ;
; -2.486 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.416      ;
; -2.485 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.415      ;
; -2.484 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.376      ; 3.862      ;
; -2.484 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.414      ;
; -2.476 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.406      ;
; -2.475 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.405      ;
; -2.471 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.093     ; 3.380      ;
; -2.432 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.362      ;
; -2.406 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.376      ; 3.784      ;
; -2.403 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.333      ;
; -2.402 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.332      ;
; -2.401 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.331      ;
; -2.393 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.323      ;
; -2.392 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.322      ;
; -2.375 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.305      ;
; -2.375 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.305      ;
; -2.374 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.304      ;
; -2.368 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.298      ;
; -2.368 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.298      ;
; -2.350 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.413      ; 3.765      ;
; -2.333 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.263      ;
; -2.333 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.263      ;
; -2.332 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.262      ;
; -2.329 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.259      ;
; -2.326 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.256      ;
; -2.326 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.256      ;
; -2.306 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.413      ; 3.721      ;
; -2.304 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.130     ; 3.176      ;
; -2.258 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.188      ;
; -2.227 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.578     ; 2.651      ;
; -2.226 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.413      ; 3.641      ;
; -2.223 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.413      ; 3.638      ;
; -2.222 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.539     ; 2.685      ;
; -2.152 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.082      ;
; -2.146 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.076      ;
; -2.145 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.075      ;
; -2.106 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.036      ;
; -2.104 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.413      ; 3.519      ;
; -2.077 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.376      ; 3.455      ;
; -2.071 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 3.001      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:inst5|clk_30KHz'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; -1.523 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 2.453      ;
; -1.330 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 2.260      ;
; -1.122 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 2.052      ;
; -1.117 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 2.047      ;
; -1.081 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 2.011      ;
; -1.055 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.985      ;
; -1.042 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.972      ;
; -1.026 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.956      ;
; -1.014 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.944      ;
; -1.010 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.940      ;
; -1.003 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.933      ;
; -1.000 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.930      ;
; -0.996 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.926      ;
; -0.956 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.886      ;
; -0.955 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.885      ;
; -0.942 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.872      ;
; -0.917 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.847      ;
; -0.916 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.846      ;
; -0.888 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.818      ;
; -0.888 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.818      ;
; -0.883 ; Controlador_e:inst|load                                                                          ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.813      ;
; -0.878 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.808      ;
; -0.874 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.804      ;
; -0.870 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.800      ;
; -0.830 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.760      ;
; -0.829 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.759      ;
; -0.824 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.754      ;
; -0.823 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.753      ;
; -0.810 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.740      ;
; -0.791 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.721      ;
; -0.790 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.720      ;
; -0.785 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.715      ;
; -0.762 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.692      ;
; -0.762 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.692      ;
; -0.752 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.682      ;
; -0.752 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.682      ;
; -0.750 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.680      ;
; -0.748 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.678      ;
; -0.747 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.677      ;
; -0.744 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.674      ;
; -0.722 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.652      ;
; -0.720 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.650      ;
; -0.719 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.649      ;
; -0.709 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.639      ;
; -0.677 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.607      ;
; -0.654 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.584      ;
; -0.638 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.568      ;
; -0.618 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.548      ;
; -0.612 ; Controlador_e:inst|rt                                                                            ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.542      ;
; -0.481 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.411      ;
; -0.442 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.372      ;
; -0.232 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.162      ;
; -0.232 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.162      ;
; -0.229 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.159      ;
; -0.228 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.158      ;
; -0.218 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.148      ;
; -0.207 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.137      ;
; -0.206 ; Controlador_e:inst|rt                                                                            ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.136      ;
; -0.206 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.136      ;
; -0.203 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.133      ;
; 0.090  ; Controlador_e:inst|load                                                                          ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 0.840      ;
; 0.136  ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.709      ;
; 0.185  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 0.745      ;
; 0.185  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 0.745      ;
; 0.185  ; dsf_shiftregister:inst2|speed_register[0]                                                        ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.072     ; 0.745      ;
; 0.335  ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 3.010      ;
; 0.378  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.467      ;
; 0.378  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.467      ;
; 0.378  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.467      ;
; 0.378  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.467      ;
; 0.378  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.467      ;
; 0.378  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.467      ;
; 0.378  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.467      ;
; 0.378  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 2.093      ; 2.467      ;
; 0.521  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 2.824      ;
; 0.521  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 2.824      ;
; 0.521  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 2.824      ;
; 0.521  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 2.824      ;
; 0.521  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 2.824      ;
; 0.521  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 2.824      ;
; 0.521  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 2.824      ;
; 0.521  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 2.093      ; 2.824      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:inst5|clk_30KHz'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; 0.198 ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.844      ;
; 0.203 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.849      ;
; 0.203 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.849      ;
; 0.203 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.849      ;
; 0.203 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.849      ;
; 0.203 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.849      ;
; 0.203 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.849      ;
; 0.203 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.849      ;
; 0.203 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 2.201      ; 2.849      ;
; 0.363 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.509      ;
; 0.363 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.509      ;
; 0.363 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.509      ;
; 0.363 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.509      ;
; 0.363 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.509      ;
; 0.363 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.509      ;
; 0.363 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.509      ;
; 0.363 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.509      ;
; 0.367 ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 2.201      ; 2.513      ;
; 0.402 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Controlador_e:inst|load                                                                          ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; dsf_shiftregister:inst2|speed_register[0]                                                        ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.467 ; Controlador_e:inst|load                                                                          ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.734      ;
; 0.692 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.965      ;
; 0.713 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.980      ;
; 0.717 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 0.984      ;
; 0.756 ; Controlador_e:inst|rt                                                                            ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.023      ;
; 0.978 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.245      ;
; 1.011 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.279      ;
; 1.014 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.282      ;
; 1.017 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.284      ;
; 1.020 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.287      ;
; 1.030 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.298      ;
; 1.047 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.314      ;
; 1.099 ; Controlador_e:inst|rt                                                                            ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.366      ;
; 1.108 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.375      ;
; 1.110 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.377      ;
; 1.114 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.381      ;
; 1.117 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.384      ;
; 1.117 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.384      ;
; 1.121 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.388      ;
; 1.125 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.392      ;
; 1.131 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.398      ;
; 1.137 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.404      ;
; 1.140 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.407      ;
; 1.142 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.409      ;
; 1.142 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.409      ;
; 1.145 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.412      ;
; 1.152 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.420      ;
; 1.153 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.420      ;
; 1.169 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.436      ;
; 1.176 ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.443      ;
; 1.177 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.444      ;
; 1.197 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.464      ;
; 1.203 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.470      ;
; 1.225 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.492      ;
; 1.239 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.506      ;
; 1.239 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.506      ;
; 1.259 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.526      ;
; 1.264 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.531      ;
; 1.274 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.541      ;
; 1.275 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.542      ;
; 1.359 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.626      ;
; 1.361 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.628      ;
; 1.381 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.648      ;
; 1.520 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.787      ;
; 1.522 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.789      ;
; 1.573 ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.840      ;
; 1.752 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 2.019      ;
; 1.864 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.072      ; 2.131      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_fpga'                                                                                                             ;
+-------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.241 ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 2.391      ; 3.097      ;
; 0.497 ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 2.391      ; 2.853      ;
; 1.164 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 1.937      ;
; 1.267 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 2.040      ;
; 1.297 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 2.070      ;
; 1.305 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.572      ;
; 1.376 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 2.149      ;
; 1.386 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 2.159      ;
; 1.425 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.093      ; 1.713      ;
; 1.442 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.709      ;
; 1.449 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.716      ;
; 1.473 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 2.246      ;
; 1.474 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.130      ; 1.799      ;
; 1.480 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 2.253      ;
; 1.525 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.259      ;
; 1.556 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.823      ;
; 1.571 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.305      ;
; 1.595 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.091      ; 1.881      ;
; 1.602 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.869      ;
; 1.603 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.870      ;
; 1.614 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.348      ;
; 1.638 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.905      ;
; 1.642 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.376      ;
; 1.652 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.919      ;
; 1.670 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.937      ;
; 1.670 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.937      ;
; 1.673 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 1.940      ;
; 1.694 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 2.467      ;
; 1.717 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.578      ; 2.490      ;
; 1.730 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.464      ;
; 1.740 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.007      ;
; 1.741 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.008      ;
; 1.743 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.477      ;
; 1.758 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.025      ;
; 1.761 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.495      ;
; 1.768 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.035      ;
; 1.794 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.061      ;
; 1.803 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.070      ;
; 1.803 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.070      ;
; 1.806 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.073      ;
; 1.828 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.095      ;
; 1.848 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.115      ;
; 1.855 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.674      ;
; 1.868 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.135      ;
; 1.902 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.169      ;
; 1.905 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.172      ;
; 1.918 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.185      ;
; 1.921 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.188      ;
; 1.951 ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.054      ; 2.200      ;
; 1.953 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.220      ;
; 1.955 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.222      ;
; 1.970 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.789      ;
; 1.977 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.244      ;
; 1.979 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.798      ;
; 1.979 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.798      ;
; 1.979 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.246      ;
; 1.980 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.247      ;
; 1.983 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.250      ;
; 1.987 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.254      ;
; 1.988 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.255      ;
; 1.989 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.256      ;
; 1.994 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.261      ;
; 1.995 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.262      ;
; 1.996 ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.263      ;
; 2.011 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.278      ;
; 2.021 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.288      ;
; 2.021 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.288      ;
; 2.022 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.289      ;
; 2.030 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.297      ;
; 2.033 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.300      ;
; 2.033 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.300      ;
; 2.035 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.302      ;
; 2.042 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.309      ;
; 2.043 ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.310      ;
; 2.049 ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.316      ;
; 2.060 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.794      ;
; 2.076 ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.343      ;
; 2.078 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.345      ;
; 2.092 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.539      ; 2.826      ;
; 2.099 ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.366      ;
; 2.121 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.388      ;
; 2.127 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.394      ;
; 2.128 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.395      ;
; 2.129 ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.396      ;
; 2.140 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.407      ;
; 2.154 ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.421      ;
; 2.162 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.429      ;
; 2.162 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.429      ;
; 2.165 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.432      ;
; 2.166 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.985      ;
; 2.166 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.985      ;
; 2.167 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.434      ;
; 2.168 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.987      ;
; 2.173 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.992      ;
; 2.174 ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.376     ; 1.993      ;
; 2.174 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.441      ;
; 2.176 ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.443      ;
; 2.188 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.455      ;
; 2.206 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.473      ;
; 2.215 ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.072      ; 2.482      ;
+-------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Controlador_e:inst|en_count'                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node               ; Launch Clock             ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; 3.182 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 1.258      ;
; 3.353 ; dsf_shiftregister:inst2|speed_register[0]                                                        ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 1.429      ;
; 3.417 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 1.493      ;
; 3.551 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 1.627      ;
; 3.641 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 1.717      ;
; 3.645 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 1.721      ;
; 3.725 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 1.801      ;
; 3.889 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 1.965      ;
; 3.995 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -1.434     ; 2.071      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; 0.218  ; 0.434        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; 0.370  ; 0.554        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; 0.377  ; 0.561        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[0]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[1]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[2]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[3]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[4]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[5]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[7]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[8]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[9]|clk           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|clk_30KHz|clk            ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[6]|clk           ;
; 0.496  ; 0.496        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.503  ; 0.503        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[10]|clk          ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[6]|clk           ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[0]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[1]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[2]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[3]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[4]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[5]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[7]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[8]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[9]|clk           ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|clk_30KHz|clk            ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:inst5|clk_30KHz'                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; 0.272  ; 0.488        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst2|speed_register[0]|clk                                                                      ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|en_count|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|led_door|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|load|clk                                                                                    ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|rt|clk                                                                                      ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.hold|clk                                                                   ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.power_engine|clk                                                           ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.set_speed|clk                                                              ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.standby|clk                                                                ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz|q                                                                                ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.hold|clk                                                                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.power_engine|clk                                                           ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.set_speed|clk                                                              ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.standby|clk                                                                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst2|speed_register[0]|clk                                                                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|en_count|clk                                                                                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|led_door|clk                                                                                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|load|clk                                                                                    ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|rt|clk                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Controlador_e:inst|en_count'                                                     ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst4|ls|datac        ;
; 0.449 ; 0.449        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst4|ls ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|q       ;
; 0.549 ; 0.549        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst4|ls ;
; 0.565 ; 0.565        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst4|ls|datac        ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; door      ; div_freq:inst5|clk_30KHz ; 2.049 ; 2.097 ; Rise       ; div_freq:inst5|clk_30KHz ;
; enable    ; div_freq:inst5|clk_30KHz ; 4.819 ; 4.866 ; Rise       ; div_freq:inst5|clk_30KHz ;
; local     ; div_freq:inst5|clk_30KHz ; 3.718 ; 4.014 ; Rise       ; div_freq:inst5|clk_30KHz ;
; remote    ; div_freq:inst5|clk_30KHz ; 3.995 ; 4.259 ; Rise       ; div_freq:inst5|clk_30KHz ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; door      ; div_freq:inst5|clk_30KHz ; -1.608 ; -1.646 ; Rise       ; div_freq:inst5|clk_30KHz ;
; enable    ; div_freq:inst5|clk_30KHz ; -2.362 ; -2.449 ; Rise       ; div_freq:inst5|clk_30KHz ;
; local     ; div_freq:inst5|clk_30KHz ; -1.626 ; -1.750 ; Rise       ; div_freq:inst5|clk_30KHz ;
; remote    ; div_freq:inst5|clk_30KHz ; -1.387 ; -1.560 ; Rise       ; div_freq:inst5|clk_30KHz ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port  ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0        ; Controlador_e:inst|en_count ; 3.890 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ; 4.379 ;       ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle ; Controlador_e:inst|en_count ; 4.171 ; 4.008 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; Controlador_e:inst|en_count ;       ; 4.117 ; Fall       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ;       ; 4.062 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; div_freq:inst5|clk_30KHz    ; 6.356 ; 6.589 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; in1        ; div_freq:inst5|clk_30KHz    ; 7.082 ; 6.725 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; led_door   ; div_freq:inst5|clk_30KHz    ; 6.259 ; 6.041 ; Rise       ; div_freq:inst5|clk_30KHz    ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port  ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0        ; Controlador_e:inst|en_count ; 3.732 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ; 4.187 ;       ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle ; Controlador_e:inst|en_count ; 4.003 ; 3.845 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; Controlador_e:inst|en_count ;       ; 3.950 ; Fall       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ;       ; 3.878 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; div_freq:inst5|clk_30KHz    ; 6.089 ; 6.314 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; in1        ; div_freq:inst5|clk_30KHz    ; 6.787 ; 6.443 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; led_door   ; div_freq:inst5|clk_30KHz    ; 5.996 ; 5.786 ; Rise       ; div_freq:inst5|clk_30KHz    ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; Controlador_e:inst|en_count ; -1.787 ; -1.787        ;
; clk_fpga                    ; -0.993 ; -10.039       ;
; div_freq:inst5|clk_30KHz    ; -0.073 ; -0.111        ;
+-----------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; div_freq:inst5|clk_30KHz    ; -0.153 ; -1.177        ;
; clk_fpga                    ; -0.063 ; -0.063        ;
; Controlador_e:inst|en_count ; 1.776  ; 0.000         ;
+-----------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; clk_fpga                    ; -3.000 ; -15.834       ;
; div_freq:inst5|clk_30KHz    ; -1.000 ; -17.000       ;
; Controlador_e:inst|en_count ; 0.452  ; 0.000         ;
+-----------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Controlador_e:inst|en_count'                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node               ; Launch Clock             ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; -1.787 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 1.003      ;
; -1.771 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 0.987      ;
; -1.717 ; dsf_shiftregister:inst2|speed_register[0]                                                        ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 0.933      ;
; -1.671 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 0.887      ;
; -1.655 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 0.871      ;
; -1.636 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 0.852      ;
; -1.575 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 0.791      ;
; -1.521 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 0.737      ;
; -1.437 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; 0.500        ; -0.791     ; 0.653      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_fpga'                                                                                                ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.993 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.943      ;
; -0.983 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.933      ;
; -0.976 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.926      ;
; -0.976 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.926      ;
; -0.951 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.901      ;
; -0.941 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.891      ;
; -0.934 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.884      ;
; -0.934 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.884      ;
; -0.882 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.622      ;
; -0.825 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.775      ;
; -0.825 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.775      ;
; -0.824 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.774      ;
; -0.824 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.774      ;
; -0.817 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.767      ;
; -0.816 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.766      ;
; -0.807 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.757      ;
; -0.804 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.544      ;
; -0.803 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.753      ;
; -0.797 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.747      ;
; -0.797 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.537      ;
; -0.797 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.537      ;
; -0.796 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.746      ;
; -0.796 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.746      ;
; -0.783 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.733      ;
; -0.783 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.733      ;
; -0.782 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.732      ;
; -0.776 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.726      ;
; -0.775 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.725      ;
; -0.774 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.724      ;
; -0.772 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.166      ; 1.925      ;
; -0.769 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.719      ;
; -0.769 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.719      ;
; -0.742 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.692      ;
; -0.739 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.689      ;
; -0.732 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.682      ;
; -0.730 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.680      ;
; -0.730 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.166      ; 1.883      ;
; -0.725 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.675      ;
; -0.725 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.675      ;
; -0.723 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.673      ;
; -0.715 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.455      ;
; -0.714 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.454      ;
; -0.713 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.453      ;
; -0.707 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.447      ;
; -0.706 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.446      ;
; -0.664 ; div_freq:inst5|c_30KHz[8] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.614      ;
; -0.661 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.611      ;
; -0.655 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.605      ;
; -0.654 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.604      ;
; -0.654 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.604      ;
; -0.654 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.604      ;
; -0.653 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.603      ;
; -0.647 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.597      ;
; -0.646 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.596      ;
; -0.640 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.590      ;
; -0.639 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.589      ;
; -0.638 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.588      ;
; -0.632 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.582      ;
; -0.631 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.581      ;
; -0.630 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.772      ;
; -0.628 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.578      ;
; -0.627 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.577      ;
; -0.626 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.576      ;
; -0.621 ; div_freq:inst5|c_30KHz[9] ; div_freq:inst5|clk_30KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.571      ;
; -0.620 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.570      ;
; -0.619 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.569      ;
; -0.602 ; div_freq:inst5|c_30KHz[1] ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.552      ;
; -0.593 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.044     ; 1.536      ;
; -0.592 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.166      ; 1.745      ;
; -0.588 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.730      ;
; -0.574 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.524      ;
; -0.574 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.524      ;
; -0.573 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.523      ;
; -0.572 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.522      ;
; -0.571 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.521      ;
; -0.570 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.520      ;
; -0.566 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.516      ;
; -0.565 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.515      ;
; -0.565 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.166      ; 1.718      ;
; -0.564 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.514      ;
; -0.563 ; div_freq:inst5|c_30KHz[4] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.513      ;
; -0.560 ; div_freq:inst5|c_30KHz[0] ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.510      ;
; -0.521 ; div_freq:inst5|c_30KHz[7] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.166      ; 1.674      ;
; -0.519 ; div_freq:inst5|c_30KHz[2] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.166      ; 1.672      ;
; -0.518 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.055     ; 1.450      ;
; -0.497 ; div_freq:inst5|c_30KHz[8] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.447      ;
; -0.496 ; div_freq:inst5|c_30KHz[8] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.446      ;
; -0.495 ; div_freq:inst5|c_30KHz[8] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.445      ;
; -0.489 ; div_freq:inst5|c_30KHz[8] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.439      ;
; -0.488 ; div_freq:inst5|c_30KHz[8] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.438      ;
; -0.484 ; div_freq:inst5|c_30KHz[6] ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.247     ; 1.224      ;
; -0.483 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.433      ;
; -0.467 ; div_freq:inst5|c_30KHz[9] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.417      ;
; -0.466 ; div_freq:inst5|c_30KHz[9] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.416      ;
; -0.461 ; div_freq:inst5|c_30KHz[9] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.411      ;
; -0.459 ; div_freq:inst5|c_30KHz[9] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.409      ;
; -0.459 ; div_freq:inst5|c_30KHz[9] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.409      ;
; -0.458 ; div_freq:inst5|c_30KHz[5] ; div_freq:inst5|c_30KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.155      ; 1.600      ;
; -0.456 ; div_freq:inst5|c_30KHz[3] ; div_freq:inst5|c_30KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.406      ;
+--------+---------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:inst5|clk_30KHz'                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; -0.073 ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 1.024      ;
; -0.043 ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.994      ;
; -0.021 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.971      ;
; -0.017 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.967      ;
; -0.005 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.955      ;
; 0.032  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.918      ;
; 0.047  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.903      ;
; 0.047  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.903      ;
; 0.051  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.899      ;
; 0.051  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.899      ;
; 0.056  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.894      ;
; 0.063  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.887      ;
; 0.068  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.883      ;
; 0.070  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.881      ;
; 0.082  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.869      ;
; 0.085  ; Controlador_e:inst|load                                                                          ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.865      ;
; 0.094  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.856      ;
; 0.098  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.853      ;
; 0.100  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.850      ;
; 0.111  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.840      ;
; 0.115  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.835      ;
; 0.115  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.835      ;
; 0.118  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.833      ;
; 0.119  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.831      ;
; 0.119  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.831      ;
; 0.120  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.830      ;
; 0.124  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.826      ;
; 0.124  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.826      ;
; 0.124  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.826      ;
; 0.131  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.819      ;
; 0.162  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.788      ;
; 0.162  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.788      ;
; 0.168  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.783      ;
; 0.168  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.782      ;
; 0.174  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.777      ;
; 0.185  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.766      ;
; 0.190  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.761      ;
; 0.192  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.758      ;
; 0.192  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.758      ;
; 0.198  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.753      ;
; 0.199  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.751      ;
; 0.200  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.750      ;
; 0.213  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.738      ;
; 0.219  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.732      ;
; 0.225  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.726      ;
; 0.226  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.725      ;
; 0.227  ; Controlador_e:inst|rt                                                                            ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.723      ;
; 0.230  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.721      ;
; 0.230  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.721      ;
; 0.297  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.654      ;
; 0.299  ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.341      ;
; 0.346  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.605      ;
; 0.396  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.244      ;
; 0.396  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.244      ;
; 0.396  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.244      ;
; 0.396  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.244      ;
; 0.396  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.244      ;
; 0.396  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.244      ;
; 0.396  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.244      ;
; 0.396  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.500        ; 1.038      ; 1.244      ;
; 0.398  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.552      ;
; 0.398  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.552      ;
; 0.402  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.548      ;
; 0.403  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.547      ;
; 0.404  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.546      ;
; 0.409  ; Controlador_e:inst|rt                                                                            ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.541      ;
; 0.412  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.538      ;
; 0.412  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.538      ;
; 0.416  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.534      ;
; 0.560  ; Controlador_e:inst|load                                                                          ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.390      ;
; 0.600  ; dsf_shiftregister:inst2|speed_register[0]                                                        ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.350      ;
; 0.601  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.350      ;
; 0.931  ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.209      ;
; 0.995  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.145      ;
; 0.995  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.145      ;
; 0.995  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.145      ;
; 0.995  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.145      ;
; 0.995  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.145      ;
; 0.995  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.145      ;
; 0.995  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.145      ;
; 0.995  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 1.000        ; 1.038      ; 1.145      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:inst5|clk_30KHz'                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+
; -0.153 ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.138      ;
; -0.128 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.163      ;
; -0.128 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.163      ;
; -0.128 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.163      ;
; -0.128 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.163      ;
; -0.128 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.163      ;
; -0.128 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.163      ;
; -0.128 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.163      ;
; -0.128 ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; 0.000        ; 1.092      ; 1.163      ;
; 0.186  ; Controlador_e:inst|load                                                                          ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; dsf_shiftregister:inst2|speed_register[0]                                                        ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.204  ; Controlador_e:inst|load                                                                          ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.325      ;
; 0.297  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.420      ;
; 0.306  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.428      ;
; 0.308  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.429      ;
; 0.329  ; Controlador_e:inst|rt                                                                            ; dsf_shiftregister:inst2|speed_register[0]                                                        ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.450      ;
; 0.440  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.560      ;
; 0.446  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.568      ;
; 0.448  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.448  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.569      ;
; 0.452  ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count                                                                      ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.243      ;
; 0.454  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.574      ;
; 0.457  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.578      ;
; 0.460  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.581      ;
; 0.464  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.585      ;
; 0.465  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.586      ;
; 0.466  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.257      ;
; 0.466  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.257      ;
; 0.466  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.257      ;
; 0.466  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.257      ;
; 0.466  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.257      ;
; 0.466  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.257      ;
; 0.466  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.257      ;
; 0.466  ; Controlador_e:inst|en_count                                                                      ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz ; -0.500       ; 1.092      ; 1.257      ;
; 0.467  ; Controlador_e:inst|rt                                                                            ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.588      ;
; 0.467  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.588      ;
; 0.468  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.589      ;
; 0.478  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.598      ;
; 0.488  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.power_engine                                                 ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.608      ;
; 0.489  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.standby                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.609      ;
; 0.500  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.620      ;
; 0.500  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.620      ;
; 0.505  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.626      ;
; 0.509  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.630      ;
; 0.510  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.631      ;
; 0.511  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.632      ;
; 0.512  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.632      ;
; 0.513  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.513  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.514  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.635      ;
; 0.523  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.644      ;
; 0.524  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.645      ;
; 0.526  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.647      ;
; 0.527  ; Controlador_e:inst|state_controller.set_speed                                                    ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.648      ;
; 0.530  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.651      ;
; 0.531  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.652      ;
; 0.533  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.set_speed                                                    ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.653      ;
; 0.533  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.654      ;
; 0.549  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.670      ;
; 0.576  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.697      ;
; 0.577  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.698      ;
; 0.579  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.700      ;
; 0.589  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.710      ;
; 0.592  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.713      ;
; 0.596  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.717      ;
; 0.600  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|rt                                                                            ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.721      ;
; 0.642  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.763      ;
; 0.655  ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.776      ;
; 0.670  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.791      ;
; 0.686  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|load                                                                          ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.807      ;
; 0.696  ; Controlador_e:inst|state_controller.power_engine                                                 ; Controlador_e:inst|state_controller.hold                                                         ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.816      ;
; 0.752  ; Controlador_e:inst|state_controller.standby                                                      ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.873      ;
; 0.858  ; Controlador_e:inst|state_controller.hold                                                         ; Controlador_e:inst|en_count                                                                      ; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.979      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_fpga'                                                                                                              ;
+--------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+
; -0.063 ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 1.181      ; 1.337      ;
; 0.528  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 0.859      ;
; 0.561  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.682      ;
; 0.581  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 0.912      ;
; 0.584  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 0.915      ;
; 0.616  ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz   ; div_freq:inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 1.181      ; 1.516      ;
; 0.624  ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.044      ; 0.752      ;
; 0.626  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.747      ;
; 0.629  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.750      ;
; 0.633  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 0.964      ;
; 0.646  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 0.977      ;
; 0.649  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 0.980      ;
; 0.654  ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 0.985      ;
; 0.671  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.055      ; 0.810      ;
; 0.681  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.802      ;
; 0.688  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.008      ;
; 0.699  ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.820      ;
; 0.704  ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.825      ;
; 0.705  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.025      ;
; 0.712  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.032      ;
; 0.725  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.846      ;
; 0.730  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.044      ; 0.858      ;
; 0.731  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.852      ;
; 0.738  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.859      ;
; 0.738  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.859      ;
; 0.742  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.863      ;
; 0.756  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.076      ;
; 0.766  ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 1.097      ;
; 0.770  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.891      ;
; 0.776  ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.897      ;
; 0.776  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.897      ;
; 0.777  ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.097      ;
; 0.782  ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[6]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.247      ; 1.113      ;
; 0.785  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.906      ;
; 0.789  ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.910      ;
; 0.789  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.910      ;
; 0.792  ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.913      ;
; 0.794  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.915      ;
; 0.794  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.915      ;
; 0.798  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.919      ;
; 0.801  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.121      ;
; 0.823  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.752      ;
; 0.839  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.159      ;
; 0.848  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.969      ;
; 0.861  ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.982      ;
; 0.864  ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.985      ;
; 0.864  ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.985      ;
; 0.867  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.988      ;
; 0.868  ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.989      ;
; 0.870  ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 0.991      ;
; 0.872  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.801      ;
; 0.874  ; div_freq:inst5|c_30KHz[6]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.033      ; 0.991      ;
; 0.880  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.809      ;
; 0.880  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.809      ;
; 0.884  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.005      ;
; 0.884  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.005      ;
; 0.884  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.005      ;
; 0.888  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.009      ;
; 0.889  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.010      ;
; 0.890  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.011      ;
; 0.891  ; div_freq:inst5|c_30KHz[8]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.012      ;
; 0.898  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.019      ;
; 0.899  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.020      ;
; 0.900  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.021      ;
; 0.905  ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.026      ;
; 0.907  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.028      ;
; 0.907  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.028      ;
; 0.909  ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.030      ;
; 0.913  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.034      ;
; 0.919  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.040      ;
; 0.921  ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.042      ;
; 0.925  ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.046      ;
; 0.932  ; div_freq:inst5|c_30KHz[1]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.252      ;
; 0.932  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.053      ;
; 0.932  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.053      ;
; 0.935  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[8]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.056      ;
; 0.935  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.056      ;
; 0.939  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.060      ;
; 0.940  ; div_freq:inst5|c_30KHz[3]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.061      ;
; 0.940  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.061      ;
; 0.941  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.062      ;
; 0.942  ; div_freq:inst5|c_30KHz[9]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.063      ;
; 0.942  ; div_freq:inst5|c_30KHz[7]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.063      ;
; 0.949  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.070      ;
; 0.952  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[3]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.073      ;
; 0.952  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[4]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.073      ;
; 0.956  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[2]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.077      ;
; 0.958  ; div_freq:inst5|c_30KHz[4]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.079      ;
; 0.975  ; div_freq:inst5|c_30KHz[0]  ; div_freq:inst5|c_30KHz[10] ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.236      ; 1.295      ;
; 0.976  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.905      ;
; 0.977  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.906      ;
; 0.978  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[5]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.907      ;
; 0.983  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.912      ;
; 0.983  ; div_freq:inst5|c_30KHz[10] ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; -0.155     ; 0.912      ;
; 0.995  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[1]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.116      ;
; 0.996  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.117      ;
; 0.997  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.118      ;
; 1.000  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[7]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.121      ;
; 1.003  ; div_freq:inst5|c_30KHz[5]  ; div_freq:inst5|c_30KHz[0]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.124      ;
; 1.004  ; div_freq:inst5|c_30KHz[2]  ; div_freq:inst5|c_30KHz[9]  ; clk_fpga                 ; clk_fpga    ; 0.000        ; 0.037      ; 1.125      ;
+--------+----------------------------+----------------------------+--------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Controlador_e:inst|en_count'                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node               ; Launch Clock             ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+
; 1.776 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.561      ;
; 1.848 ; dsf_shiftregister:inst2|speed_register[0]                                                        ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.633      ;
; 1.874 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.659      ;
; 1.931 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.716      ;
; 1.972 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.757      ;
; 1.975 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.760      ;
; 1.990 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.775      ;
; 2.068 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.853      ;
; 2.100 ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:inst4|ls ; div_freq:inst5|clk_30KHz ; Controlador_e:inst|en_count ; -0.500       ; -0.725     ; 0.885      ;
+-------+--------------------------------------------------------------------------------------------------+-----------------------+--------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; -0.094 ; 0.090        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; -0.090 ; 0.094        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; 0.086  ; 0.086        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[6]|clk           ;
; 0.090  ; 0.090        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[10]|clk          ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[0]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[1]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[2]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[3]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[4]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[5]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[7]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[8]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|c_30KHz[9]|clk           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst5|clk_30KHz|clk            ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[0]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[1]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[2]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[3]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[4]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[5]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[7]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[8]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[9]      ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|clk_30KHz       ;
; 0.686  ; 0.902        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[10]     ;
; 0.689  ; 0.905        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:inst5|c_30KHz[6]      ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[0]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[1]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[2]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[3]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[4]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[5]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[7]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[8]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[9]|clk           ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|clk_30KHz|clk            ;
; 0.908  ; 0.908        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[10]|clk          ;
; 0.911  ; 0.911        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; inst5|c_30KHz[6]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:inst5|clk_30KHz'                                                                                                                                 ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.hold                                                         ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.power_engine                                                 ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.set_speed                                                    ;
; 0.330  ; 0.546        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|state_controller.standby                                                      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|en_count                                                                      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|led_door                                                                      ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|load                                                                          ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; Controlador_e:inst|rt                                                                            ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; dsf_shiftregister:inst2|speed_register[0]                                                        ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.331  ; 0.547        ; 0.216          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; lpm_counter0:inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst2|speed_register[0]|clk                                                                      ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|led_door|clk                                                                                ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|load|clk                                                                                    ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|rt|clk                                                                                      ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.hold|clk                                                                   ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.power_engine|clk                                                           ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.set_speed|clk                                                              ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.standby|clk                                                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst|en_count|clk                                                                                ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz|q                                                                                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.hold|clk                                                                   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.power_engine|clk                                                           ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.set_speed|clk                                                              ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|state_controller.standby|clk                                                                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst2|speed_register[0]|clk                                                                      ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|en_count|clk                                                                                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|led_door|clk                                                                                ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|load|clk                                                                                    ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; div_freq:inst5|clk_30KHz ; Rise       ; inst|rt|clk                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Controlador_e:inst|en_count'                                                     ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst4|ls ;
; 0.455 ; 0.455        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst4|ls|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Rise       ; inst|en_count|q       ;
; 0.543 ; 0.543        ; 0.000          ; High Pulse Width ; Controlador_e:inst|en_count ; Rise       ; inst4|ls|datac        ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; Controlador_e:inst|en_count ; Fall       ; Comparador_e:inst4|ls ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; door      ; div_freq:inst5|clk_30KHz ; 1.079 ; 1.652 ; Rise       ; div_freq:inst5|clk_30KHz ;
; enable    ; div_freq:inst5|clk_30KHz ; 2.340 ; 2.970 ; Rise       ; div_freq:inst5|clk_30KHz ;
; local     ; div_freq:inst5|clk_30KHz ; 1.900 ; 2.460 ; Rise       ; div_freq:inst5|clk_30KHz ;
; remote    ; div_freq:inst5|clk_30KHz ; 2.013 ; 2.603 ; Rise       ; div_freq:inst5|clk_30KHz ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; door      ; div_freq:inst5|clk_30KHz ; -0.867 ; -1.426 ; Rise       ; div_freq:inst5|clk_30KHz ;
; enable    ; div_freq:inst5|clk_30KHz ; -1.234 ; -1.869 ; Rise       ; div_freq:inst5|clk_30KHz ;
; local     ; div_freq:inst5|clk_30KHz ; -0.909 ; -1.467 ; Rise       ; div_freq:inst5|clk_30KHz ;
; remote    ; div_freq:inst5|clk_30KHz ; -0.801 ; -1.371 ; Rise       ; div_freq:inst5|clk_30KHz ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port  ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0        ; Controlador_e:inst|en_count ; 2.152 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ; 2.248 ;       ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle ; Controlador_e:inst|en_count ; 2.199 ; 2.229 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; Controlador_e:inst|en_count ;       ; 2.164 ; Fall       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ;       ; 2.291 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; div_freq:inst5|clk_30KHz    ; 3.396 ; 3.328 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; in1        ; div_freq:inst5|clk_30KHz    ; 3.524 ; 3.602 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; led_door   ; div_freq:inst5|clk_30KHz    ; 3.189 ; 3.244 ; Rise       ; div_freq:inst5|clk_30KHz    ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port  ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0        ; Controlador_e:inst|en_count ; 2.086 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ; 2.167 ;       ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle ; Controlador_e:inst|en_count ; 2.131 ; 2.160 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; Controlador_e:inst|en_count ;       ; 2.097 ; Fall       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ;       ; 2.206 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; div_freq:inst5|clk_30KHz    ; 3.274 ; 3.208 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; in1        ; div_freq:inst5|clk_30KHz    ; 3.397 ; 3.472 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; led_door   ; div_freq:inst5|clk_30KHz    ; 3.075 ; 3.127 ; Rise       ; div_freq:inst5|clk_30KHz    ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+------------------------------+---------+--------+----------+---------+---------------------+
; Clock                        ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack             ; -4.750  ; -0.153 ; N/A      ; N/A     ; -3.000              ;
;  Controlador_e:inst|en_count ; -4.750  ; 1.776  ; N/A      ; N/A     ; 0.417               ;
;  clk_fpga                    ; -3.733  ; -0.063 ; N/A      ; N/A     ; -3.000              ;
;  div_freq:inst5|clk_30KHz    ; -1.695  ; -0.153 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS              ; -61.1   ; -1.24  ; 0.0      ; 0.0     ; -46.123             ;
;  Controlador_e:inst|en_count ; -4.750  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_fpga                    ; -39.837 ; -0.063 ; N/A      ; N/A     ; -20.844             ;
;  div_freq:inst5|clk_30KHz    ; -16.513 ; -1.177 ; N/A      ; N/A     ; -25.279             ;
+------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise  ; Fall  ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+-------+-------+------------+--------------------------+
; door      ; div_freq:inst5|clk_30KHz ; 2.294 ; 2.488 ; Rise       ; div_freq:inst5|clk_30KHz ;
; enable    ; div_freq:inst5|clk_30KHz ; 5.229 ; 5.474 ; Rise       ; div_freq:inst5|clk_30KHz ;
; local     ; div_freq:inst5|clk_30KHz ; 4.112 ; 4.522 ; Rise       ; div_freq:inst5|clk_30KHz ;
; remote    ; div_freq:inst5|clk_30KHz ; 4.397 ; 4.803 ; Rise       ; div_freq:inst5|clk_30KHz ;
+-----------+--------------------------+-------+-------+------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; Data Port ; Clock Port               ; Rise   ; Fall   ; Clock Edge ; Clock Reference          ;
+-----------+--------------------------+--------+--------+------------+--------------------------+
; door      ; div_freq:inst5|clk_30KHz ; -0.867 ; -1.426 ; Rise       ; div_freq:inst5|clk_30KHz ;
; enable    ; div_freq:inst5|clk_30KHz ; -1.234 ; -1.869 ; Rise       ; div_freq:inst5|clk_30KHz ;
; local     ; div_freq:inst5|clk_30KHz ; -0.909 ; -1.467 ; Rise       ; div_freq:inst5|clk_30KHz ;
; remote    ; div_freq:inst5|clk_30KHz ; -0.801 ; -1.371 ; Rise       ; div_freq:inst5|clk_30KHz ;
+-----------+--------------------------+--------+--------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                               ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port  ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0        ; Controlador_e:inst|en_count ; 4.341 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ; 4.807 ;       ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle ; Controlador_e:inst|en_count ; 4.616 ; 4.485 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; Controlador_e:inst|en_count ;       ; 4.548 ; Fall       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ;       ; 4.562 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; div_freq:inst5|clk_30KHz    ; 7.080 ; 7.225 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; in1        ; div_freq:inst5|clk_30KHz    ; 7.732 ; 7.493 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; led_door   ; div_freq:inst5|clk_30KHz    ; 6.872 ; 6.722 ; Rise       ; div_freq:inst5|clk_30KHz    ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                       ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; Data Port  ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+
; in0        ; Controlador_e:inst|en_count ; 2.086 ;       ; Rise       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ; 2.167 ;       ; Rise       ; Controlador_e:inst|en_count ;
; duty_cycle ; Controlador_e:inst|en_count ; 2.131 ; 2.160 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; Controlador_e:inst|en_count ;       ; 2.097 ; Fall       ; Controlador_e:inst|en_count ;
; in1        ; Controlador_e:inst|en_count ;       ; 2.206 ; Fall       ; Controlador_e:inst|en_count ;
; in0        ; div_freq:inst5|clk_30KHz    ; 3.274 ; 3.208 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; in1        ; div_freq:inst5|clk_30KHz    ; 3.397 ; 3.472 ; Rise       ; div_freq:inst5|clk_30KHz    ;
; led_door   ; div_freq:inst5|clk_30KHz    ; 3.075 ; 3.127 ; Rise       ; div_freq:inst5|clk_30KHz    ;
+------------+-----------------------------+-------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; duty_cycle    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; in1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; in0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_door      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; remote                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; local                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; door                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_fpga                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk_fpga                    ; clk_fpga                    ; 890      ; 0        ; 0        ; 0        ;
; div_freq:inst5|clk_30KHz    ; clk_fpga                    ; 1        ; 1        ; 0        ; 0        ;
; div_freq:inst5|clk_30KHz    ; Controlador_e:inst|en_count ; 0        ; 0        ; 12       ; 0        ;
; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz    ; 9        ; 9        ; 0        ; 0        ;
; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz    ; 75       ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; clk_fpga                    ; clk_fpga                    ; 890      ; 0        ; 0        ; 0        ;
; div_freq:inst5|clk_30KHz    ; clk_fpga                    ; 1        ; 1        ; 0        ; 0        ;
; div_freq:inst5|clk_30KHz    ; Controlador_e:inst|en_count ; 0        ; 0        ; 12       ; 0        ;
; Controlador_e:inst|en_count ; div_freq:inst5|clk_30KHz    ; 9        ; 9        ; 0        ; 0        ;
; div_freq:inst5|clk_30KHz    ; div_freq:inst5|clk_30KHz    ; 75       ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Jul 03 20:06:31 2019
Info: Command: quartus_sta motor -c motor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'motor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div_freq:inst5|clk_30KHz div_freq:inst5|clk_30KHz
    Info (332105): create_clock -period 1.000 -name clk_fpga clk_fpga
    Info (332105): create_clock -period 1.000 -name Controlador_e:inst|en_count Controlador_e:inst|en_count
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.750
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.750        -4.750 Controlador_e:inst|en_count 
    Info (332119):    -3.733       -39.837 clk_fpga 
    Info (332119):    -1.695       -16.513 div_freq:inst5|clk_30KHz 
Info (332146): Worst-case hold slack is 0.068
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.068         0.000 div_freq:inst5|clk_30KHz 
    Info (332119):     0.156         0.000 clk_fpga 
    Info (332119):     3.425         0.000 Controlador_e:inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -20.844 clk_fpga 
    Info (332119):    -1.487       -25.279 div_freq:inst5|clk_30KHz 
    Info (332119):     0.417         0.000 Controlador_e:inst|en_count 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.293
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.293        -4.293 Controlador_e:inst|en_count 
    Info (332119):    -3.345       -35.310 clk_fpga 
    Info (332119):    -1.523       -13.838 div_freq:inst5|clk_30KHz 
Info (332146): Worst-case hold slack is 0.198
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.198         0.000 div_freq:inst5|clk_30KHz 
    Info (332119):     0.241         0.000 clk_fpga 
    Info (332119):     3.182         0.000 Controlador_e:inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -20.844 clk_fpga 
    Info (332119):    -1.487       -25.279 div_freq:inst5|clk_30KHz 
    Info (332119):     0.433         0.000 Controlador_e:inst|en_count 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.787
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.787        -1.787 Controlador_e:inst|en_count 
    Info (332119):    -0.993       -10.039 clk_fpga 
    Info (332119):    -0.073        -0.111 div_freq:inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.153
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.153        -1.177 div_freq:inst5|clk_30KHz 
    Info (332119):    -0.063        -0.063 clk_fpga 
    Info (332119):     1.776         0.000 Controlador_e:inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -15.834 clk_fpga 
    Info (332119):    -1.000       -17.000 div_freq:inst5|clk_30KHz 
    Info (332119):     0.452         0.000 Controlador_e:inst|en_count 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Wed Jul 03 20:06:36 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


