<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1680987183" />
    <testcase name="ALU_AND_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="31" time="0.008991241455078125" sim_time_ns="201000" ratio_time="22355088.67204073" />
    <testcase name="ALU_EXOR_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="57" time="0.008973836898803711" sim_time_ns="201000" ratio_time="22398445.867318474" />
    <testcase name="ALU_SubtractionAB_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="84" time="0.05385708808898926" sim_time_ns="3001000" ratio_time="55721542.07523031" />
    <testcase name="ALU_SubtractionBA_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="200" time="0.055806636810302734" sim_time_ns="3001000" ratio_time="53774966.05289016" />
    <testcase name="ALU_ADDITION_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="316" time="0.05190253257751465" sim_time_ns="3001000" ratio_time="57819914.5777349" />
    <testcase name="ALU_ADDITION_CARRY_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="432" time="0.054898977279663086" sim_time_ns="3001000" ratio_time="54664042.00414309" />
    <testcase name="ALU_SubtractionAB_Carry_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="551" time="0.05482912063598633" sim_time_ns="3001000" ratio_time="54733688.32456408" />
    <testcase name="ALU_SubtractionBA_carry_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="670" time="0.050766944885253906" sim_time_ns="3001000" ratio_time="59113267.63473785" />
    <testcase name="ALU_ORR_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="787" time="0.006983757019042969" sim_time_ns="201000" ratio_time="28781070.053256862" />
    <testcase name="ALU_Move_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="812" time="0.00716710090637207" sim_time_ns="201000" ratio_time="28044812.348225277" />
    <testcase name="ALU_Bit_clear_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="837" time="0.00704646110534668" sim_time_ns="201000" ratio_time="28524956.995432246" />
    <testcase name="ALU_Move_not_CASE" classname="ALU" file="C:\Users\Legion\Desktop\Quartus\EE446-LABORATORY\Computer-Architecture-Verilog\Laboratory_Work_1_Warming_Up_for_Computer_Design\AluTest\tests\ALU.py" lineno="862" time="0.007932901382446289" sim_time_ns="201000" ratio_time="25337514.020376883" />
  </testsuite>
</testsuites>
