================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Jul 24 17:35:38 -0400 2023
    * Version:         2023.1 (Build 3854077 on May  4 2023)
    * Project:         AllAlgoExecTest
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  virtexu
    * Target device:   xcvu065_CIV-ffvc1517-1H-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2978
FF:               2932
DSP:              0
BRAM:             9
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 4.001       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+------------------+--------------+
| Name                                                    | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable         | Source       |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+------------------+--------------+
| inst                                                    | 2978 | 2932 |     | 9    |      |     |        |      |         |                  |              |
|   (inst)                                                | 3    | 160  |     |      |      |     |        |      |         |                  |              |
|   adjacencyList_11_U                                    | 4    | 1    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | adjacencyList_11 |              |
|   adjacencyList_13_U                                    | 3    | 1    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | adjacencyList_13 |              |
|   adjacencyList_15_U                                    | 3    | 1    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | adjacencyList_15 |              |
|   adjacencyList_16_U                                    | 3    | 1    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | adjacencyList_16 |              |
|   adjacencyList_18_U                                    | 3    | 1    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | adjacencyList_18 |              |
|   adjacencyList_1_U                                     | 1    |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | adjacencyList_1  |              |
|   adjacencyList_2_U                                     |      |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | adjacencyList_2  |              |
|   adjacencyList_3_U                                     |      |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | adjacencyList_3  |              |
|   adjacencyList_4_U                                     |      |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | adjacencyList_4  |              |
|   adjacencyList_7_U                                     |      |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | adjacencyList_7  |              |
|   allTraversal_U                                        | 24   | 5    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | allTraversal     |              |
|   grp_top_function_Pipeline_1_fu_432                    | 15   | 7    |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_1_fu_432)                |      | 5    |     |      |      |     |        |      |         |                  |              |
|   grp_top_function_Pipeline_3_fu_438                    | 20   | 7    |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_3_fu_438)                |      | 5    |     |      |      |     |        |      |         |                  |              |
|   grp_top_function_Pipeline_5_fu_444                    | 13   | 7    |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_5_fu_444)                |      | 5    |     |      |      |     |        |      |         |                  |              |
|   grp_top_function_Pipeline_7_fu_450                    | 14   | 7    |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_7_fu_450)                |      | 5    |     |      |      |     |        |      |         |                  |              |
|   grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550     | 669  | 700  |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550) | 621  | 698  |     |      |      |     |        |      |         |                  |              |
|   grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582     | 119  | 68   |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582) | 39   | 66   |     |      |      |     |        |      |         |                  |              |
|   grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456      | 583  | 604  |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456)  | 567  | 602  |     |      |      |     |        |      |         |                  |              |
|   grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486      | 716  | 671  |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486)  | 622  | 669  |     |      |      |     |        |      |         |                  |              |
|   grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518      | 721  | 671  |     |      |      |     |        |      |         |                  |              |
|     (grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518)  | 628  | 669  |     |      |      |     |        |      |         |                  |              |
|   nodeQueue_U                                           | 30   | 5    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | nodeQueue        | Graph.cpp:94 |
|   queue_U                                               | 10   | 5    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | queue            | Graph.cpp:31 |
|   stack_1_U                                             | 10   | 5    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | stack_1          | Graph.cpp:52 |
|   stack_U                                               | 15   | 5    |     |      |      |     |        |      |         |                  |              |
|     bind_storage ram_1p                                 |      |      |     |      |      |     |        | auto | 1       | stack            | Graph.cpp:73 |
|   visited_1_U                                           | 1    |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | visited_1        | Graph.cpp:72 |
|   visited_2_U                                           | 1    |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | visited_2        | Graph.cpp:51 |
|   visited_3_U                                           | 1    |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | visited_3        | Graph.cpp:30 |
|   visited_U                                             | 1    |      |     | 1    |      |     |        |      |         |                  |              |
|     bind_storage ram_t2p                                |      |      |     |      |      |     |        | auto | 1       | visited          | Graph.cpp:93 |
+---------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+------------------+--------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.83%  | OK     |
| FD                                                        | 50%       | 0.41%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.08%  | OK     |
| CARRY8                                                    | 25%       | 0.46%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.36%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.36%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 6714      | 162    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.490ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.342ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------+---------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                       | ENDPOINT PIN        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                      |                     |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------+---------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 5.999 | visited_1_U/ram_reg_bram_0/CLKARDCLK | stack_U/q0_reg[0]/D |            5 |        144 |          4.029 |          2.391 |        1.638 |
| Path2 | 5.999 | visited_1_U/ram_reg_bram_0/CLKARDCLK | stack_U/q0_reg[1]/D |            5 |        144 |          4.029 |          2.391 |        1.638 |
| Path3 | 5.999 | visited_1_U/ram_reg_bram_0/CLKARDCLK | stack_U/q0_reg[2]/D |            5 |        144 |          4.029 |          2.391 |        1.638 |
| Path4 | 5.999 | visited_1_U/ram_reg_bram_0/CLKARDCLK | stack_U/q0_reg[3]/D |            5 |        144 |          4.029 |          2.391 |        1.638 |
| Path5 | 5.999 | visited_1_U/ram_reg_bram_0/CLKARDCLK | stack_U/q0_reg[4]/D |            5 |        144 |          4.029 |          2.391 |        1.638 |
+-------+-------+--------------------------------------+---------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                        | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | visited_1_U/ram_reg_bram_0                                                                                         | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1  | CLB.LUT.LUT6           |
    | stack_U/ram_reg_0_15_0_0/SP                                                                                        | CLB.LUTRAM.RAM32X1S    |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[0]_i_1__1             | CLB.LUT.LUT6           |
    | stack_U/q0_reg[0]                                                                                                  | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                        | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | visited_1_U/ram_reg_bram_0                                                                                         | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1  | CLB.LUT.LUT6           |
    | stack_U/ram_reg_0_15_0_0__1/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[1]_i_1__1             | CLB.LUT.LUT6           |
    | stack_U/q0_reg[1]                                                                                                  | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                        | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | visited_1_U/ram_reg_bram_0                                                                                         | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1  | CLB.LUT.LUT6           |
    | stack_U/ram_reg_0_15_0_0__3/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[2]_i_1__1             | CLB.LUT.LUT6           |
    | stack_U/q0_reg[2]                                                                                                  | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                        | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | visited_1_U/ram_reg_bram_0                                                                                         | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1  | CLB.LUT.LUT6           |
    | stack_U/ram_reg_0_15_0_0__5/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[3]_i_1__1             | CLB.LUT.LUT6           |
    | stack_U/q0_reg[3]                                                                                                  | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+

    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                        | Primitive Type         |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+
    | visited_1_U/ram_reg_bram_0                                                                                         | BLOCKRAM.BRAM.RAMB18E2 |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1 | CLB.LUT.LUT6           |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1  | CLB.LUT.LUT6           |
    | stack_U/ram_reg_0_15_0_0__7/SP                                                                                     | CLB.LUTRAM.RAM32X1S    |
    | grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[4]_i_2__1             | CLB.LUT.LUT6           |
    | stack_U/q0_reg[4]                                                                                                  | REGISTER.SDR.FDRE      |
    +--------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_function_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/top_function_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/top_function_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/top_function_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/top_function_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/top_function_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------+


