Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov  1 14:43:28 2018
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     14 |            2 |
|    16+ |           14 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             334 |           44 |
| Yes          | No                    | No                     |              30 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             152 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | pwm_val_reg_i_1_n_0             |                                               |                1 |              2 |
|  CLK_IBUF_BUFG | eqOp2_in                        | tmrVal[3]_i_1_n_0                             |                1 |              8 |
|  CLK_IBUF_BUFG | uartSend                        |                                               |                3 |             14 |
|  CLK_IBUF_BUFG | uartData[6]_i_1_n_0             |                                               |                5 |             14 |
|  CLK_IBUF_BUFG |                                 | RGB_Core/windowcount[7]_i_1_n_0               |                3 |             16 |
|  CLK_IBUF_BUFG | RGB_Core/valcount[8]_i_2_n_0    | RGB_Core/valcount                             |                4 |             18 |
|  CLK_IBUF_BUFG |                                 | Inst_UART_TX_CTRL/bitTmr[0]_i_1_n_0           |                4 |             28 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0 |                4 |             32 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0 |                4 |             32 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0 |                4 |             32 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0 |                4 |             32 |
|  CLK_IBUF_BUFG |                                 | Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0 |                4 |             32 |
|  CLK_IBUF_BUFG |                                 | reset_cntr0                                   |                5 |             36 |
|  CLK_IBUF_BUFG |                                 | RGB_Core/deltacount[0]_i_1_n_0                |                5 |             40 |
|  CLK_IBUF_BUFG |                                 | tmrCntr0                                      |                7 |             54 |
|  CLK_IBUF_BUFG |                                 |                                               |               16 |             62 |
|  CLK_IBUF_BUFG | uartData[6]_i_1_n_0             | strIndex0                                     |                8 |             62 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/txBit_i_1_n_0 | Inst_UART_TX_CTRL/READY                       |                9 |             64 |
+----------------+---------------------------------+-----------------------------------------------+------------------+----------------+


