
@INPROCEEDINGS{HardBlock,
    author={Lavin, Christopher and Padilla, Marc and Ghosh, Subhrashankha and Nelson, Brent and Hutchings, Brad and Wirthlin, Michael},
    booktitle={2010 International Conference on Field Programmable Logic and Applications}, 
    title={Using Hard Macros to Reduce FPGA Compilation Time}, 
    year={2010},
    volume={},
    number={},
    pages={438-441},
    keywords={Field programmable gate arrays;Runtime;Software;Hardware;Routing;Clocks;Acceleration;FPGAs;Hard Macros;Rapid Compilation;Designer Productivity;XDL;Placement},
    doi={10.1109/FPL.2010.90}
}

@INPROCEEDINGS{RW_2018,
    author={Lavin, Chris and Kaviani, Alireza},
    booktitle={2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)}, 
    title={RapidWright: Enabling Custom Crafted Implementations for FPGAs}, 
    year={2018},
    volume={},
    number={},
    pages={133-140},
    keywords={Tools;Field programmable gate arrays;Routing;Performance evaluation;Productivity;Load modeling;Micromechanical devices;FPGA;Xilinx;Pre-implemented;QoR;Debug;Clocking;Overlays;Shells},
    doi={10.1109/FCCM.2018.00030}
}

@article{RWRoute,
    author = {Zhou, Yun and Maidee, Pongstorn and Lavin, Chris and Kaviani, Alireza and Stroobandt, Dirk},
    title = {RWRoute: An Open-source Timing-driven Router for Commercial FPGAs},
    year = {2021},
    issue_date = {March 2022},
    publisher = {Association for Computing Machinery},
    address = {New York, NY, USA},
    volume = {15},
    number = {1},
    issn = {1936-7406},
    url = {https://doi.org/10.1145/3491236},
    doi = {10.1145/3491236},
    journal = {ACM Trans. Reconfigurable Technol. Syst.},
    month = {nov},
    articleno = {8},
    numpages = {27},
    keywords = {Ultrascale+, timing model, RapidWright, commercial FPGAs, timing-driven, FPGA routing}
}

@INPROCEEDINGS{RW_2023,
    author={Lavin, Chris and Hung, Eddie},
    booktitle={2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD)}, 
    title={Invited Paper: RapidWright: Unleashing the Full Power of FPGA Technology with Domain-Specific Tooling}, 
    year={2023},
    volume={},
    number={},
    pages={1-7},
    keywords={Industries;Performance evaluation;Design automation;Tutorials;Documentation;Silicon;Timing;AMD;back-end tools;FPGA;placement;Rapid-Wright;routing;timing closure;Vivado;Xilinx},
    doi={10.1109/ICCAD57390.2023.10323739}
}

@inproceedings{RapidStream,
    author = {Guo, Licheng and Maidee, Pongstorn and Zhou, Yun and Lavin, Chris and Wang, Jie and Chi, Yuze and Qiao, Weikang and Kaviani, Alireza and Zhang, Zhiru and Cong, Jason},
    title = {RapidStream: Parallel Physical Implementation of FPGA HLS Designs},
    year = {2022},
    isbn = {9781450391498},
    publisher = {Association for Computing Machinery},
    address = {New York, NY, USA},
    url = {https://doi.org/10.1145/3490422.3502361},
    doi = {10.1145/3490422.3502361},
    booktitle = {Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
    pages = {1â€“12},
    numpages = {12},
    keywords = {routing, placement, parallel, hls, fpga, dataflow},
    location = {Virtual Event, USA},
    series = {FPGA '22}
}

@INPROCEEDINGS{RapidLayout,
    author={Zhang, Niansong and Chen, Xiang and Kapre, Nachiket},
    booktitle={2020 30th International Conference on Field-Programmable Logic and Applications (FPL)}, 
    title={RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms}, 
    year={2020},
    volume={},
    number={},
    pages={145-152},
    keywords={Measurement;Runtime;Transfer learning;Simulated annealing;Manuals;Evolutionary computation;Routing;FPGA Placement;Systolic Array;Evolutionary Algorithm},
    doi={10.1109/FPL50879.2020.00034}
}
