// Verilog instantiation template created from schematic C:\Users\Young\Desktop\Verilog Project\Project12\D_flop_posedge.sch - Mon Dec 29 21:14:31 2014
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   D_flop_posedge UUT (
		.R(    ), 
		.D(    ), 
		.Q(    ), 
		.S(    ), 
		.clk(    ), 
		.NQ(    )
   );
