Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 31 14:54:29 2025
| Host         : TheJackdaw running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/lz4CompressEngineRun_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.309ns (25.311%)  route 3.863ns (74.689%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.976    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.100 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     4.002    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     4.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_1/O
                         net (fo=8, unplaced)         0.487     4.613    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.737 f  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_63/O
                         net (fo=7, unplaced)         0.484     5.221    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/full_n_reg
                         LUT1 (Prop_lut1_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_60/O
                         net (fo=17, unplaced)        0.800     6.145    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/WEBWE[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532     7.357    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.309ns (25.311%)  route 3.863ns (74.689%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.976    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.100 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     4.002    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     4.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_1/O
                         net (fo=8, unplaced)         0.487     4.613    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.737 f  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_63/O
                         net (fo=7, unplaced)         0.484     5.221    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/full_n_reg
                         LUT1 (Prop_lut1_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_60/O
                         net (fo=17, unplaced)        0.800     6.145    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/WEBWE[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     7.357    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.309ns (25.311%)  route 3.863ns (74.689%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.976    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.100 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     4.002    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     4.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_1/O
                         net (fo=8, unplaced)         0.487     4.613    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.737 f  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_63/O
                         net (fo=7, unplaced)         0.484     5.221    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/full_n_reg
                         LUT1 (Prop_lut1_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_60/O
                         net (fo=17, unplaced)        0.800     6.145    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/WEBWE[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532     7.357    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.309ns (25.311%)  route 3.863ns (74.689%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.976    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.100 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     4.002    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     4.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_1/O
                         net (fo=8, unplaced)         0.487     4.613    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.737 f  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_63/O
                         net (fo=7, unplaced)         0.484     5.221    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/full_n_reg
                         LUT1 (Prop_lut1_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_60/O
                         net (fo=17, unplaced)        0.800     6.145    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/WEBWE[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532     7.357    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.309ns (25.311%)  route 3.863ns (74.689%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.976    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.100 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     4.002    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     4.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_1/O
                         net (fo=8, unplaced)         0.487     4.613    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.737 f  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_63/O
                         net (fo=7, unplaced)         0.484     5.221    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/full_n_reg
                         LUT1 (Prop_lut1_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_60/O
                         net (fo=17, unplaced)        0.800     6.145    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/WEBWE[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532     7.357    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.309ns (25.311%)  route 3.863ns (74.689%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.976    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.100 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     4.002    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     4.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_1/O
                         net (fo=8, unplaced)         0.487     4.613    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.737 f  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_63/O
                         net (fo=7, unplaced)         0.484     5.221    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/full_n_reg
                         LUT1 (Prop_lut1_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_60/O
                         net (fo=17, unplaced)        0.800     6.145    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/WEBWE[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532     7.357    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.309ns (25.311%)  route 3.863ns (74.689%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.976    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.100 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     4.002    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     4.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_1/O
                         net (fo=8, unplaced)         0.487     4.613    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.737 f  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_63/O
                         net (fo=7, unplaced)         0.484     5.221    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/full_n_reg
                         LUT1 (Prop_lut1_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_60/O
                         net (fo=17, unplaced)        0.800     6.145    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/WEBWE[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532     7.357    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.212ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.309ns (25.311%)  route 3.863ns (74.689%))
  Logic Levels:           5  (LUT1=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278_reg[4]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/lit_count_loc_load_reg_278[4]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449     2.976    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_7_n_12
                         LUT5 (Prop_lut5_I4_O)        0.124     3.100 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3/O
                         net (fo=1, unplaced)         0.902     4.002    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_3_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     4.126 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/max_lit_limit_ce0_INST_0_i_1/O
                         net (fo=8, unplaced)         0.487     4.613    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_2
                         LUT5 (Prop_lut5_I0_O)        0.124     4.737 f  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_63/O
                         net (fo=7, unplaced)         0.484     5.221    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/full_n_reg
                         LUT1 (Prop_lut1_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lz4CompressPart1_4096_8_U0/grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158/mem_reg_i_60/O
                         net (fo=17, unplaced)        0.800     6.145    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/WEBWE[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532     7.357    bd_0_i/hls_inst/inst/lz4Compress_4096_8_U0/lenOffset_Stream_U/U_lz4CompressEngineRun_fifo_w64_d512_B_ram/mem_reg
  -------------------------------------------------------------------
                         required time                          7.357    
                         arrival time                          -6.145    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/empty_fu_100_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 1.185ns (23.291%)  route 3.903ns (76.709%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/empty_fu_100_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/empty_fu_100_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/empty_fu_100[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.538 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_4/O
                         net (fo=1, unplaced)         0.902     3.440    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_4_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     3.564 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.031    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_3_n_12
                         LUT4 (Prop_lut4_I3_O)        0.124     4.155 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_1/O
                         net (fo=46, unplaced)        0.982     5.137    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/p_37_in
                         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/ram_reg_0_i_3__3/O
                         net (fo=4, unplaced)         0.800     6.061    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[13]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/empty_fu_100_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (ap_clk rise@7.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 1.185ns (23.291%)  route 3.903ns (76.709%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.973     0.973    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/empty_fu_100_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/empty_fu_100_reg[6]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/empty_fu_100[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     2.538 f  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_4/O
                         net (fo=1, unplaced)         0.902     3.440    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_4_n_12
                         LUT4 (Prop_lut4_I1_O)        0.124     3.564 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_3/O
                         net (fo=3, unplaced)         0.467     4.031    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_3_n_12
                         LUT4 (Prop_lut4_I3_O)        0.124     4.155 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/match_condition_reg_570[0]_i_1/O
                         net (fo=46, unplaced)        0.982     5.137    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/p_37_in
                         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169/ram_reg_0_i_3__3/O
                         net (fo=4, unplaced)         0.800     6.061    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ADDRBWRADDR[13]
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     7.000     7.000 r  
                                                      0.000     7.000 r  ap_clk (IN)
                         net (fo=3655, unset)         0.924     7.924    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
                         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     7.323    bd_0_i/hls_inst/inst/lzBooster_255_16384_64_U0/local_mem_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          7.323    
                         arrival time                          -6.061    
  -------------------------------------------------------------------
                         slack                                  1.262    




