
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.bfs_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401300 <.init>:
  401300:	stp	x29, x30, [sp, #-16]!
  401304:	mov	x29, sp
  401308:	bl	4020a8 <ferror@plt+0x9e8>
  40130c:	ldp	x29, x30, [sp], #16
  401310:	ret

Disassembly of section .plt:

0000000000401320 <memcpy@plt-0x20>:
  401320:	stp	x16, x30, [sp, #-16]!
  401324:	adrp	x16, 415000 <ferror@plt+0x13940>
  401328:	ldr	x17, [x16, #4088]
  40132c:	add	x16, x16, #0xff8
  401330:	br	x17
  401334:	nop
  401338:	nop
  40133c:	nop

0000000000401340 <memcpy@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14940>
  401344:	ldr	x17, [x16]
  401348:	add	x16, x16, #0x0
  40134c:	br	x17

0000000000401350 <_exit@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14940>
  401354:	ldr	x17, [x16, #8]
  401358:	add	x16, x16, #0x8
  40135c:	br	x17

0000000000401360 <strtoul@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14940>
  401364:	ldr	x17, [x16, #16]
  401368:	add	x16, x16, #0x10
  40136c:	br	x17

0000000000401370 <strlen@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14940>
  401374:	ldr	x17, [x16, #24]
  401378:	add	x16, x16, #0x18
  40137c:	br	x17

0000000000401380 <fputs@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14940>
  401384:	ldr	x17, [x16, #32]
  401388:	add	x16, x16, #0x20
  40138c:	br	x17

0000000000401390 <exit@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14940>
  401394:	ldr	x17, [x16, #40]
  401398:	add	x16, x16, #0x28
  40139c:	br	x17

00000000004013a0 <dup@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013a4:	ldr	x17, [x16, #48]
  4013a8:	add	x16, x16, #0x30
  4013ac:	br	x17

00000000004013b0 <strtod@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013b4:	ldr	x17, [x16, #56]
  4013b8:	add	x16, x16, #0x38
  4013bc:	br	x17

00000000004013c0 <__cxa_atexit@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013c4:	ldr	x17, [x16, #64]
  4013c8:	add	x16, x16, #0x40
  4013cc:	br	x17

00000000004013d0 <fputc@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013d4:	ldr	x17, [x16, #72]
  4013d8:	add	x16, x16, #0x48
  4013dc:	br	x17

00000000004013e0 <lseek@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013e4:	ldr	x17, [x16, #80]
  4013e8:	add	x16, x16, #0x50
  4013ec:	br	x17

00000000004013f0 <snprintf@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4013f4:	ldr	x17, [x16, #88]
  4013f8:	add	x16, x16, #0x58
  4013fc:	br	x17

0000000000401400 <localeconv@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14940>
  401404:	ldr	x17, [x16, #96]
  401408:	add	x16, x16, #0x60
  40140c:	br	x17

0000000000401410 <fileno@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14940>
  401414:	ldr	x17, [x16, #104]
  401418:	add	x16, x16, #0x68
  40141c:	br	x17

0000000000401420 <fsync@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14940>
  401424:	ldr	x17, [x16, #112]
  401428:	add	x16, x16, #0x70
  40142c:	br	x17

0000000000401430 <time@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14940>
  401434:	ldr	x17, [x16, #120]
  401438:	add	x16, x16, #0x78
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14940>
  401444:	ldr	x17, [x16, #128]
  401448:	add	x16, x16, #0x80
  40144c:	br	x17

0000000000401450 <open@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14940>
  401454:	ldr	x17, [x16, #136]
  401458:	add	x16, x16, #0x88
  40145c:	br	x17

0000000000401460 <__strtol_internal@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14940>
  401464:	ldr	x17, [x16, #144]
  401468:	add	x16, x16, #0x90
  40146c:	br	x17

0000000000401470 <strncmp@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14940>
  401474:	ldr	x17, [x16, #152]
  401478:	add	x16, x16, #0x98
  40147c:	br	x17

0000000000401480 <bindtextdomain@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14940>
  401484:	ldr	x17, [x16, #160]
  401488:	add	x16, x16, #0xa0
  40148c:	br	x17

0000000000401490 <__libc_start_main@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14940>
  401494:	ldr	x17, [x16, #168]
  401498:	add	x16, x16, #0xa8
  40149c:	br	x17

00000000004014a0 <fgetc@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014a4:	ldr	x17, [x16, #176]
  4014a8:	add	x16, x16, #0xb0
  4014ac:	br	x17

00000000004014b0 <memset@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014b4:	ldr	x17, [x16, #184]
  4014b8:	add	x16, x16, #0xb8
  4014bc:	br	x17

00000000004014c0 <__strtoul_internal@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014c4:	ldr	x17, [x16, #192]
  4014c8:	add	x16, x16, #0xc0
  4014cc:	br	x17

00000000004014d0 <strdup@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014d4:	ldr	x17, [x16, #200]
  4014d8:	add	x16, x16, #0xc8
  4014dc:	br	x17

00000000004014e0 <close@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014e4:	ldr	x17, [x16, #208]
  4014e8:	add	x16, x16, #0xd0
  4014ec:	br	x17

00000000004014f0 <__gmon_start__@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4014f4:	ldr	x17, [x16, #216]
  4014f8:	add	x16, x16, #0xd8
  4014fc:	br	x17

0000000000401500 <write@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14940>
  401504:	ldr	x17, [x16, #224]
  401508:	add	x16, x16, #0xe0
  40150c:	br	x17

0000000000401510 <abort@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14940>
  401514:	ldr	x17, [x16, #232]
  401518:	add	x16, x16, #0xe8
  40151c:	br	x17

0000000000401520 <textdomain@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14940>
  401524:	ldr	x17, [x16, #240]
  401528:	add	x16, x16, #0xf0
  40152c:	br	x17

0000000000401530 <getopt_long@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14940>
  401534:	ldr	x17, [x16, #248]
  401538:	add	x16, x16, #0xf8
  40153c:	br	x17

0000000000401540 <strcmp@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14940>
  401544:	ldr	x17, [x16, #256]
  401548:	add	x16, x16, #0x100
  40154c:	br	x17

0000000000401550 <warn@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14940>
  401554:	ldr	x17, [x16, #264]
  401558:	add	x16, x16, #0x108
  40155c:	br	x17

0000000000401560 <__ctype_b_loc@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14940>
  401564:	ldr	x17, [x16, #272]
  401568:	add	x16, x16, #0x110
  40156c:	br	x17

0000000000401570 <strtol@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14940>
  401574:	ldr	x17, [x16, #280]
  401578:	add	x16, x16, #0x118
  40157c:	br	x17

0000000000401580 <free@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14940>
  401584:	ldr	x17, [x16, #288]
  401588:	add	x16, x16, #0x120
  40158c:	br	x17

0000000000401590 <vasprintf@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14940>
  401594:	ldr	x17, [x16, #296]
  401598:	add	x16, x16, #0x128
  40159c:	br	x17

00000000004015a0 <strndup@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015a4:	ldr	x17, [x16, #304]
  4015a8:	add	x16, x16, #0x130
  4015ac:	br	x17

00000000004015b0 <strspn@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015b4:	ldr	x17, [x16, #312]
  4015b8:	add	x16, x16, #0x138
  4015bc:	br	x17

00000000004015c0 <strchr@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015c4:	ldr	x17, [x16, #320]
  4015c8:	add	x16, x16, #0x140
  4015cc:	br	x17

00000000004015d0 <fflush@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015d4:	ldr	x17, [x16, #328]
  4015d8:	add	x16, x16, #0x148
  4015dc:	br	x17

00000000004015e0 <warnx@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015e4:	ldr	x17, [x16, #336]
  4015e8:	add	x16, x16, #0x150
  4015ec:	br	x17

00000000004015f0 <read@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4015f4:	ldr	x17, [x16, #344]
  4015f8:	add	x16, x16, #0x158
  4015fc:	br	x17

0000000000401600 <__fxstat@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14940>
  401604:	ldr	x17, [x16, #352]
  401608:	add	x16, x16, #0x160
  40160c:	br	x17

0000000000401610 <dcgettext@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14940>
  401614:	ldr	x17, [x16, #360]
  401618:	add	x16, x16, #0x168
  40161c:	br	x17

0000000000401620 <errx@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14940>
  401624:	ldr	x17, [x16, #368]
  401628:	add	x16, x16, #0x170
  40162c:	br	x17

0000000000401630 <strcspn@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14940>
  401634:	ldr	x17, [x16, #376]
  401638:	add	x16, x16, #0x178
  40163c:	br	x17

0000000000401640 <printf@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14940>
  401644:	ldr	x17, [x16, #384]
  401648:	add	x16, x16, #0x180
  40164c:	br	x17

0000000000401650 <__assert_fail@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14940>
  401654:	ldr	x17, [x16, #392]
  401658:	add	x16, x16, #0x188
  40165c:	br	x17

0000000000401660 <__errno_location@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14940>
  401664:	ldr	x17, [x16, #400]
  401668:	add	x16, x16, #0x190
  40166c:	br	x17

0000000000401670 <__xstat@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14940>
  401674:	ldr	x17, [x16, #408]
  401678:	add	x16, x16, #0x198
  40167c:	br	x17

0000000000401680 <fprintf@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14940>
  401684:	ldr	x17, [x16, #416]
  401688:	add	x16, x16, #0x1a0
  40168c:	br	x17

0000000000401690 <err@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14940>
  401694:	ldr	x17, [x16, #424]
  401698:	add	x16, x16, #0x1a8
  40169c:	br	x17

00000000004016a0 <ioctl@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4016a4:	ldr	x17, [x16, #432]
  4016a8:	add	x16, x16, #0x1b0
  4016ac:	br	x17

00000000004016b0 <setlocale@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4016b4:	ldr	x17, [x16, #440]
  4016b8:	add	x16, x16, #0x1b8
  4016bc:	br	x17

00000000004016c0 <ferror@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14940>
  4016c4:	ldr	x17, [x16, #448]
  4016c8:	add	x16, x16, #0x1c0
  4016cc:	br	x17

Disassembly of section .text:

00000000004016d0 <.text>:
  4016d0:	sub	sp, sp, #0x340
  4016d4:	stp	x29, x30, [sp]
  4016d8:	mov	x29, sp
  4016dc:	stp	x19, x20, [sp, #16]
  4016e0:	mov	w19, w0
  4016e4:	mov	w0, #0x6                   	// #6
  4016e8:	stp	x21, x22, [sp, #32]
  4016ec:	mov	x21, x1
  4016f0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4016f4:	add	x1, x1, #0x718
  4016f8:	stp	x23, x24, [sp, #48]
  4016fc:	adrp	x20, 404000 <ferror@plt+0x2940>
  401700:	stp	x25, x26, [sp, #64]
  401704:	add	x20, x20, #0x468
  401708:	stp	x27, x28, [sp, #80]
  40170c:	bl	4016b0 <setlocale@plt>
  401710:	adrp	x1, 404000 <ferror@plt+0x2940>
  401714:	add	x1, x1, #0x450
  401718:	mov	x0, x20
  40171c:	bl	401480 <bindtextdomain@plt>
  401720:	mov	x0, x20
  401724:	bl	401520 <textdomain@plt>
  401728:	adrp	x0, 402000 <ferror@plt+0x940>
  40172c:	add	x0, x0, #0x1b8
  401730:	bl	4043c8 <ferror@plt+0x2d08>
  401734:	cmp	w19, #0x1
  401738:	b.le	401e68 <ferror@plt+0x7a8>
  40173c:	cmp	w19, #0x2
  401740:	b.eq	401b68 <ferror@plt+0x4a8>  // b.none
  401744:	adrp	x23, 404000 <ferror@plt+0x2940>
  401748:	adrp	x20, 404000 <ferror@plt+0x2940>
  40174c:	add	x23, x23, #0x448
  401750:	add	x20, x20, #0x9e0
  401754:	adrp	x22, 404000 <ferror@plt+0x2940>
  401758:	adrp	x26, 404000 <ferror@plt+0x2940>
  40175c:	mov	x25, x23
  401760:	add	x20, x20, #0x8
  401764:	add	x22, x22, #0x750
  401768:	add	x26, x26, #0x4e8
  40176c:	mov	w28, #0x0                   	// #0
  401770:	mov	x24, #0x0                   	// #0
  401774:	adrp	x27, 416000 <ferror@plt+0x14940>
  401778:	mov	x3, x20
  40177c:	mov	x2, x22
  401780:	mov	x1, x21
  401784:	mov	w0, w19
  401788:	mov	x4, #0x0                   	// #0
  40178c:	bl	401530 <getopt_long@plt>
  401790:	cmn	w0, #0x1
  401794:	b.eq	4017f8 <ferror@plt+0x138>  // b.none
  401798:	cmp	w0, #0x63
  40179c:	b.eq	401778 <ferror@plt+0xb8>  // b.none
  4017a0:	b.gt	401a7c <ferror@plt+0x3bc>
  4017a4:	cmp	w0, #0x4e
  4017a8:	b.eq	401b40 <ferror@plt+0x480>  // b.none
  4017ac:	cmp	w0, #0x56
  4017b0:	b.ne	401ac0 <ferror@plt+0x400>  // b.any
  4017b4:	ldr	x25, [x27, #488]
  4017b8:	mov	x0, x25
  4017bc:	bl	401370 <strlen@plt>
  4017c0:	sub	w0, w0, #0x1
  4017c4:	cmp	w0, #0x5
  4017c8:	b.hi	401ed8 <ferror@plt+0x818>  // b.pmore
  4017cc:	mov	x0, x25
  4017d0:	bl	402168 <ferror@plt+0xaa8>
  4017d4:	mov	x3, x20
  4017d8:	mov	x25, x0
  4017dc:	mov	x2, x22
  4017e0:	mov	x1, x21
  4017e4:	mov	w0, w19
  4017e8:	mov	x4, #0x0                   	// #0
  4017ec:	bl	401530 <getopt_long@plt>
  4017f0:	cmn	w0, #0x1
  4017f4:	b.ne	401798 <ferror@plt+0xd8>  // b.any
  4017f8:	adrp	x26, 416000 <ferror@plt+0x14940>
  4017fc:	ldr	w0, [x26, #496]
  401800:	cmp	w0, w19
  401804:	b.eq	401ef8 <ferror@plt+0x838>  // b.none
  401808:	ldr	x22, [x21, w0, sxtw #3]
  40180c:	add	w0, w0, #0x1
  401810:	add	x2, sp, #0xc0
  401814:	str	w0, [x26, #496]
  401818:	mov	x1, x22
  40181c:	mov	w0, #0x0                   	// #0
  401820:	bl	401670 <__xstat@plt>
  401824:	tbnz	w0, #31, 401fc8 <ferror@plt+0x908>
  401828:	add	x0, sp, #0xc0
  40182c:	mov	x1, x22
  401830:	mov	w2, #0x2                   	// #2
  401834:	bl	402610 <ferror@plt+0xf50>
  401838:	mov	w20, w0
  40183c:	tbnz	w0, #31, 401fb8 <ferror@plt+0x8f8>
  401840:	ldr	w1, [x26, #496]
  401844:	sub	w2, w19, #0x1
  401848:	cmp	w2, w1
  40184c:	b.eq	401ce0 <ferror@plt+0x620>  // b.none
  401850:	cmp	w1, w19
  401854:	b.ne	40200c <ferror@plt+0x94c>  // b.any
  401858:	add	x1, sp, #0x60
  40185c:	bl	402550 <ferror@plt+0xe90>
  401860:	cmn	w0, #0x1
  401864:	b.eq	401f44 <ferror@plt+0x884>  // b.none
  401868:	cbz	x24, 401b80 <ferror@plt+0x4c0>
  40186c:	cmp	x24, #0x200
  401870:	ldr	x19, [sp, #96]
  401874:	b.gt	401f24 <ferror@plt+0x864>
  401878:	lsl	x26, x24, #6
  40187c:	sub	x0, x19, #0x1
  401880:	add	x21, x26, #0x1ff
  401884:	sub	x0, x0, x21, lsr #9
  401888:	lsr	x21, x21, #9
  40188c:	cmp	x0, #0x1f
  401890:	b.ls	401f54 <ferror@plt+0x894>  // b.plast
  401894:	mov	x2, #0x200                 	// #512
  401898:	mov	w1, #0x0                   	// #0
  40189c:	add	x0, sp, #0x140
  4018a0:	bl	4014b0 <memset@plt>
  4018a4:	lsl	w0, w19, #9
  4018a8:	ldrh	w4, [x23, #4]
  4018ac:	sub	w0, w0, #0x1
  4018b0:	str	w0, [sp, #328]
  4018b4:	add	x0, sp, #0x200
  4018b8:	ldr	w3, [x25]
  4018bc:	strh	w4, [sp, #352]
  4018c0:	mov	w6, #0xface                	// #64206
  4018c4:	ldrh	w2, [x25, #4]
  4018c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4018cc:	ldr	w5, [x23]
  4018d0:	add	w26, w26, #0x200
  4018d4:	stur	w3, [x0, #-158]
  4018d8:	movk	w6, #0x1bad, lsl #16
  4018dc:	stur	x1, [x0, #-180]
  4018e0:	stur	x1, [x0, #-172]
  4018e4:	str	w6, [sp, #320]
  4018e8:	str	w26, [sp, #324]
  4018ec:	str	w5, [sp, #348]
  4018f0:	strh	w2, [sp, #358]
  4018f4:	cbnz	w28, 401bac <ferror@plt+0x4ec>
  4018f8:	add	x1, sp, #0x140
  4018fc:	mov	w0, w20
  401900:	mov	x2, #0x200                 	// #512
  401904:	bl	401500 <write@plt>
  401908:	cmp	x0, #0x200
  40190c:	b.ne	402038 <ferror@plt+0x978>  // b.any
  401910:	lsl	x1, x24, #4
  401914:	add	w2, w21, #0x1
  401918:	sub	x1, x1, #0x1
  40191c:	mov	x5, #0x2                   	// #2
  401920:	lsl	w3, w2, #9
  401924:	mov	x4, #0x1                   	// #1
  401928:	lsr	x1, x1, #9
  40192c:	add	w3, w3, #0x1f
  401930:	add	w1, w2, w1
  401934:	mov	w6, #0x2                   	// #2
  401938:	movk	x5, #0x41ed, lsl #32
  40193c:	movk	x4, #0x2, lsl #32
  401940:	stp	xzr, xzr, [sp, #128]
  401944:	add	x0, sp, #0x68
  401948:	stp	xzr, xzr, [sp, #144]
  40194c:	stp	xzr, xzr, [sp, #160]
  401950:	strh	w6, [sp, #128]
  401954:	stp	w2, w1, [sp, #132]
  401958:	str	w3, [sp, #140]
  40195c:	str	x5, [sp, #144]
  401960:	stur	x4, [sp, #156]
  401964:	stp	xzr, xzr, [sp, #176]
  401968:	bl	401430 <time@plt>
  40196c:	add	x1, sp, #0x80
  401970:	ldr	x3, [sp, #104]
  401974:	mov	w0, w20
  401978:	mov	x2, #0x40                  	// #64
  40197c:	stp	w3, w3, [sp, #164]
  401980:	str	w3, [sp, #172]
  401984:	bl	401500 <write@plt>
  401988:	cmp	x0, #0x40
  40198c:	b.ne	402018 <ferror@plt+0x958>  // b.any
  401990:	stp	xzr, xzr, [sp, #128]
  401994:	cmp	x24, #0x1
  401998:	mov	w19, #0x1                   	// #1
  40199c:	stp	xzr, xzr, [sp, #144]
  4019a0:	stp	xzr, xzr, [sp, #160]
  4019a4:	stp	xzr, xzr, [sp, #176]
  4019a8:	b.le	4019d4 <ferror@plt+0x314>
  4019ac:	nop
  4019b0:	add	x1, sp, #0x80
  4019b4:	mov	w0, w20
  4019b8:	mov	x2, #0x40                  	// #64
  4019bc:	bl	401500 <write@plt>
  4019c0:	cmp	x0, #0x40
  4019c4:	b.ne	401eb8 <ferror@plt+0x7f8>  // b.any
  4019c8:	add	w19, w19, #0x1
  4019cc:	cmp	w24, w19
  4019d0:	b.ne	4019b0 <ferror@plt+0x2f0>  // b.any
  4019d4:	add	x1, x21, #0x1
  4019d8:	mov	w0, w20
  4019dc:	mov	w2, #0x0                   	// #0
  4019e0:	lsl	x1, x1, #9
  4019e4:	bl	4013e0 <lseek@plt>
  4019e8:	cmn	x0, #0x1
  4019ec:	b.eq	401f98 <ferror@plt+0x8d8>  // b.none
  4019f0:	mov	w4, #0x2                   	// #2
  4019f4:	mov	w3, #0x2e                  	// #46
  4019f8:	mov	x2, #0x10                  	// #16
  4019fc:	stp	xzr, xzr, [sp, #112]
  401a00:	add	x1, sp, #0x70
  401a04:	mov	w0, w20
  401a08:	strh	w4, [sp, #112]
  401a0c:	strb	w3, [sp, #114]
  401a10:	bl	401500 <write@plt>
  401a14:	mov	x2, x0
  401a18:	cmp	x0, #0x10
  401a1c:	b.ne	401f78 <ferror@plt+0x8b8>  // b.any
  401a20:	mov	w3, #0x2e2e                	// #11822
  401a24:	add	x1, sp, #0x70
  401a28:	mov	w0, w20
  401a2c:	strh	w3, [sp, #114]
  401a30:	bl	401500 <write@plt>
  401a34:	cmp	x0, #0x10
  401a38:	b.ne	401f04 <ferror@plt+0x844>  // b.any
  401a3c:	mov	w0, w20
  401a40:	bl	401420 <fsync@plt>
  401a44:	mov	w19, w0
  401a48:	mov	w0, w20
  401a4c:	bl	4014e0 <close@plt>
  401a50:	orr	w19, w19, w0
  401a54:	cbnz	w19, 401e44 <ferror@plt+0x784>
  401a58:	mov	w0, #0x0                   	// #0
  401a5c:	ldp	x29, x30, [sp]
  401a60:	ldp	x19, x20, [sp, #16]
  401a64:	ldp	x21, x22, [sp, #32]
  401a68:	ldp	x23, x24, [sp, #48]
  401a6c:	ldp	x25, x26, [sp, #64]
  401a70:	ldp	x27, x28, [sp, #80]
  401a74:	add	sp, sp, #0x340
  401a78:	ret
  401a7c:	cmp	w0, #0x76
  401a80:	b.eq	401b38 <ferror@plt+0x478>  // b.none
  401a84:	b.le	401af0 <ferror@plt+0x430>
  401a88:	cmp	w0, #0x80
  401a8c:	b.ne	401b00 <ferror@plt+0x440>  // b.any
  401a90:	mov	w2, #0x5                   	// #5
  401a94:	adrp	x1, 404000 <ferror@plt+0x2940>
  401a98:	mov	x0, #0x0                   	// #0
  401a9c:	add	x1, x1, #0x4c0
  401aa0:	bl	401610 <dcgettext@plt>
  401aa4:	adrp	x1, 416000 <ferror@plt+0x14940>
  401aa8:	adrp	x2, 404000 <ferror@plt+0x2940>
  401aac:	add	x2, x2, #0x4d0
  401ab0:	ldr	x1, [x1, #512]
  401ab4:	bl	401640 <printf@plt>
  401ab8:	mov	w0, #0x0                   	// #0
  401abc:	bl	401390 <exit@plt>
  401ac0:	cmp	w0, #0x46
  401ac4:	b.ne	401b00 <ferror@plt+0x440>  // b.any
  401ac8:	ldr	x23, [x27, #488]
  401acc:	mov	x0, x23
  401ad0:	bl	401370 <strlen@plt>
  401ad4:	sub	w0, w0, #0x1
  401ad8:	cmp	w0, #0x5
  401adc:	b.hi	401e98 <ferror@plt+0x7d8>  // b.pmore
  401ae0:	mov	x0, x23
  401ae4:	bl	402168 <ferror@plt+0xaa8>
  401ae8:	mov	x23, x0
  401aec:	b	401778 <ferror@plt+0xb8>
  401af0:	cmp	w0, #0x68
  401af4:	b.eq	401d54 <ferror@plt+0x694>  // b.none
  401af8:	cmp	w0, #0x6c
  401afc:	b.eq	401778 <ferror@plt+0xb8>  // b.none
  401b00:	adrp	x0, 416000 <ferror@plt+0x14940>
  401b04:	adrp	x1, 404000 <ferror@plt+0x2940>
  401b08:	add	x1, x1, #0x490
  401b0c:	mov	w2, #0x5                   	// #5
  401b10:	ldr	x19, [x0, #480]
  401b14:	mov	x0, #0x0                   	// #0
  401b18:	bl	401610 <dcgettext@plt>
  401b1c:	mov	x1, x0
  401b20:	adrp	x2, 416000 <ferror@plt+0x14940>
  401b24:	mov	x0, x19
  401b28:	ldr	x2, [x2, #512]
  401b2c:	bl	401680 <fprintf@plt>
  401b30:	mov	w0, #0x1                   	// #1
  401b34:	bl	401390 <exit@plt>
  401b38:	mov	w28, #0x1                   	// #1
  401b3c:	b	401778 <ferror@plt+0xb8>
  401b40:	ldr	x24, [x27, #488]
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	mov	x1, x26
  401b4c:	mov	x0, #0x0                   	// #0
  401b50:	bl	401610 <dcgettext@plt>
  401b54:	mov	x1, x0
  401b58:	mov	x0, x24
  401b5c:	bl	403440 <ferror@plt+0x1d80>
  401b60:	mov	x24, x0
  401b64:	b	401778 <ferror@plt+0xb8>
  401b68:	ldr	x0, [x21, #8]
  401b6c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401b70:	add	x1, x1, #0x4b8
  401b74:	bl	401540 <strcmp@plt>
  401b78:	cbnz	w0, 401744 <ferror@plt+0x84>
  401b7c:	b	401a90 <ferror@plt+0x3d0>
  401b80:	ldr	x19, [sp, #96]
  401b84:	mov	x24, #0x320                 	// #800
  401b88:	mov	x1, #0x200                 	// #512
  401b8c:	mov	x0, #0x30                  	// #48
  401b90:	udiv	x24, x19, x24
  401b94:	lsl	x24, x24, #3
  401b98:	cmp	x24, x1
  401b9c:	csel	x24, x24, x1, le
  401ba0:	cmp	x24, x0
  401ba4:	csel	x24, x24, x0, ge  // ge = tcont
  401ba8:	b	401878 <ferror@plt+0x1b8>
  401bac:	adrp	x19, 416000 <ferror@plt+0x14940>
  401bb0:	mov	w2, #0x5                   	// #5
  401bb4:	adrp	x1, 404000 <ferror@plt+0x2940>
  401bb8:	mov	x0, #0x0                   	// #0
  401bbc:	ldr	x26, [x19, #480]
  401bc0:	add	x1, x1, #0x858
  401bc4:	bl	401610 <dcgettext@plt>
  401bc8:	mov	x1, x0
  401bcc:	mov	x2, x22
  401bd0:	mov	x0, x26
  401bd4:	bl	401680 <fprintf@plt>
  401bd8:	ldr	x26, [x19, #480]
  401bdc:	mov	w2, #0x5                   	// #5
  401be0:	adrp	x1, 404000 <ferror@plt+0x2940>
  401be4:	mov	x0, #0x0                   	// #0
  401be8:	add	x1, x1, #0x868
  401bec:	bl	401610 <dcgettext@plt>
  401bf0:	mov	x2, x25
  401bf4:	mov	x1, x0
  401bf8:	mov	x0, x26
  401bfc:	bl	401680 <fprintf@plt>
  401c00:	ldr	x25, [x19, #480]
  401c04:	mov	w2, #0x5                   	// #5
  401c08:	adrp	x1, 404000 <ferror@plt+0x2940>
  401c0c:	mov	x0, #0x0                   	// #0
  401c10:	add	x1, x1, #0x878
  401c14:	bl	401610 <dcgettext@plt>
  401c18:	mov	x2, x23
  401c1c:	mov	x1, x0
  401c20:	mov	x0, x25
  401c24:	bl	401680 <fprintf@plt>
  401c28:	ldr	x23, [x19, #480]
  401c2c:	mov	w2, #0x5                   	// #5
  401c30:	adrp	x1, 404000 <ferror@plt+0x2940>
  401c34:	mov	x0, #0x0                   	// #0
  401c38:	add	x1, x1, #0x888
  401c3c:	bl	401610 <dcgettext@plt>
  401c40:	mov	w2, #0x200                 	// #512
  401c44:	mov	x1, x0
  401c48:	mov	x0, x23
  401c4c:	bl	401680 <fprintf@plt>
  401c50:	cmp	x21, #0x1
  401c54:	ldr	x23, [x19, #480]
  401c58:	b.eq	401d2c <ferror@plt+0x66c>  // b.none
  401c5c:	mov	w2, #0x5                   	// #5
  401c60:	adrp	x1, 404000 <ferror@plt+0x2940>
  401c64:	mov	x0, #0x0                   	// #0
  401c68:	add	x1, x1, #0x8b8
  401c6c:	bl	401610 <dcgettext@plt>
  401c70:	mov	x1, x0
  401c74:	mov	x3, x21
  401c78:	mov	x2, x24
  401c7c:	mov	x0, x23
  401c80:	bl	401680 <fprintf@plt>
  401c84:	ldr	x23, [x19, #480]
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401c90:	mov	x0, #0x0                   	// #0
  401c94:	add	x1, x1, #0x8d8
  401c98:	bl	401610 <dcgettext@plt>
  401c9c:	ldr	x2, [sp, #96]
  401ca0:	mov	x1, x0
  401ca4:	mov	x0, x23
  401ca8:	bl	401680 <fprintf@plt>
  401cac:	mov	w2, #0x5                   	// #5
  401cb0:	adrp	x1, 404000 <ferror@plt+0x2940>
  401cb4:	ldr	x19, [x19, #480]
  401cb8:	add	x1, x1, #0x8e8
  401cbc:	mov	x0, #0x0                   	// #0
  401cc0:	bl	401610 <dcgettext@plt>
  401cc4:	ldr	w3, [sp, #328]
  401cc8:	mov	x1, x0
  401ccc:	ldr	w2, [sp, #324]
  401cd0:	mov	x0, x19
  401cd4:	sub	w2, w2, #0x1
  401cd8:	bl	401680 <fprintf@plt>
  401cdc:	b	4018f8 <ferror@plt+0x238>
  401ce0:	ldr	x19, [x21, w2, sxtw #3]
  401ce4:	mov	w2, #0x5                   	// #5
  401ce8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401cec:	mov	x0, #0x0                   	// #0
  401cf0:	add	x1, x1, #0x7a0
  401cf4:	bl	401610 <dcgettext@plt>
  401cf8:	mov	x1, x0
  401cfc:	mov	x0, x19
  401d00:	bl	403380 <ferror@plt+0x1cc0>
  401d04:	mov	x19, x0
  401d08:	add	x1, sp, #0x60
  401d0c:	mov	w0, w20
  401d10:	bl	402550 <ferror@plt+0xe90>
  401d14:	cmn	w0, #0x1
  401d18:	b.ne	401fd8 <ferror@plt+0x918>  // b.any
  401d1c:	cbz	x19, 401f44 <ferror@plt+0x884>
  401d20:	str	x19, [sp, #96]
  401d24:	cbnz	x24, 40186c <ferror@plt+0x1ac>
  401d28:	b	401b80 <ferror@plt+0x4c0>
  401d2c:	mov	w2, #0x5                   	// #5
  401d30:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d34:	mov	x0, #0x0                   	// #0
  401d38:	add	x1, x1, #0x898
  401d3c:	bl	401610 <dcgettext@plt>
  401d40:	mov	x1, x0
  401d44:	mov	x2, x24
  401d48:	mov	x0, x23
  401d4c:	bl	401680 <fprintf@plt>
  401d50:	b	401c84 <ferror@plt+0x5c4>
  401d54:	adrp	x0, 416000 <ferror@plt+0x14940>
  401d58:	mov	w2, #0x5                   	// #5
  401d5c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d60:	add	x1, x1, #0x538
  401d64:	ldr	x19, [x0, #504]
  401d68:	mov	x0, #0x0                   	// #0
  401d6c:	bl	401610 <dcgettext@plt>
  401d70:	mov	x1, x0
  401d74:	adrp	x2, 416000 <ferror@plt+0x14940>
  401d78:	mov	x0, x19
  401d7c:	ldr	x2, [x2, #512]
  401d80:	bl	401680 <fprintf@plt>
  401d84:	mov	x1, x19
  401d88:	mov	w0, #0xa                   	// #10
  401d8c:	bl	4013d0 <fputc@plt>
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	adrp	x1, 404000 <ferror@plt+0x2940>
  401d98:	mov	x0, #0x0                   	// #0
  401d9c:	add	x1, x1, #0x568
  401da0:	bl	401610 <dcgettext@plt>
  401da4:	mov	x1, x19
  401da8:	bl	401380 <fputs@plt>
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	adrp	x1, 404000 <ferror@plt+0x2940>
  401db4:	mov	x0, #0x0                   	// #0
  401db8:	add	x1, x1, #0x588
  401dbc:	bl	401610 <dcgettext@plt>
  401dc0:	mov	x1, x0
  401dc4:	mov	x0, x19
  401dc8:	bl	401680 <fprintf@plt>
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	adrp	x1, 404000 <ferror@plt+0x2940>
  401dd4:	mov	x0, #0x0                   	// #0
  401dd8:	add	x1, x1, #0x6c0
  401ddc:	bl	401610 <dcgettext@plt>
  401de0:	mov	x19, x0
  401de4:	mov	w2, #0x5                   	// #5
  401de8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401dec:	mov	x0, #0x0                   	// #0
  401df0:	add	x1, x1, #0x6d8
  401df4:	bl	401610 <dcgettext@plt>
  401df8:	mov	x4, x0
  401dfc:	adrp	x3, 404000 <ferror@plt+0x2940>
  401e00:	add	x3, x3, #0x6e8
  401e04:	mov	x2, x19
  401e08:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e0c:	adrp	x0, 404000 <ferror@plt+0x2940>
  401e10:	add	x1, x1, #0x6f8
  401e14:	add	x0, x0, #0x708
  401e18:	bl	401640 <printf@plt>
  401e1c:	mov	w2, #0x5                   	// #5
  401e20:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	add	x1, x1, #0x720
  401e2c:	bl	401610 <dcgettext@plt>
  401e30:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e34:	add	x1, x1, #0x740
  401e38:	bl	401640 <printf@plt>
  401e3c:	mov	w0, #0x0                   	// #0
  401e40:	bl	401390 <exit@plt>
  401e44:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e48:	add	x1, x1, #0x9a0
  401e4c:	mov	w2, #0x5                   	// #5
  401e50:	mov	x0, #0x0                   	// #0
  401e54:	bl	401610 <dcgettext@plt>
  401e58:	mov	x2, x22
  401e5c:	mov	x1, x0
  401e60:	mov	w0, #0x1                   	// #1
  401e64:	bl	401690 <err@plt>
  401e68:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e6c:	add	x1, x1, #0x478
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	mov	x0, #0x0                   	// #0
  401e78:	bl	401610 <dcgettext@plt>
  401e7c:	bl	4015e0 <warnx@plt>
  401e80:	adrp	x0, 416000 <ferror@plt+0x14940>
  401e84:	adrp	x1, 404000 <ferror@plt+0x2940>
  401e88:	mov	w2, #0x5                   	// #5
  401e8c:	add	x1, x1, #0x490
  401e90:	ldr	x19, [x0, #480]
  401e94:	b	401b14 <ferror@plt+0x454>
  401e98:	mov	w2, #0x5                   	// #5
  401e9c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ea0:	mov	x0, #0x0                   	// #0
  401ea4:	add	x1, x1, #0x520
  401ea8:	bl	401610 <dcgettext@plt>
  401eac:	mov	x1, x0
  401eb0:	mov	w0, #0x1                   	// #1
  401eb4:	bl	401620 <errx@plt>
  401eb8:	mov	w2, #0x5                   	// #5
  401ebc:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ec0:	mov	x0, #0x0                   	// #0
  401ec4:	add	x1, x1, #0x948
  401ec8:	bl	401610 <dcgettext@plt>
  401ecc:	mov	x1, x0
  401ed0:	mov	w0, #0x1                   	// #1
  401ed4:	bl	401690 <err@plt>
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ee0:	mov	x0, #0x0                   	// #0
  401ee4:	add	x1, x1, #0x508
  401ee8:	bl	401610 <dcgettext@plt>
  401eec:	mov	x1, x0
  401ef0:	mov	w0, #0x1                   	// #1
  401ef4:	bl	401620 <errx@plt>
  401ef8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401efc:	add	x1, x1, #0x760
  401f00:	b	401e70 <ferror@plt+0x7b0>
  401f04:	mov	w2, #0x5                   	// #5
  401f08:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f0c:	mov	x0, #0x0                   	// #0
  401f10:	add	x1, x1, #0x988
  401f14:	bl	401610 <dcgettext@plt>
  401f18:	mov	x1, x0
  401f1c:	mov	w0, #0x1                   	// #1
  401f20:	bl	401690 <err@plt>
  401f24:	mov	w2, #0x5                   	// #5
  401f28:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f2c:	mov	x0, #0x0                   	// #0
  401f30:	add	x1, x1, #0x808
  401f34:	bl	401610 <dcgettext@plt>
  401f38:	mov	x1, x0
  401f3c:	mov	w0, #0x1                   	// #1
  401f40:	bl	401620 <errx@plt>
  401f44:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	add	x1, x1, #0x7c8
  401f50:	b	401e50 <ferror@plt+0x790>
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	add	x1, x1, #0x828
  401f64:	bl	401610 <dcgettext@plt>
  401f68:	mov	x1, x0
  401f6c:	add	x2, x21, #0x21
  401f70:	mov	w0, #0x1                   	// #1
  401f74:	bl	401620 <errx@plt>
  401f78:	mov	w2, #0x5                   	// #5
  401f7c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	add	x1, x1, #0x970
  401f88:	bl	401610 <dcgettext@plt>
  401f8c:	mov	x1, x0
  401f90:	mov	w0, #0x1                   	// #1
  401f94:	bl	401690 <err@plt>
  401f98:	mov	w2, #0x5                   	// #5
  401f9c:	adrp	x1, 404000 <ferror@plt+0x2940>
  401fa0:	mov	x0, #0x0                   	// #0
  401fa4:	add	x1, x1, #0x960
  401fa8:	bl	401610 <dcgettext@plt>
  401fac:	mov	x1, x0
  401fb0:	mov	w0, #0x1                   	// #1
  401fb4:	bl	401690 <err@plt>
  401fb8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	add	x1, x1, #0x790
  401fc4:	b	401e50 <ferror@plt+0x790>
  401fc8:	adrp	x1, 404000 <ferror@plt+0x2940>
  401fcc:	mov	w2, #0x5                   	// #5
  401fd0:	add	x1, x1, #0x778
  401fd4:	b	401e50 <ferror@plt+0x790>
  401fd8:	cbz	x19, 401868 <ferror@plt+0x1a8>
  401fdc:	ldr	x0, [sp, #96]
  401fe0:	cmp	x0, x19
  401fe4:	b.cs	401d20 <ferror@plt+0x660>  // b.hs, b.nlast
  401fe8:	mov	w2, #0x5                   	// #5
  401fec:	adrp	x1, 404000 <ferror@plt+0x2940>
  401ff0:	mov	x0, #0x0                   	// #0
  401ff4:	add	x1, x1, #0x7e0
  401ff8:	bl	401610 <dcgettext@plt>
  401ffc:	mov	x1, x0
  402000:	ldr	x2, [sp, #96]
  402004:	mov	w0, #0x1                   	// #1
  402008:	bl	401620 <errx@plt>
  40200c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402010:	add	x1, x1, #0x7b8
  402014:	b	401e70 <ferror@plt+0x7b0>
  402018:	mov	w2, #0x5                   	// #5
  40201c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402020:	mov	x0, #0x0                   	// #0
  402024:	add	x1, x1, #0x928
  402028:	bl	401610 <dcgettext@plt>
  40202c:	mov	x1, x0
  402030:	mov	w0, #0x1                   	// #1
  402034:	bl	401690 <err@plt>
  402038:	mov	w2, #0x5                   	// #5
  40203c:	adrp	x1, 404000 <ferror@plt+0x2940>
  402040:	mov	x0, #0x0                   	// #0
  402044:	add	x1, x1, #0x908
  402048:	bl	401610 <dcgettext@plt>
  40204c:	mov	x1, x0
  402050:	mov	w0, #0x1                   	// #1
  402054:	bl	401690 <err@plt>
  402058:	mov	x29, #0x0                   	// #0
  40205c:	mov	x30, #0x0                   	// #0
  402060:	mov	x5, x0
  402064:	ldr	x1, [sp]
  402068:	add	x2, sp, #0x8
  40206c:	mov	x6, sp
  402070:	movz	x0, #0x0, lsl #48
  402074:	movk	x0, #0x0, lsl #32
  402078:	movk	x0, #0x40, lsl #16
  40207c:	movk	x0, #0x16d0
  402080:	movz	x3, #0x0, lsl #48
  402084:	movk	x3, #0x0, lsl #32
  402088:	movk	x3, #0x40, lsl #16
  40208c:	movk	x3, #0x4340
  402090:	movz	x4, #0x0, lsl #48
  402094:	movk	x4, #0x0, lsl #32
  402098:	movk	x4, #0x40, lsl #16
  40209c:	movk	x4, #0x43c0
  4020a0:	bl	401490 <__libc_start_main@plt>
  4020a4:	bl	401510 <abort@plt>
  4020a8:	adrp	x0, 415000 <ferror@plt+0x13940>
  4020ac:	ldr	x0, [x0, #4064]
  4020b0:	cbz	x0, 4020b8 <ferror@plt+0x9f8>
  4020b4:	b	4014f0 <__gmon_start__@plt>
  4020b8:	ret
  4020bc:	nop
  4020c0:	adrp	x0, 416000 <ferror@plt+0x14940>
  4020c4:	add	x0, x0, #0x1e0
  4020c8:	adrp	x1, 416000 <ferror@plt+0x14940>
  4020cc:	add	x1, x1, #0x1e0
  4020d0:	cmp	x1, x0
  4020d4:	b.eq	4020ec <ferror@plt+0xa2c>  // b.none
  4020d8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4020dc:	ldr	x1, [x1, #1008]
  4020e0:	cbz	x1, 4020ec <ferror@plt+0xa2c>
  4020e4:	mov	x16, x1
  4020e8:	br	x16
  4020ec:	ret
  4020f0:	adrp	x0, 416000 <ferror@plt+0x14940>
  4020f4:	add	x0, x0, #0x1e0
  4020f8:	adrp	x1, 416000 <ferror@plt+0x14940>
  4020fc:	add	x1, x1, #0x1e0
  402100:	sub	x1, x1, x0
  402104:	lsr	x2, x1, #63
  402108:	add	x1, x2, x1, asr #3
  40210c:	cmp	xzr, x1, asr #1
  402110:	asr	x1, x1, #1
  402114:	b.eq	40212c <ferror@plt+0xa6c>  // b.none
  402118:	adrp	x2, 404000 <ferror@plt+0x2940>
  40211c:	ldr	x2, [x2, #1016]
  402120:	cbz	x2, 40212c <ferror@plt+0xa6c>
  402124:	mov	x16, x2
  402128:	br	x16
  40212c:	ret
  402130:	stp	x29, x30, [sp, #-32]!
  402134:	mov	x29, sp
  402138:	str	x19, [sp, #16]
  40213c:	adrp	x19, 416000 <ferror@plt+0x14940>
  402140:	ldrb	w0, [x19, #520]
  402144:	cbnz	w0, 402154 <ferror@plt+0xa94>
  402148:	bl	4020c0 <ferror@plt+0xa00>
  40214c:	mov	w0, #0x1                   	// #1
  402150:	strb	w0, [x19, #520]
  402154:	ldr	x19, [sp, #16]
  402158:	ldp	x29, x30, [sp], #32
  40215c:	ret
  402160:	b	4020f0 <ferror@plt+0xa30>
  402164:	nop
  402168:	stp	x29, x30, [sp, #-16]!
  40216c:	mov	x29, sp
  402170:	cbz	x0, 402184 <ferror@plt+0xac4>
  402174:	bl	4014d0 <strdup@plt>
  402178:	cbz	x0, 4021a4 <ferror@plt+0xae4>
  40217c:	ldp	x29, x30, [sp], #16
  402180:	ret
  402184:	adrp	x3, 404000 <ferror@plt+0x2940>
  402188:	adrp	x1, 404000 <ferror@plt+0x2940>
  40218c:	adrp	x0, 404000 <ferror@plt+0x2940>
  402190:	add	x3, x3, #0x9e0
  402194:	add	x1, x1, #0x400
  402198:	add	x0, x0, #0x418
  40219c:	mov	w2, #0x4a                  	// #74
  4021a0:	bl	401650 <__assert_fail@plt>
  4021a4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4021a8:	mov	w0, #0x1                   	// #1
  4021ac:	add	x1, x1, #0x420
  4021b0:	bl	401690 <err@plt>
  4021b4:	nop
  4021b8:	stp	x29, x30, [sp, #-32]!
  4021bc:	adrp	x0, 416000 <ferror@plt+0x14940>
  4021c0:	mov	x29, sp
  4021c4:	stp	x19, x20, [sp, #16]
  4021c8:	ldr	x20, [x0, #504]
  4021cc:	bl	401660 <__errno_location@plt>
  4021d0:	mov	x19, x0
  4021d4:	mov	x0, x20
  4021d8:	str	wzr, [x19]
  4021dc:	bl	4016c0 <ferror@plt>
  4021e0:	cbz	w0, 402280 <ferror@plt+0xbc0>
  4021e4:	ldr	w0, [x19]
  4021e8:	cmp	w0, #0x9
  4021ec:	b.ne	402230 <ferror@plt+0xb70>  // b.any
  4021f0:	adrp	x0, 416000 <ferror@plt+0x14940>
  4021f4:	ldr	x20, [x0, #480]
  4021f8:	str	wzr, [x19]
  4021fc:	mov	x0, x20
  402200:	bl	4016c0 <ferror@plt>
  402204:	cbnz	w0, 402218 <ferror@plt+0xb58>
  402208:	mov	x0, x20
  40220c:	bl	4015d0 <fflush@plt>
  402210:	cbz	w0, 402260 <ferror@plt+0xba0>
  402214:	nop
  402218:	ldr	w0, [x19]
  40221c:	cmp	w0, #0x9
  402220:	b.ne	402258 <ferror@plt+0xb98>  // b.any
  402224:	ldp	x19, x20, [sp, #16]
  402228:	ldp	x29, x30, [sp], #32
  40222c:	ret
  402230:	cmp	w0, #0x20
  402234:	b.eq	4021f0 <ferror@plt+0xb30>  // b.none
  402238:	adrp	x1, 404000 <ferror@plt+0x2940>
  40223c:	mov	w2, #0x5                   	// #5
  402240:	add	x1, x1, #0x438
  402244:	cbz	w0, 4022ac <ferror@plt+0xbec>
  402248:	mov	x0, #0x0                   	// #0
  40224c:	bl	401610 <dcgettext@plt>
  402250:	bl	401550 <warn@plt>
  402254:	nop
  402258:	mov	w0, #0x1                   	// #1
  40225c:	bl	401350 <_exit@plt>
  402260:	mov	x0, x20
  402264:	bl	401410 <fileno@plt>
  402268:	tbnz	w0, #31, 402218 <ferror@plt+0xb58>
  40226c:	bl	4013a0 <dup@plt>
  402270:	tbnz	w0, #31, 402218 <ferror@plt+0xb58>
  402274:	bl	4014e0 <close@plt>
  402278:	cbz	w0, 402224 <ferror@plt+0xb64>
  40227c:	b	402218 <ferror@plt+0xb58>
  402280:	mov	x0, x20
  402284:	bl	4015d0 <fflush@plt>
  402288:	cbnz	w0, 4021e4 <ferror@plt+0xb24>
  40228c:	mov	x0, x20
  402290:	bl	401410 <fileno@plt>
  402294:	tbnz	w0, #31, 4021e4 <ferror@plt+0xb24>
  402298:	bl	4013a0 <dup@plt>
  40229c:	tbnz	w0, #31, 4021e4 <ferror@plt+0xb24>
  4022a0:	bl	4014e0 <close@plt>
  4022a4:	cbz	w0, 4021f0 <ferror@plt+0xb30>
  4022a8:	b	4021e4 <ferror@plt+0xb24>
  4022ac:	mov	x0, #0x0                   	// #0
  4022b0:	bl	401610 <dcgettext@plt>
  4022b4:	bl	4015e0 <warnx@plt>
  4022b8:	b	402258 <ferror@plt+0xb98>
  4022bc:	nop
  4022c0:	stp	x29, x30, [sp, #-48]!
  4022c4:	mov	w2, #0x0                   	// #0
  4022c8:	mov	x29, sp
  4022cc:	str	x19, [sp, #16]
  4022d0:	mov	w19, w0
  4022d4:	bl	4013e0 <lseek@plt>
  4022d8:	tbnz	x0, #63, 402300 <ferror@plt+0xc40>
  4022dc:	add	x1, sp, #0x2f
  4022e0:	mov	w0, w19
  4022e4:	mov	x2, #0x1                   	// #1
  4022e8:	bl	4015f0 <read@plt>
  4022ec:	cmp	x0, #0x0
  4022f0:	cset	x0, gt
  4022f4:	ldr	x19, [sp, #16]
  4022f8:	ldp	x29, x30, [sp], #48
  4022fc:	ret
  402300:	mov	x0, #0x0                   	// #0
  402304:	ldr	x19, [sp, #16]
  402308:	ldp	x29, x30, [sp], #48
  40230c:	ret
  402310:	stp	x29, x30, [sp, #-144]!
  402314:	mov	w1, w0
  402318:	mov	w0, #0x0                   	// #0
  40231c:	mov	x29, sp
  402320:	add	x2, sp, #0x10
  402324:	bl	401600 <__fxstat@plt>
  402328:	cbnz	w0, 402344 <ferror@plt+0xc84>
  40232c:	ldr	w0, [sp, #32]
  402330:	ldp	x29, x30, [sp], #144
  402334:	and	w0, w0, #0xf000
  402338:	cmp	w0, #0x6, lsl #12
  40233c:	cset	w0, eq  // eq = none
  402340:	ret
  402344:	mov	w0, #0x0                   	// #0
  402348:	ldp	x29, x30, [sp], #144
  40234c:	ret
  402350:	stp	x29, x30, [sp, #-64]!
  402354:	mov	x29, sp
  402358:	stp	x21, x22, [sp, #32]
  40235c:	mov	w22, w0
  402360:	mov	w0, w22
  402364:	stp	x19, x20, [sp, #16]
  402368:	mov	x19, #0x400                 	// #1024
  40236c:	mov	w20, #0x36                  	// #54
  402370:	mov	x1, x19
  402374:	str	x23, [sp, #48]
  402378:	mov	x23, #0x0                   	// #0
  40237c:	bl	4022c0 <ferror@plt+0xc00>
  402380:	cbz	x0, 4023d4 <ferror@plt+0xd14>
  402384:	nop
  402388:	mov	x23, x19
  40238c:	subs	w20, w20, #0x1
  402390:	b.ne	4023c0 <ferror@plt+0xd00>  // b.any
  402394:	mov	w0, w22
  402398:	mov	x1, #0xffffffffffffffff    	// #-1
  40239c:	mov	x21, #0xffffffffffffffff    	// #-1
  4023a0:	bl	4022c0 <ferror@plt+0xc00>
  4023a4:	cbz	x0, 40243c <ferror@plt+0xd7c>
  4023a8:	mov	x0, x21
  4023ac:	ldp	x19, x20, [sp, #16]
  4023b0:	ldp	x21, x22, [sp, #32]
  4023b4:	ldr	x23, [sp, #48]
  4023b8:	ldp	x29, x30, [sp], #64
  4023bc:	ret
  4023c0:	lsl	x19, x19, #1
  4023c4:	mov	w0, w22
  4023c8:	mov	x1, x19
  4023cc:	bl	4022c0 <ferror@plt+0xc00>
  4023d0:	cbnz	x0, 402388 <ferror@plt+0xcc8>
  4023d4:	sub	x0, x19, #0x1
  4023d8:	mov	x21, x19
  4023dc:	mov	x19, x23
  4023e0:	cmp	x19, x0
  4023e4:	b.cs	402414 <ferror@plt+0xd54>  // b.hs, b.nlast
  4023e8:	add	x20, x21, x19
  4023ec:	mov	w0, w22
  4023f0:	lsr	x20, x20, #1
  4023f4:	mov	x1, x20
  4023f8:	bl	4022c0 <ferror@plt+0xc00>
  4023fc:	cmp	x0, #0x0
  402400:	csel	x21, x21, x20, ne  // ne = any
  402404:	csel	x19, x20, x19, ne  // ne = any
  402408:	sub	x0, x21, #0x1
  40240c:	cmp	x0, x19
  402410:	b.hi	4023e8 <ferror@plt+0xd28>  // b.pmore
  402414:	add	x21, x19, #0x1
  402418:	mov	w0, w22
  40241c:	mov	x1, #0x0                   	// #0
  402420:	bl	4022c0 <ferror@plt+0xc00>
  402424:	mov	x0, x21
  402428:	ldp	x19, x20, [sp, #16]
  40242c:	ldp	x21, x22, [sp, #32]
  402430:	ldr	x23, [sp, #48]
  402434:	ldp	x29, x30, [sp], #64
  402438:	ret
  40243c:	mov	x0, #0xfffffffffffffffe    	// #-2
  402440:	b	4023e0 <ferror@plt+0xd20>
  402444:	nop
  402448:	stp	x29, x30, [sp, #-208]!
  40244c:	mov	x29, sp
  402450:	stp	x19, x20, [sp, #16]
  402454:	mov	x19, x1
  402458:	mov	x1, #0x1272                	// #4722
  40245c:	mov	x2, x19
  402460:	mov	w20, w0
  402464:	movk	x1, #0x8008, lsl #16
  402468:	bl	4016a0 <ioctl@plt>
  40246c:	tbnz	w0, #31, 402480 <ferror@plt+0xdc0>
  402470:	mov	w0, #0x0                   	// #0
  402474:	ldp	x19, x20, [sp, #16]
  402478:	ldp	x29, x30, [sp], #208
  40247c:	ret
  402480:	str	x21, [sp, #32]
  402484:	add	x21, sp, #0x50
  402488:	mov	w0, w20
  40248c:	mov	x2, x21
  402490:	mov	x1, #0x1260                	// #4704
  402494:	bl	4016a0 <ioctl@plt>
  402498:	tbnz	w0, #31, 4024bc <ferror@plt+0xdfc>
  40249c:	ldr	x1, [sp, #80]
  4024a0:	mov	w0, #0x0                   	// #0
  4024a4:	ldr	x21, [sp, #32]
  4024a8:	lsl	x1, x1, #9
  4024ac:	str	x1, [x19]
  4024b0:	ldp	x19, x20, [sp, #16]
  4024b4:	ldp	x29, x30, [sp], #208
  4024b8:	ret
  4024bc:	mov	x1, #0x204                 	// #516
  4024c0:	add	x2, sp, #0x30
  4024c4:	mov	w0, w20
  4024c8:	movk	x1, #0x8020, lsl #16
  4024cc:	bl	4016a0 <ioctl@plt>
  4024d0:	tbnz	w0, #31, 4024ec <ferror@plt+0xe2c>
  4024d4:	ldr	w1, [sp, #48]
  4024d8:	mov	w0, #0x0                   	// #0
  4024dc:	ldr	x21, [sp, #32]
  4024e0:	lsl	x1, x1, #9
  4024e4:	str	x1, [x19]
  4024e8:	b	402474 <ferror@plt+0xdb4>
  4024ec:	mov	w1, w20
  4024f0:	mov	x2, x21
  4024f4:	mov	w0, #0x0                   	// #0
  4024f8:	bl	401600 <__fxstat@plt>
  4024fc:	ldr	w1, [sp, #96]
  402500:	and	w1, w1, #0xf000
  402504:	cbnz	w0, 402520 <ferror@plt+0xe60>
  402508:	cmp	w1, #0x8, lsl #12
  40250c:	b.ne	402520 <ferror@plt+0xe60>  // b.any
  402510:	ldr	x1, [sp, #128]
  402514:	ldr	x21, [sp, #32]
  402518:	str	x1, [x19]
  40251c:	b	402474 <ferror@plt+0xdb4>
  402520:	cmp	w1, #0x6, lsl #12
  402524:	mov	w0, #0xffffffff            	// #-1
  402528:	b.eq	402534 <ferror@plt+0xe74>  // b.none
  40252c:	ldr	x21, [sp, #32]
  402530:	b	402474 <ferror@plt+0xdb4>
  402534:	mov	w0, w20
  402538:	bl	402350 <ferror@plt+0xc90>
  40253c:	mov	x1, x0
  402540:	mov	w0, #0x0                   	// #0
  402544:	ldr	x21, [sp, #32]
  402548:	str	x1, [x19]
  40254c:	b	402474 <ferror@plt+0xdb4>
  402550:	stp	x29, x30, [sp, #-48]!
  402554:	mov	x29, sp
  402558:	str	x19, [sp, #16]
  40255c:	mov	x19, x1
  402560:	add	x1, sp, #0x28
  402564:	bl	402448 <ferror@plt+0xd88>
  402568:	cbnz	w0, 402584 <ferror@plt+0xec4>
  40256c:	ldr	x1, [sp, #40]
  402570:	lsr	x1, x1, #9
  402574:	str	x1, [x19]
  402578:	ldr	x19, [sp, #16]
  40257c:	ldp	x29, x30, [sp], #48
  402580:	ret
  402584:	mov	w0, #0xffffffff            	// #-1
  402588:	b	402578 <ferror@plt+0xeb8>
  40258c:	nop
  402590:	stp	x29, x30, [sp, #-16]!
  402594:	mov	x2, x1
  402598:	mov	x1, #0x1268                	// #4712
  40259c:	mov	x29, sp
  4025a0:	bl	4016a0 <ioctl@plt>
  4025a4:	asr	w0, w0, #31
  4025a8:	ldp	x29, x30, [sp], #16
  4025ac:	ret
  4025b0:	stp	x29, x30, [sp, #-32]!
  4025b4:	mov	x29, sp
  4025b8:	add	x2, sp, #0x18
  4025bc:	str	x1, [sp, #24]
  4025c0:	mov	x1, #0x127b                	// #4731
  4025c4:	bl	4016a0 <ioctl@plt>
  4025c8:	asr	w0, w0, #31
  4025cc:	ldp	x29, x30, [sp], #32
  4025d0:	ret
  4025d4:	nop
  4025d8:	stp	x29, x30, [sp, #-32]!
  4025dc:	mov	x1, #0x127a                	// #4730
  4025e0:	mov	x29, sp
  4025e4:	add	x2, sp, #0x1c
  4025e8:	bl	4016a0 <ioctl@plt>
  4025ec:	tbnz	w0, #31, 402604 <ferror@plt+0xf44>
  4025f0:	ldr	w0, [sp, #28]
  4025f4:	ldp	x29, x30, [sp], #32
  4025f8:	cmp	w0, #0x0
  4025fc:	cset	w0, ne  // ne = any
  402600:	ret
  402604:	mov	w0, #0x0                   	// #0
  402608:	ldp	x29, x30, [sp], #32
  40260c:	ret
  402610:	stp	x29, x30, [sp, #-176]!
  402614:	mov	x29, sp
  402618:	stp	x19, x20, [sp, #16]
  40261c:	mov	x20, x0
  402620:	ldr	w0, [x0, #16]
  402624:	str	x21, [sp, #32]
  402628:	mov	x21, x1
  40262c:	and	w0, w0, #0xf000
  402630:	mov	w1, w2
  402634:	cmp	w0, #0x6, lsl #12
  402638:	b.eq	4026fc <ferror@plt+0x103c>  // b.none
  40263c:	mov	x0, x21
  402640:	bl	401450 <open@plt>
  402644:	mov	w19, w0
  402648:	tbz	w19, #31, 402660 <ferror@plt+0xfa0>
  40264c:	mov	w0, w19
  402650:	ldp	x19, x20, [sp, #16]
  402654:	ldr	x21, [sp, #32]
  402658:	ldp	x29, x30, [sp], #176
  40265c:	ret
  402660:	add	x2, sp, #0x30
  402664:	mov	w1, w19
  402668:	mov	w0, #0x0                   	// #0
  40266c:	bl	401600 <__fxstat@plt>
  402670:	tbnz	w0, #31, 4026d0 <ferror@plt+0x1010>
  402674:	ldr	x0, [x20]
  402678:	ldr	x1, [sp, #48]
  40267c:	cmp	x1, x0
  402680:	b.ne	4026d0 <ferror@plt+0x1010>  // b.any
  402684:	ldr	x0, [x20, #8]
  402688:	ldr	x1, [sp, #56]
  40268c:	cmp	x1, x0
  402690:	b.ne	4026d0 <ferror@plt+0x1010>  // b.any
  402694:	ldr	w0, [x20, #16]
  402698:	and	w0, w0, #0xf000
  40269c:	cmp	w0, #0x6, lsl #12
  4026a0:	b.ne	40264c <ferror@plt+0xf8c>  // b.any
  4026a4:	mov	w0, w19
  4026a8:	bl	4025d8 <ferror@plt+0xf18>
  4026ac:	cbz	w0, 40264c <ferror@plt+0xf8c>
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4026b8:	mov	x0, #0x0                   	// #0
  4026bc:	add	x1, x1, #0xac8
  4026c0:	bl	401610 <dcgettext@plt>
  4026c4:	mov	x1, x21
  4026c8:	bl	4015e0 <warnx@plt>
  4026cc:	b	40264c <ferror@plt+0xf8c>
  4026d0:	mov	w0, w19
  4026d4:	bl	4014e0 <close@plt>
  4026d8:	bl	401660 <__errno_location@plt>
  4026dc:	mov	w19, #0xffffffff            	// #-1
  4026e0:	mov	w1, #0x4d                  	// #77
  4026e4:	str	w1, [x0]
  4026e8:	mov	w0, w19
  4026ec:	ldp	x19, x20, [sp, #16]
  4026f0:	ldr	x21, [sp, #32]
  4026f4:	ldp	x29, x30, [sp], #176
  4026f8:	ret
  4026fc:	orr	w1, w2, #0x80
  402700:	mov	x0, x21
  402704:	bl	401450 <open@plt>
  402708:	mov	w19, w0
  40270c:	b	402648 <ferror@plt+0xf88>
  402710:	stp	x29, x30, [sp, #-16]!
  402714:	mov	x2, #0x0                   	// #0
  402718:	mov	x1, #0x5331                	// #21297
  40271c:	mov	x29, sp
  402720:	bl	4016a0 <ioctl@plt>
  402724:	cmp	w0, #0x0
  402728:	csel	w0, w0, wzr, ge  // ge = tcont
  40272c:	ldp	x29, x30, [sp], #16
  402730:	ret
  402734:	nop
  402738:	stp	x29, x30, [sp, #-48]!
  40273c:	mov	x29, sp
  402740:	stp	x19, x20, [sp, #16]
  402744:	mov	x20, x1
  402748:	mov	x19, x2
  40274c:	mov	x1, #0x301                 	// #769
  402750:	add	x2, sp, #0x20
  402754:	bl	4016a0 <ioctl@plt>
  402758:	cbnz	w0, 402778 <ferror@plt+0x10b8>
  40275c:	ldrb	w2, [sp, #32]
  402760:	ldrb	w1, [sp, #33]
  402764:	str	w2, [x20]
  402768:	str	w1, [x19]
  40276c:	ldp	x19, x20, [sp, #16]
  402770:	ldp	x29, x30, [sp], #48
  402774:	ret
  402778:	mov	w0, #0xffffffff            	// #-1
  40277c:	b	40276c <ferror@plt+0x10ac>
  402780:	cmp	w0, #0x7
  402784:	b.eq	4028a8 <ferror@plt+0x11e8>  // b.none
  402788:	b.gt	4027e4 <ferror@plt+0x1124>
  40278c:	cmp	w0, #0x3
  402790:	b.eq	40289c <ferror@plt+0x11dc>  // b.none
  402794:	b.le	4027c8 <ferror@plt+0x1108>
  402798:	cmp	w0, #0x5
  40279c:	b.eq	402860 <ferror@plt+0x11a0>  // b.none
  4027a0:	cmp	w0, #0x6
  4027a4:	b.ne	4027b4 <ferror@plt+0x10f4>  // b.any
  4027a8:	adrp	x0, 404000 <ferror@plt+0x2940>
  4027ac:	add	x0, x0, #0xb08
  4027b0:	ret
  4027b4:	cmp	w0, #0x4
  4027b8:	b.ne	4028b4 <ferror@plt+0x11f4>  // b.any
  4027bc:	adrp	x0, 404000 <ferror@plt+0x2940>
  4027c0:	add	x0, x0, #0xb40
  4027c4:	ret
  4027c8:	cmp	w0, #0x1
  4027cc:	b.eq	402884 <ferror@plt+0x11c4>  // b.none
  4027d0:	cmp	w0, #0x2
  4027d4:	b.ne	40280c <ferror@plt+0x114c>  // b.any
  4027d8:	adrp	x0, 404000 <ferror@plt+0x2940>
  4027dc:	add	x0, x0, #0xb60
  4027e0:	ret
  4027e4:	cmp	w0, #0xd
  4027e8:	b.eq	402890 <ferror@plt+0x11d0>  // b.none
  4027ec:	b.le	402830 <ferror@plt+0x1170>
  4027f0:	cmp	w0, #0x11
  4027f4:	b.eq	402878 <ferror@plt+0x11b8>  // b.none
  4027f8:	cmp	w0, #0x7f
  4027fc:	b.ne	40281c <ferror@plt+0x115c>  // b.any
  402800:	adrp	x0, 404000 <ferror@plt+0x2940>
  402804:	add	x0, x0, #0xb48
  402808:	ret
  40280c:	cbnz	w0, 4028b4 <ferror@plt+0x11f4>
  402810:	adrp	x0, 404000 <ferror@plt+0x2940>
  402814:	add	x0, x0, #0xb10
  402818:	ret
  40281c:	cmp	w0, #0xe
  402820:	b.ne	4028b4 <ferror@plt+0x11f4>  // b.any
  402824:	adrp	x0, 404000 <ferror@plt+0x2940>
  402828:	add	x0, x0, #0xb68
  40282c:	ret
  402830:	cmp	w0, #0x9
  402834:	b.eq	40286c <ferror@plt+0x11ac>  // b.none
  402838:	cmp	w0, #0xc
  40283c:	b.ne	40284c <ferror@plt+0x118c>  // b.any
  402840:	adrp	x0, 404000 <ferror@plt+0x2940>
  402844:	add	x0, x0, #0xb20
  402848:	ret
  40284c:	cmp	w0, #0x8
  402850:	b.ne	4028b4 <ferror@plt+0x11f4>  // b.any
  402854:	adrp	x0, 404000 <ferror@plt+0x2940>
  402858:	add	x0, x0, #0xb50
  40285c:	ret
  402860:	adrp	x0, 404000 <ferror@plt+0x2940>
  402864:	add	x0, x0, #0xb18
  402868:	ret
  40286c:	adrp	x0, 404000 <ferror@plt+0x2940>
  402870:	add	x0, x0, #0xb38
  402874:	ret
  402878:	adrp	x0, 404000 <ferror@plt+0x2940>
  40287c:	add	x0, x0, #0xb58
  402880:	ret
  402884:	adrp	x0, 404000 <ferror@plt+0x2940>
  402888:	add	x0, x0, #0xaf8
  40288c:	ret
  402890:	adrp	x0, 404000 <ferror@plt+0x2940>
  402894:	add	x0, x0, #0xb28
  402898:	ret
  40289c:	adrp	x0, 404000 <ferror@plt+0x2940>
  4028a0:	add	x0, x0, #0xae8
  4028a4:	ret
  4028a8:	adrp	x0, 404000 <ferror@plt+0x2940>
  4028ac:	add	x0, x0, #0xb00
  4028b0:	ret
  4028b4:	mov	x0, #0x0                   	// #0
  4028b8:	ret
  4028bc:	nop
  4028c0:	str	xzr, [x1]
  4028c4:	mov	x2, x0
  4028c8:	cbz	x0, 402940 <ferror@plt+0x1280>
  4028cc:	ldrsb	w3, [x0]
  4028d0:	cmp	w3, #0x2f
  4028d4:	b.ne	40292c <ferror@plt+0x126c>  // b.any
  4028d8:	ldrsb	w3, [x2, #1]
  4028dc:	mov	x0, x2
  4028e0:	add	x2, x2, #0x1
  4028e4:	cmp	w3, #0x2f
  4028e8:	b.eq	4028d8 <ferror@plt+0x1218>  // b.none
  4028ec:	mov	x3, #0x1                   	// #1
  4028f0:	str	x3, [x1]
  4028f4:	ldrsb	w3, [x0, #1]
  4028f8:	cmp	w3, #0x2f
  4028fc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402900:	b.eq	402928 <ferror@plt+0x1268>  // b.none
  402904:	sub	x2, x2, #0x1
  402908:	mov	x3, #0x2                   	// #2
  40290c:	nop
  402910:	str	x3, [x1]
  402914:	ldrsb	w4, [x2, x3]
  402918:	add	x3, x3, #0x1
  40291c:	cmp	w4, #0x2f
  402920:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402924:	b.ne	402910 <ferror@plt+0x1250>  // b.any
  402928:	ret
  40292c:	mov	x0, #0x0                   	// #0
  402930:	cbz	w3, 402928 <ferror@plt+0x1268>
  402934:	mov	x0, x2
  402938:	add	x2, x2, #0x1
  40293c:	b	4028ec <ferror@plt+0x122c>
  402940:	mov	x0, #0x0                   	// #0
  402944:	ret
  402948:	stp	x29, x30, [sp, #-48]!
  40294c:	mov	x29, sp
  402950:	stp	x19, x20, [sp, #16]
  402954:	mov	x20, x0
  402958:	mov	w19, #0x0                   	// #0
  40295c:	str	x21, [sp, #32]
  402960:	mov	x21, x1
  402964:	ldrsb	w1, [x0]
  402968:	mov	x0, #0x0                   	// #0
  40296c:	cbz	w1, 402994 <ferror@plt+0x12d4>
  402970:	cmp	w1, #0x5c
  402974:	b.eq	4029a4 <ferror@plt+0x12e4>  // b.none
  402978:	mov	x0, x21
  40297c:	bl	4015c0 <strchr@plt>
  402980:	cbnz	x0, 4029d0 <ferror@plt+0x1310>
  402984:	add	w19, w19, #0x1
  402988:	sxtw	x0, w19
  40298c:	ldrsb	w1, [x20, w19, sxtw]
  402990:	cbnz	w1, 402970 <ferror@plt+0x12b0>
  402994:	ldp	x19, x20, [sp, #16]
  402998:	ldr	x21, [sp, #32]
  40299c:	ldp	x29, x30, [sp], #48
  4029a0:	ret
  4029a4:	add	w0, w19, #0x1
  4029a8:	ldrsb	w0, [x20, w0, sxtw]
  4029ac:	cbz	w0, 4029d0 <ferror@plt+0x1310>
  4029b0:	add	w19, w19, #0x2
  4029b4:	sxtw	x0, w19
  4029b8:	ldrsb	w1, [x20, w19, sxtw]
  4029bc:	cbnz	w1, 402970 <ferror@plt+0x12b0>
  4029c0:	ldp	x19, x20, [sp, #16]
  4029c4:	ldr	x21, [sp, #32]
  4029c8:	ldp	x29, x30, [sp], #48
  4029cc:	ret
  4029d0:	sxtw	x0, w19
  4029d4:	ldp	x19, x20, [sp, #16]
  4029d8:	ldr	x21, [sp, #32]
  4029dc:	ldp	x29, x30, [sp], #48
  4029e0:	ret
  4029e4:	nop
  4029e8:	stp	x29, x30, [sp, #-80]!
  4029ec:	mov	x29, sp
  4029f0:	stp	x19, x20, [sp, #16]
  4029f4:	mov	x19, x0
  4029f8:	stp	x21, x22, [sp, #32]
  4029fc:	mov	x22, x1
  402a00:	mov	w21, w2
  402a04:	str	x23, [sp, #48]
  402a08:	adrp	x23, 416000 <ferror@plt+0x14940>
  402a0c:	str	xzr, [sp, #72]
  402a10:	bl	401660 <__errno_location@plt>
  402a14:	str	wzr, [x0]
  402a18:	cbz	x19, 402a2c <ferror@plt+0x136c>
  402a1c:	mov	x20, x0
  402a20:	ldrsb	w0, [x19]
  402a24:	adrp	x23, 416000 <ferror@plt+0x14940>
  402a28:	cbnz	w0, 402a44 <ferror@plt+0x1384>
  402a2c:	ldr	w0, [x23, #472]
  402a30:	adrp	x1, 404000 <ferror@plt+0x2940>
  402a34:	mov	x3, x19
  402a38:	mov	x2, x22
  402a3c:	add	x1, x1, #0xb70
  402a40:	bl	401620 <errx@plt>
  402a44:	add	x1, sp, #0x48
  402a48:	mov	w2, w21
  402a4c:	mov	x0, x19
  402a50:	mov	w3, #0x0                   	// #0
  402a54:	bl	4014c0 <__strtoul_internal@plt>
  402a58:	ldr	w1, [x20]
  402a5c:	cbnz	w1, 402a8c <ferror@plt+0x13cc>
  402a60:	ldr	x1, [sp, #72]
  402a64:	cmp	x1, x19
  402a68:	b.eq	402a2c <ferror@plt+0x136c>  // b.none
  402a6c:	cbz	x1, 402a78 <ferror@plt+0x13b8>
  402a70:	ldrsb	w1, [x1]
  402a74:	cbnz	w1, 402a2c <ferror@plt+0x136c>
  402a78:	ldp	x19, x20, [sp, #16]
  402a7c:	ldp	x21, x22, [sp, #32]
  402a80:	ldr	x23, [sp, #48]
  402a84:	ldp	x29, x30, [sp], #80
  402a88:	ret
  402a8c:	ldr	w0, [x23, #472]
  402a90:	cmp	w1, #0x22
  402a94:	b.ne	402a2c <ferror@plt+0x136c>  // b.any
  402a98:	adrp	x1, 404000 <ferror@plt+0x2940>
  402a9c:	mov	x3, x19
  402aa0:	mov	x2, x22
  402aa4:	add	x1, x1, #0xb70
  402aa8:	bl	401690 <err@plt>
  402aac:	nop
  402ab0:	stp	x29, x30, [sp, #-32]!
  402ab4:	mov	x29, sp
  402ab8:	stp	x19, x20, [sp, #16]
  402abc:	mov	x19, x1
  402ac0:	mov	x20, x0
  402ac4:	bl	401660 <__errno_location@plt>
  402ac8:	mov	x4, x0
  402acc:	adrp	x0, 416000 <ferror@plt+0x14940>
  402ad0:	mov	w5, #0x22                  	// #34
  402ad4:	adrp	x1, 404000 <ferror@plt+0x2940>
  402ad8:	mov	x3, x20
  402adc:	ldr	w0, [x0, #472]
  402ae0:	mov	x2, x19
  402ae4:	str	w5, [x4]
  402ae8:	add	x1, x1, #0xb70
  402aec:	bl	401690 <err@plt>
  402af0:	stp	x29, x30, [sp, #-32]!
  402af4:	mov	x29, sp
  402af8:	stp	x19, x20, [sp, #16]
  402afc:	mov	x20, x1
  402b00:	mov	x19, x0
  402b04:	bl	4029e8 <ferror@plt+0x1328>
  402b08:	mov	x1, #0xffffffff            	// #4294967295
  402b0c:	cmp	x0, x1
  402b10:	b.hi	402b20 <ferror@plt+0x1460>  // b.pmore
  402b14:	ldp	x19, x20, [sp, #16]
  402b18:	ldp	x29, x30, [sp], #32
  402b1c:	ret
  402b20:	mov	x1, x20
  402b24:	mov	x0, x19
  402b28:	bl	402ab0 <ferror@plt+0x13f0>
  402b2c:	nop
  402b30:	adrp	x1, 416000 <ferror@plt+0x14940>
  402b34:	str	w0, [x1, #472]
  402b38:	ret
  402b3c:	nop
  402b40:	stp	x29, x30, [sp, #-128]!
  402b44:	mov	x29, sp
  402b48:	stp	x19, x20, [sp, #16]
  402b4c:	mov	x20, x0
  402b50:	stp	x21, x22, [sp, #32]
  402b54:	mov	x22, x1
  402b58:	stp	x23, x24, [sp, #48]
  402b5c:	mov	x23, x2
  402b60:	str	xzr, [x1]
  402b64:	bl	401660 <__errno_location@plt>
  402b68:	mov	x21, x0
  402b6c:	cbz	x20, 402e00 <ferror@plt+0x1740>
  402b70:	ldrsb	w19, [x20]
  402b74:	cbz	w19, 402e00 <ferror@plt+0x1740>
  402b78:	bl	401560 <__ctype_b_loc@plt>
  402b7c:	mov	x24, x0
  402b80:	mov	x2, x20
  402b84:	ldr	x0, [x0]
  402b88:	b	402b90 <ferror@plt+0x14d0>
  402b8c:	ldrsb	w19, [x2, #1]!
  402b90:	ubfiz	x1, x19, #1, #8
  402b94:	ldrh	w1, [x0, x1]
  402b98:	tbnz	w1, #13, 402b8c <ferror@plt+0x14cc>
  402b9c:	cmp	w19, #0x2d
  402ba0:	b.eq	402e00 <ferror@plt+0x1740>  // b.none
  402ba4:	stp	x25, x26, [sp, #64]
  402ba8:	mov	x0, x20
  402bac:	mov	w3, #0x0                   	// #0
  402bb0:	stp	x27, x28, [sp, #80]
  402bb4:	add	x27, sp, #0x78
  402bb8:	mov	x1, x27
  402bbc:	str	wzr, [x21]
  402bc0:	mov	w2, #0x0                   	// #0
  402bc4:	str	xzr, [sp, #120]
  402bc8:	bl	4014c0 <__strtoul_internal@plt>
  402bcc:	mov	x25, x0
  402bd0:	ldr	x28, [sp, #120]
  402bd4:	ldr	w0, [x21]
  402bd8:	cmp	x28, x20
  402bdc:	b.eq	402df0 <ferror@plt+0x1730>  // b.none
  402be0:	cbnz	w0, 402e20 <ferror@plt+0x1760>
  402be4:	cbz	x28, 402e94 <ferror@plt+0x17d4>
  402be8:	ldrsb	w0, [x28]
  402bec:	mov	w20, #0x0                   	// #0
  402bf0:	mov	x26, #0x0                   	// #0
  402bf4:	cbz	w0, 402e94 <ferror@plt+0x17d4>
  402bf8:	ldrsb	w0, [x28, #1]
  402bfc:	cmp	w0, #0x69
  402c00:	b.eq	402cac <ferror@plt+0x15ec>  // b.none
  402c04:	and	w1, w0, #0xffffffdf
  402c08:	cmp	w1, #0x42
  402c0c:	b.ne	402e84 <ferror@plt+0x17c4>  // b.any
  402c10:	ldrsb	w0, [x28, #2]
  402c14:	cbz	w0, 402ecc <ferror@plt+0x180c>
  402c18:	bl	401400 <localeconv@plt>
  402c1c:	cbz	x0, 402df8 <ferror@plt+0x1738>
  402c20:	ldr	x1, [x0]
  402c24:	cbz	x1, 402df8 <ferror@plt+0x1738>
  402c28:	mov	x0, x1
  402c2c:	str	x1, [sp, #104]
  402c30:	bl	401370 <strlen@plt>
  402c34:	mov	x19, x0
  402c38:	cbnz	x26, 402df8 <ferror@plt+0x1738>
  402c3c:	ldrsb	w0, [x28]
  402c40:	cbz	w0, 402df8 <ferror@plt+0x1738>
  402c44:	ldr	x1, [sp, #104]
  402c48:	mov	x2, x19
  402c4c:	mov	x0, x1
  402c50:	mov	x1, x28
  402c54:	bl	401470 <strncmp@plt>
  402c58:	cbnz	w0, 402df8 <ferror@plt+0x1738>
  402c5c:	ldrsb	w4, [x28, x19]
  402c60:	add	x1, x28, x19
  402c64:	cmp	w4, #0x30
  402c68:	b.ne	402ea8 <ferror@plt+0x17e8>  // b.any
  402c6c:	add	w0, w20, #0x1
  402c70:	mov	x19, x1
  402c74:	nop
  402c78:	sub	w3, w19, w1
  402c7c:	ldrsb	w4, [x19, #1]!
  402c80:	add	w20, w3, w0
  402c84:	cmp	w4, #0x30
  402c88:	b.eq	402c78 <ferror@plt+0x15b8>  // b.none
  402c8c:	ldr	x0, [x24]
  402c90:	ldrh	w0, [x0, w4, sxtw #1]
  402c94:	tbnz	w0, #11, 402e34 <ferror@plt+0x1774>
  402c98:	mov	x28, x19
  402c9c:	str	x19, [sp, #120]
  402ca0:	ldrsb	w0, [x28, #1]
  402ca4:	cmp	w0, #0x69
  402ca8:	b.ne	402c04 <ferror@plt+0x1544>  // b.any
  402cac:	ldrsb	w0, [x28, #2]
  402cb0:	and	w0, w0, #0xffffffdf
  402cb4:	cmp	w0, #0x42
  402cb8:	b.ne	402c18 <ferror@plt+0x1558>  // b.any
  402cbc:	ldrsb	w0, [x28, #3]
  402cc0:	cbnz	w0, 402c18 <ferror@plt+0x1558>
  402cc4:	mov	x19, #0x400                 	// #1024
  402cc8:	ldrsb	w27, [x28]
  402ccc:	adrp	x24, 404000 <ferror@plt+0x2940>
  402cd0:	add	x24, x24, #0xb80
  402cd4:	mov	x0, x24
  402cd8:	mov	w1, w27
  402cdc:	bl	4015c0 <strchr@plt>
  402ce0:	cbz	x0, 402ed4 <ferror@plt+0x1814>
  402ce4:	sub	x1, x0, x24
  402ce8:	add	w1, w1, #0x1
  402cec:	cbz	w1, 402ef0 <ferror@plt+0x1830>
  402cf0:	sxtw	x2, w19
  402cf4:	umulh	x0, x25, x2
  402cf8:	cbnz	x0, 402ec0 <ferror@plt+0x1800>
  402cfc:	sub	w0, w1, #0x2
  402d00:	b	402d10 <ferror@plt+0x1650>
  402d04:	umulh	x3, x25, x2
  402d08:	sub	w0, w0, #0x1
  402d0c:	cbnz	x3, 402ec0 <ferror@plt+0x1800>
  402d10:	mul	x25, x25, x2
  402d14:	cmn	w0, #0x1
  402d18:	b.ne	402d04 <ferror@plt+0x1644>  // b.any
  402d1c:	mov	w0, #0x0                   	// #0
  402d20:	cbz	x23, 402d28 <ferror@plt+0x1668>
  402d24:	str	w1, [x23]
  402d28:	cmp	x26, #0x0
  402d2c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402d30:	b.eq	402ddc <ferror@plt+0x171c>  // b.none
  402d34:	sub	w1, w1, #0x2
  402d38:	mov	x5, #0x1                   	// #1
  402d3c:	b	402d4c <ferror@plt+0x168c>
  402d40:	umulh	x2, x5, x19
  402d44:	sub	w1, w1, #0x1
  402d48:	cbnz	x2, 402d58 <ferror@plt+0x1698>
  402d4c:	mul	x5, x5, x19
  402d50:	cmn	w1, #0x1
  402d54:	b.ne	402d40 <ferror@plt+0x1680>  // b.any
  402d58:	cmp	x26, #0xa
  402d5c:	mov	x1, #0xa                   	// #10
  402d60:	b.ls	402d78 <ferror@plt+0x16b8>  // b.plast
  402d64:	nop
  402d68:	add	x1, x1, x1, lsl #2
  402d6c:	cmp	x26, x1, lsl #1
  402d70:	lsl	x1, x1, #1
  402d74:	b.hi	402d68 <ferror@plt+0x16a8>  // b.pmore
  402d78:	cbz	w20, 402d94 <ferror@plt+0x16d4>
  402d7c:	mov	w2, #0x0                   	// #0
  402d80:	add	x1, x1, x1, lsl #2
  402d84:	add	w2, w2, #0x1
  402d88:	cmp	w20, w2
  402d8c:	lsl	x1, x1, #1
  402d90:	b.ne	402d80 <ferror@plt+0x16c0>  // b.any
  402d94:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402d98:	mov	x4, #0x1                   	// #1
  402d9c:	movk	x8, #0xcccd
  402da0:	umulh	x6, x26, x8
  402da4:	add	x7, x4, x4, lsl #2
  402da8:	mov	x3, x4
  402dac:	cmp	x26, #0x9
  402db0:	lsl	x4, x7, #1
  402db4:	lsr	x2, x6, #3
  402db8:	add	x2, x2, x2, lsl #2
  402dbc:	sub	x2, x26, x2, lsl #1
  402dc0:	lsr	x26, x6, #3
  402dc4:	cbz	x2, 402dd8 <ferror@plt+0x1718>
  402dc8:	udiv	x3, x1, x3
  402dcc:	udiv	x2, x3, x2
  402dd0:	udiv	x2, x5, x2
  402dd4:	add	x25, x25, x2
  402dd8:	b.hi	402da0 <ferror@plt+0x16e0>  // b.pmore
  402ddc:	str	x25, [x22]
  402de0:	tbnz	w0, #31, 402eb0 <ferror@plt+0x17f0>
  402de4:	ldp	x25, x26, [sp, #64]
  402de8:	ldp	x27, x28, [sp, #80]
  402dec:	b	402e0c <ferror@plt+0x174c>
  402df0:	cbnz	w0, 402e2c <ferror@plt+0x176c>
  402df4:	nop
  402df8:	ldp	x25, x26, [sp, #64]
  402dfc:	ldp	x27, x28, [sp, #80]
  402e00:	mov	w1, #0x16                  	// #22
  402e04:	mov	w0, #0xffffffea            	// #-22
  402e08:	str	w1, [x21]
  402e0c:	ldp	x19, x20, [sp, #16]
  402e10:	ldp	x21, x22, [sp, #32]
  402e14:	ldp	x23, x24, [sp, #48]
  402e18:	ldp	x29, x30, [sp], #128
  402e1c:	ret
  402e20:	sub	x1, x25, #0x1
  402e24:	cmn	x1, #0x3
  402e28:	b.ls	402be4 <ferror@plt+0x1524>  // b.plast
  402e2c:	neg	w0, w0
  402e30:	b	402de0 <ferror@plt+0x1720>
  402e34:	str	wzr, [x21]
  402e38:	mov	x1, x27
  402e3c:	mov	x0, x19
  402e40:	mov	w3, #0x0                   	// #0
  402e44:	mov	w2, #0x0                   	// #0
  402e48:	str	xzr, [sp, #120]
  402e4c:	bl	4014c0 <__strtoul_internal@plt>
  402e50:	mov	x26, x0
  402e54:	ldr	x28, [sp, #120]
  402e58:	ldr	w0, [x21]
  402e5c:	cmp	x28, x19
  402e60:	b.eq	402df0 <ferror@plt+0x1730>  // b.none
  402e64:	cbz	w0, 402e8c <ferror@plt+0x17cc>
  402e68:	sub	x1, x26, #0x1
  402e6c:	cmn	x1, #0x3
  402e70:	b.hi	402e2c <ferror@plt+0x176c>  // b.pmore
  402e74:	cbz	x28, 402df8 <ferror@plt+0x1738>
  402e78:	ldrsb	w0, [x28]
  402e7c:	cbnz	w0, 402bf8 <ferror@plt+0x1538>
  402e80:	b	402df8 <ferror@plt+0x1738>
  402e84:	cbnz	w0, 402c18 <ferror@plt+0x1558>
  402e88:	b	402cc4 <ferror@plt+0x1604>
  402e8c:	cbnz	x26, 402e74 <ferror@plt+0x17b4>
  402e90:	b	402bf8 <ferror@plt+0x1538>
  402e94:	mov	w0, #0x0                   	// #0
  402e98:	ldp	x27, x28, [sp, #80]
  402e9c:	str	x25, [x22]
  402ea0:	ldp	x25, x26, [sp, #64]
  402ea4:	b	402e0c <ferror@plt+0x174c>
  402ea8:	mov	x19, x1
  402eac:	b	402c8c <ferror@plt+0x15cc>
  402eb0:	neg	w1, w0
  402eb4:	ldp	x25, x26, [sp, #64]
  402eb8:	ldp	x27, x28, [sp, #80]
  402ebc:	b	402e08 <ferror@plt+0x1748>
  402ec0:	mov	w0, #0xffffffde            	// #-34
  402ec4:	cbnz	x23, 402d24 <ferror@plt+0x1664>
  402ec8:	b	402d28 <ferror@plt+0x1668>
  402ecc:	mov	x19, #0x3e8                 	// #1000
  402ed0:	b	402cc8 <ferror@plt+0x1608>
  402ed4:	adrp	x1, 404000 <ferror@plt+0x2940>
  402ed8:	add	x24, x1, #0xb90
  402edc:	mov	x0, x24
  402ee0:	mov	w1, w27
  402ee4:	bl	4015c0 <strchr@plt>
  402ee8:	cbnz	x0, 402ce4 <ferror@plt+0x1624>
  402eec:	b	402df8 <ferror@plt+0x1738>
  402ef0:	mov	w0, #0x0                   	// #0
  402ef4:	cbnz	x23, 402d24 <ferror@plt+0x1664>
  402ef8:	ldp	x27, x28, [sp, #80]
  402efc:	str	x25, [x22]
  402f00:	ldp	x25, x26, [sp, #64]
  402f04:	b	402e0c <ferror@plt+0x174c>
  402f08:	mov	x2, #0x0                   	// #0
  402f0c:	b	402b40 <ferror@plt+0x1480>
  402f10:	stp	x29, x30, [sp, #-48]!
  402f14:	mov	x29, sp
  402f18:	stp	x21, x22, [sp, #32]
  402f1c:	mov	x22, x1
  402f20:	cbz	x0, 402f80 <ferror@plt+0x18c0>
  402f24:	mov	x21, x0
  402f28:	stp	x19, x20, [sp, #16]
  402f2c:	mov	x20, x0
  402f30:	b	402f4c <ferror@plt+0x188c>
  402f34:	bl	401560 <__ctype_b_loc@plt>
  402f38:	ubfiz	x19, x19, #1, #8
  402f3c:	ldr	x2, [x0]
  402f40:	ldrh	w2, [x2, x19]
  402f44:	tbz	w2, #11, 402f54 <ferror@plt+0x1894>
  402f48:	add	x20, x20, #0x1
  402f4c:	ldrsb	w19, [x20]
  402f50:	cbnz	w19, 402f34 <ferror@plt+0x1874>
  402f54:	cbz	x22, 402f5c <ferror@plt+0x189c>
  402f58:	str	x20, [x22]
  402f5c:	cmp	x20, x21
  402f60:	b.ls	402f98 <ferror@plt+0x18d8>  // b.plast
  402f64:	ldrsb	w1, [x20]
  402f68:	mov	w0, #0x1                   	// #1
  402f6c:	ldp	x19, x20, [sp, #16]
  402f70:	cbnz	w1, 402f88 <ferror@plt+0x18c8>
  402f74:	ldp	x21, x22, [sp, #32]
  402f78:	ldp	x29, x30, [sp], #48
  402f7c:	ret
  402f80:	cbz	x1, 402f88 <ferror@plt+0x18c8>
  402f84:	str	xzr, [x1]
  402f88:	mov	w0, #0x0                   	// #0
  402f8c:	ldp	x21, x22, [sp, #32]
  402f90:	ldp	x29, x30, [sp], #48
  402f94:	ret
  402f98:	mov	w0, #0x0                   	// #0
  402f9c:	ldp	x19, x20, [sp, #16]
  402fa0:	b	402f8c <ferror@plt+0x18cc>
  402fa4:	nop
  402fa8:	stp	x29, x30, [sp, #-48]!
  402fac:	mov	x29, sp
  402fb0:	stp	x21, x22, [sp, #32]
  402fb4:	mov	x22, x1
  402fb8:	cbz	x0, 403018 <ferror@plt+0x1958>
  402fbc:	mov	x21, x0
  402fc0:	stp	x19, x20, [sp, #16]
  402fc4:	mov	x20, x0
  402fc8:	b	402fe4 <ferror@plt+0x1924>
  402fcc:	bl	401560 <__ctype_b_loc@plt>
  402fd0:	ubfiz	x19, x19, #1, #8
  402fd4:	ldr	x2, [x0]
  402fd8:	ldrh	w2, [x2, x19]
  402fdc:	tbz	w2, #12, 402fec <ferror@plt+0x192c>
  402fe0:	add	x20, x20, #0x1
  402fe4:	ldrsb	w19, [x20]
  402fe8:	cbnz	w19, 402fcc <ferror@plt+0x190c>
  402fec:	cbz	x22, 402ff4 <ferror@plt+0x1934>
  402ff0:	str	x20, [x22]
  402ff4:	cmp	x20, x21
  402ff8:	b.ls	403030 <ferror@plt+0x1970>  // b.plast
  402ffc:	ldrsb	w1, [x20]
  403000:	mov	w0, #0x1                   	// #1
  403004:	ldp	x19, x20, [sp, #16]
  403008:	cbnz	w1, 403020 <ferror@plt+0x1960>
  40300c:	ldp	x21, x22, [sp, #32]
  403010:	ldp	x29, x30, [sp], #48
  403014:	ret
  403018:	cbz	x1, 403020 <ferror@plt+0x1960>
  40301c:	str	xzr, [x1]
  403020:	mov	w0, #0x0                   	// #0
  403024:	ldp	x21, x22, [sp, #32]
  403028:	ldp	x29, x30, [sp], #48
  40302c:	ret
  403030:	mov	w0, #0x0                   	// #0
  403034:	ldp	x19, x20, [sp, #16]
  403038:	b	403024 <ferror@plt+0x1964>
  40303c:	nop
  403040:	stp	x29, x30, [sp, #-128]!
  403044:	mov	x29, sp
  403048:	stp	x19, x20, [sp, #16]
  40304c:	mov	x20, x0
  403050:	mov	w0, #0xffffffd0            	// #-48
  403054:	stp	x21, x22, [sp, #32]
  403058:	mov	x21, x1
  40305c:	add	x22, sp, #0x80
  403060:	add	x1, sp, #0x50
  403064:	stp	x22, x22, [sp, #48]
  403068:	str	x1, [sp, #64]
  40306c:	stp	w0, wzr, [sp, #72]
  403070:	stp	x2, x3, [sp, #80]
  403074:	stp	x4, x5, [sp, #96]
  403078:	stp	x6, x7, [sp, #112]
  40307c:	b	4030c8 <ferror@plt+0x1a08>
  403080:	ldr	x1, [x2]
  403084:	add	x0, x2, #0xf
  403088:	and	x0, x0, #0xfffffffffffffff8
  40308c:	str	x0, [sp, #48]
  403090:	cbz	x1, 403108 <ferror@plt+0x1a48>
  403094:	ldr	x2, [sp, #48]
  403098:	add	x0, x2, #0xf
  40309c:	and	x0, x0, #0xfffffffffffffff8
  4030a0:	str	x0, [sp, #48]
  4030a4:	ldr	x19, [x2]
  4030a8:	cbz	x19, 403108 <ferror@plt+0x1a48>
  4030ac:	mov	x0, x20
  4030b0:	bl	401540 <strcmp@plt>
  4030b4:	cbz	w0, 403124 <ferror@plt+0x1a64>
  4030b8:	mov	x1, x19
  4030bc:	mov	x0, x20
  4030c0:	bl	401540 <strcmp@plt>
  4030c4:	cbz	w0, 403128 <ferror@plt+0x1a68>
  4030c8:	ldr	w3, [sp, #72]
  4030cc:	ldr	x2, [sp, #48]
  4030d0:	tbz	w3, #31, 403080 <ferror@plt+0x19c0>
  4030d4:	add	w0, w3, #0x8
  4030d8:	str	w0, [sp, #72]
  4030dc:	cmp	w0, #0x0
  4030e0:	b.gt	403080 <ferror@plt+0x19c0>
  4030e4:	ldr	x1, [x22, w3, sxtw]
  4030e8:	cbz	x1, 403108 <ferror@plt+0x1a48>
  4030ec:	cbz	w0, 403098 <ferror@plt+0x19d8>
  4030f0:	add	w3, w3, #0x10
  4030f4:	str	w3, [sp, #72]
  4030f8:	cmp	w3, #0x0
  4030fc:	b.gt	403098 <ferror@plt+0x19d8>
  403100:	add	x2, x22, w0, sxtw
  403104:	b	4030a4 <ferror@plt+0x19e4>
  403108:	adrp	x0, 416000 <ferror@plt+0x14940>
  40310c:	adrp	x1, 404000 <ferror@plt+0x2940>
  403110:	mov	x3, x20
  403114:	mov	x2, x21
  403118:	ldr	w0, [x0, #472]
  40311c:	add	x1, x1, #0xb70
  403120:	bl	401620 <errx@plt>
  403124:	mov	w0, #0x1                   	// #1
  403128:	ldp	x19, x20, [sp, #16]
  40312c:	ldp	x21, x22, [sp, #32]
  403130:	ldp	x29, x30, [sp], #128
  403134:	ret
  403138:	cbz	x1, 403164 <ferror@plt+0x1aa4>
  40313c:	add	x3, x0, x1
  403140:	sxtb	w2, w2
  403144:	b	403158 <ferror@plt+0x1a98>
  403148:	b.eq	403168 <ferror@plt+0x1aa8>  // b.none
  40314c:	add	x0, x0, #0x1
  403150:	cmp	x3, x0
  403154:	b.eq	403164 <ferror@plt+0x1aa4>  // b.none
  403158:	ldrsb	w1, [x0]
  40315c:	cmp	w2, w1
  403160:	cbnz	w1, 403148 <ferror@plt+0x1a88>
  403164:	mov	x0, #0x0                   	// #0
  403168:	ret
  40316c:	nop
  403170:	stp	x29, x30, [sp, #-32]!
  403174:	mov	w2, #0xa                   	// #10
  403178:	mov	x29, sp
  40317c:	stp	x19, x20, [sp, #16]
  403180:	mov	x20, x1
  403184:	mov	x19, x0
  403188:	bl	402af0 <ferror@plt+0x1430>
  40318c:	mov	w1, #0xffff                	// #65535
  403190:	cmp	w0, w1
  403194:	b.hi	4031a4 <ferror@plt+0x1ae4>  // b.pmore
  403198:	ldp	x19, x20, [sp, #16]
  40319c:	ldp	x29, x30, [sp], #32
  4031a0:	ret
  4031a4:	mov	x1, x20
  4031a8:	mov	x0, x19
  4031ac:	bl	402ab0 <ferror@plt+0x13f0>
  4031b0:	stp	x29, x30, [sp, #-32]!
  4031b4:	mov	w2, #0x10                  	// #16
  4031b8:	mov	x29, sp
  4031bc:	stp	x19, x20, [sp, #16]
  4031c0:	mov	x20, x1
  4031c4:	mov	x19, x0
  4031c8:	bl	402af0 <ferror@plt+0x1430>
  4031cc:	mov	w1, #0xffff                	// #65535
  4031d0:	cmp	w0, w1
  4031d4:	b.hi	4031e4 <ferror@plt+0x1b24>  // b.pmore
  4031d8:	ldp	x19, x20, [sp, #16]
  4031dc:	ldp	x29, x30, [sp], #32
  4031e0:	ret
  4031e4:	mov	x1, x20
  4031e8:	mov	x0, x19
  4031ec:	bl	402ab0 <ferror@plt+0x13f0>
  4031f0:	mov	w2, #0xa                   	// #10
  4031f4:	b	402af0 <ferror@plt+0x1430>
  4031f8:	mov	w2, #0x10                  	// #16
  4031fc:	b	402af0 <ferror@plt+0x1430>
  403200:	stp	x29, x30, [sp, #-64]!
  403204:	mov	x29, sp
  403208:	stp	x19, x20, [sp, #16]
  40320c:	mov	x19, x0
  403210:	stp	x21, x22, [sp, #32]
  403214:	mov	x21, x1
  403218:	adrp	x22, 416000 <ferror@plt+0x14940>
  40321c:	str	xzr, [sp, #56]
  403220:	bl	401660 <__errno_location@plt>
  403224:	str	wzr, [x0]
  403228:	cbz	x19, 40323c <ferror@plt+0x1b7c>
  40322c:	mov	x20, x0
  403230:	ldrsb	w0, [x19]
  403234:	adrp	x22, 416000 <ferror@plt+0x14940>
  403238:	cbnz	w0, 403254 <ferror@plt+0x1b94>
  40323c:	ldr	w0, [x22, #472]
  403240:	adrp	x1, 404000 <ferror@plt+0x2940>
  403244:	mov	x3, x19
  403248:	mov	x2, x21
  40324c:	add	x1, x1, #0xb70
  403250:	bl	401620 <errx@plt>
  403254:	add	x1, sp, #0x38
  403258:	mov	x0, x19
  40325c:	mov	w3, #0x0                   	// #0
  403260:	mov	w2, #0xa                   	// #10
  403264:	bl	401460 <__strtol_internal@plt>
  403268:	ldr	w1, [x20]
  40326c:	cbnz	w1, 403298 <ferror@plt+0x1bd8>
  403270:	ldr	x1, [sp, #56]
  403274:	cmp	x1, x19
  403278:	b.eq	40323c <ferror@plt+0x1b7c>  // b.none
  40327c:	cbz	x1, 403288 <ferror@plt+0x1bc8>
  403280:	ldrsb	w1, [x1]
  403284:	cbnz	w1, 40323c <ferror@plt+0x1b7c>
  403288:	ldp	x19, x20, [sp, #16]
  40328c:	ldp	x21, x22, [sp, #32]
  403290:	ldp	x29, x30, [sp], #64
  403294:	ret
  403298:	ldr	w0, [x22, #472]
  40329c:	cmp	w1, #0x22
  4032a0:	b.ne	40323c <ferror@plt+0x1b7c>  // b.any
  4032a4:	adrp	x1, 404000 <ferror@plt+0x2940>
  4032a8:	mov	x3, x19
  4032ac:	mov	x2, x21
  4032b0:	add	x1, x1, #0xb70
  4032b4:	bl	401690 <err@plt>
  4032b8:	stp	x29, x30, [sp, #-32]!
  4032bc:	mov	x29, sp
  4032c0:	stp	x19, x20, [sp, #16]
  4032c4:	mov	x19, x1
  4032c8:	mov	x20, x0
  4032cc:	bl	403200 <ferror@plt+0x1b40>
  4032d0:	mov	x2, #0x80000000            	// #2147483648
  4032d4:	add	x2, x0, x2
  4032d8:	mov	x1, #0xffffffff            	// #4294967295
  4032dc:	cmp	x2, x1
  4032e0:	b.hi	4032f0 <ferror@plt+0x1c30>  // b.pmore
  4032e4:	ldp	x19, x20, [sp, #16]
  4032e8:	ldp	x29, x30, [sp], #32
  4032ec:	ret
  4032f0:	bl	401660 <__errno_location@plt>
  4032f4:	mov	x4, x0
  4032f8:	adrp	x0, 416000 <ferror@plt+0x14940>
  4032fc:	mov	w5, #0x22                  	// #34
  403300:	adrp	x1, 404000 <ferror@plt+0x2940>
  403304:	mov	x3, x20
  403308:	ldr	w0, [x0, #472]
  40330c:	mov	x2, x19
  403310:	str	w5, [x4]
  403314:	add	x1, x1, #0xb70
  403318:	bl	401690 <err@plt>
  40331c:	nop
  403320:	stp	x29, x30, [sp, #-32]!
  403324:	mov	x29, sp
  403328:	stp	x19, x20, [sp, #16]
  40332c:	mov	x19, x1
  403330:	mov	x20, x0
  403334:	bl	4032b8 <ferror@plt+0x1bf8>
  403338:	add	w2, w0, #0x8, lsl #12
  40333c:	mov	w1, #0xffff                	// #65535
  403340:	cmp	w2, w1
  403344:	b.hi	403354 <ferror@plt+0x1c94>  // b.pmore
  403348:	ldp	x19, x20, [sp, #16]
  40334c:	ldp	x29, x30, [sp], #32
  403350:	ret
  403354:	bl	401660 <__errno_location@plt>
  403358:	mov	x4, x0
  40335c:	adrp	x0, 416000 <ferror@plt+0x14940>
  403360:	mov	w5, #0x22                  	// #34
  403364:	adrp	x1, 404000 <ferror@plt+0x2940>
  403368:	mov	x3, x20
  40336c:	ldr	w0, [x0, #472]
  403370:	mov	x2, x19
  403374:	str	w5, [x4]
  403378:	add	x1, x1, #0xb70
  40337c:	bl	401690 <err@plt>
  403380:	mov	w2, #0xa                   	// #10
  403384:	b	4029e8 <ferror@plt+0x1328>
  403388:	mov	w2, #0x10                  	// #16
  40338c:	b	4029e8 <ferror@plt+0x1328>
  403390:	stp	x29, x30, [sp, #-64]!
  403394:	mov	x29, sp
  403398:	stp	x19, x20, [sp, #16]
  40339c:	mov	x19, x0
  4033a0:	stp	x21, x22, [sp, #32]
  4033a4:	mov	x21, x1
  4033a8:	adrp	x22, 416000 <ferror@plt+0x14940>
  4033ac:	str	xzr, [sp, #56]
  4033b0:	bl	401660 <__errno_location@plt>
  4033b4:	str	wzr, [x0]
  4033b8:	cbz	x19, 4033cc <ferror@plt+0x1d0c>
  4033bc:	mov	x20, x0
  4033c0:	ldrsb	w0, [x19]
  4033c4:	adrp	x22, 416000 <ferror@plt+0x14940>
  4033c8:	cbnz	w0, 4033e4 <ferror@plt+0x1d24>
  4033cc:	ldr	w0, [x22, #472]
  4033d0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4033d4:	mov	x3, x19
  4033d8:	mov	x2, x21
  4033dc:	add	x1, x1, #0xb70
  4033e0:	bl	401620 <errx@plt>
  4033e4:	mov	x0, x19
  4033e8:	add	x1, sp, #0x38
  4033ec:	bl	4013b0 <strtod@plt>
  4033f0:	ldr	w0, [x20]
  4033f4:	cbnz	w0, 403420 <ferror@plt+0x1d60>
  4033f8:	ldr	x0, [sp, #56]
  4033fc:	cmp	x0, x19
  403400:	b.eq	4033cc <ferror@plt+0x1d0c>  // b.none
  403404:	cbz	x0, 403410 <ferror@plt+0x1d50>
  403408:	ldrsb	w0, [x0]
  40340c:	cbnz	w0, 4033cc <ferror@plt+0x1d0c>
  403410:	ldp	x19, x20, [sp, #16]
  403414:	ldp	x21, x22, [sp, #32]
  403418:	ldp	x29, x30, [sp], #64
  40341c:	ret
  403420:	cmp	w0, #0x22
  403424:	ldr	w0, [x22, #472]
  403428:	b.ne	4033cc <ferror@plt+0x1d0c>  // b.any
  40342c:	adrp	x1, 404000 <ferror@plt+0x2940>
  403430:	mov	x3, x19
  403434:	mov	x2, x21
  403438:	add	x1, x1, #0xb70
  40343c:	bl	401690 <err@plt>
  403440:	stp	x29, x30, [sp, #-64]!
  403444:	mov	x29, sp
  403448:	stp	x19, x20, [sp, #16]
  40344c:	mov	x19, x0
  403450:	stp	x21, x22, [sp, #32]
  403454:	mov	x21, x1
  403458:	adrp	x22, 416000 <ferror@plt+0x14940>
  40345c:	str	xzr, [sp, #56]
  403460:	bl	401660 <__errno_location@plt>
  403464:	str	wzr, [x0]
  403468:	cbz	x19, 40347c <ferror@plt+0x1dbc>
  40346c:	mov	x20, x0
  403470:	ldrsb	w0, [x19]
  403474:	adrp	x22, 416000 <ferror@plt+0x14940>
  403478:	cbnz	w0, 403494 <ferror@plt+0x1dd4>
  40347c:	ldr	w0, [x22, #472]
  403480:	adrp	x1, 404000 <ferror@plt+0x2940>
  403484:	mov	x3, x19
  403488:	mov	x2, x21
  40348c:	add	x1, x1, #0xb70
  403490:	bl	401620 <errx@plt>
  403494:	add	x1, sp, #0x38
  403498:	mov	x0, x19
  40349c:	mov	w2, #0xa                   	// #10
  4034a0:	bl	401570 <strtol@plt>
  4034a4:	ldr	w1, [x20]
  4034a8:	cbnz	w1, 4034d4 <ferror@plt+0x1e14>
  4034ac:	ldr	x1, [sp, #56]
  4034b0:	cmp	x1, x19
  4034b4:	b.eq	40347c <ferror@plt+0x1dbc>  // b.none
  4034b8:	cbz	x1, 4034c4 <ferror@plt+0x1e04>
  4034bc:	ldrsb	w1, [x1]
  4034c0:	cbnz	w1, 40347c <ferror@plt+0x1dbc>
  4034c4:	ldp	x19, x20, [sp, #16]
  4034c8:	ldp	x21, x22, [sp, #32]
  4034cc:	ldp	x29, x30, [sp], #64
  4034d0:	ret
  4034d4:	ldr	w0, [x22, #472]
  4034d8:	cmp	w1, #0x22
  4034dc:	b.ne	40347c <ferror@plt+0x1dbc>  // b.any
  4034e0:	adrp	x1, 404000 <ferror@plt+0x2940>
  4034e4:	mov	x3, x19
  4034e8:	mov	x2, x21
  4034ec:	add	x1, x1, #0xb70
  4034f0:	bl	401690 <err@plt>
  4034f4:	nop
  4034f8:	stp	x29, x30, [sp, #-64]!
  4034fc:	mov	x29, sp
  403500:	stp	x19, x20, [sp, #16]
  403504:	mov	x19, x0
  403508:	stp	x21, x22, [sp, #32]
  40350c:	mov	x21, x1
  403510:	adrp	x22, 416000 <ferror@plt+0x14940>
  403514:	str	xzr, [sp, #56]
  403518:	bl	401660 <__errno_location@plt>
  40351c:	str	wzr, [x0]
  403520:	cbz	x19, 403534 <ferror@plt+0x1e74>
  403524:	mov	x20, x0
  403528:	ldrsb	w0, [x19]
  40352c:	adrp	x22, 416000 <ferror@plt+0x14940>
  403530:	cbnz	w0, 40354c <ferror@plt+0x1e8c>
  403534:	ldr	w0, [x22, #472]
  403538:	adrp	x1, 404000 <ferror@plt+0x2940>
  40353c:	mov	x3, x19
  403540:	mov	x2, x21
  403544:	add	x1, x1, #0xb70
  403548:	bl	401620 <errx@plt>
  40354c:	add	x1, sp, #0x38
  403550:	mov	x0, x19
  403554:	mov	w2, #0xa                   	// #10
  403558:	bl	401360 <strtoul@plt>
  40355c:	ldr	w1, [x20]
  403560:	cbnz	w1, 40358c <ferror@plt+0x1ecc>
  403564:	ldr	x1, [sp, #56]
  403568:	cmp	x1, x19
  40356c:	b.eq	403534 <ferror@plt+0x1e74>  // b.none
  403570:	cbz	x1, 40357c <ferror@plt+0x1ebc>
  403574:	ldrsb	w1, [x1]
  403578:	cbnz	w1, 403534 <ferror@plt+0x1e74>
  40357c:	ldp	x19, x20, [sp, #16]
  403580:	ldp	x21, x22, [sp, #32]
  403584:	ldp	x29, x30, [sp], #64
  403588:	ret
  40358c:	ldr	w0, [x22, #472]
  403590:	cmp	w1, #0x22
  403594:	b.ne	403534 <ferror@plt+0x1e74>  // b.any
  403598:	adrp	x1, 404000 <ferror@plt+0x2940>
  40359c:	mov	x3, x19
  4035a0:	mov	x2, x21
  4035a4:	add	x1, x1, #0xb70
  4035a8:	bl	401690 <err@plt>
  4035ac:	nop
  4035b0:	stp	x29, x30, [sp, #-48]!
  4035b4:	mov	x29, sp
  4035b8:	stp	x19, x20, [sp, #16]
  4035bc:	mov	x19, x1
  4035c0:	mov	x20, x0
  4035c4:	add	x1, sp, #0x28
  4035c8:	bl	402f08 <ferror@plt+0x1848>
  4035cc:	cbz	w0, 403604 <ferror@plt+0x1f44>
  4035d0:	bl	401660 <__errno_location@plt>
  4035d4:	ldr	w1, [x0]
  4035d8:	adrp	x2, 416000 <ferror@plt+0x14940>
  4035dc:	mov	x3, x20
  4035e0:	ldr	w0, [x2, #472]
  4035e4:	mov	x2, x19
  4035e8:	cbz	w1, 4035f8 <ferror@plt+0x1f38>
  4035ec:	adrp	x1, 404000 <ferror@plt+0x2940>
  4035f0:	add	x1, x1, #0xb70
  4035f4:	bl	401690 <err@plt>
  4035f8:	adrp	x1, 404000 <ferror@plt+0x2940>
  4035fc:	add	x1, x1, #0xb70
  403600:	bl	401620 <errx@plt>
  403604:	ldp	x19, x20, [sp, #16]
  403608:	ldr	x0, [sp, #40]
  40360c:	ldp	x29, x30, [sp], #48
  403610:	ret
  403614:	nop
  403618:	stp	x29, x30, [sp, #-32]!
  40361c:	mov	x29, sp
  403620:	str	x19, [sp, #16]
  403624:	mov	x19, x1
  403628:	mov	x1, x2
  40362c:	bl	403390 <ferror@plt+0x1cd0>
  403630:	fcvtzs	d2, d0
  403634:	mov	x0, #0x848000000000        	// #145685290680320
  403638:	movk	x0, #0x412e, lsl #48
  40363c:	fmov	d1, x0
  403640:	scvtf	d3, d2
  403644:	fsub	d0, d0, d3
  403648:	fmul	d0, d0, d1
  40364c:	fcvtzs	d0, d0
  403650:	stp	d2, d0, [x19]
  403654:	ldr	x19, [sp, #16]
  403658:	ldp	x29, x30, [sp], #32
  40365c:	ret
  403660:	mov	w2, w0
  403664:	mov	x0, x1
  403668:	and	w1, w2, #0xf000
  40366c:	add	x14, x0, #0x1
  403670:	cmp	w1, #0x4, lsl #12
  403674:	add	x13, x0, #0x2
  403678:	add	x12, x0, #0x3
  40367c:	add	x11, x0, #0x4
  403680:	add	x10, x0, #0x5
  403684:	add	x9, x0, #0x6
  403688:	add	x8, x0, #0x7
  40368c:	add	x7, x0, #0x8
  403690:	add	x6, x0, #0x9
  403694:	b.eq	403800 <ferror@plt+0x2140>  // b.none
  403698:	cmp	w1, #0xa, lsl #12
  40369c:	b.eq	4036f4 <ferror@plt+0x2034>  // b.none
  4036a0:	cmp	w1, #0x2, lsl #12
  4036a4:	b.eq	403820 <ferror@plt+0x2160>  // b.none
  4036a8:	cmp	w1, #0x6, lsl #12
  4036ac:	b.eq	403810 <ferror@plt+0x2150>  // b.none
  4036b0:	cmp	w1, #0xc, lsl #12
  4036b4:	b.eq	403830 <ferror@plt+0x2170>  // b.none
  4036b8:	cmp	w1, #0x1, lsl #12
  4036bc:	b.eq	403840 <ferror@plt+0x2180>  // b.none
  4036c0:	cmp	w1, #0x8, lsl #12
  4036c4:	b.eq	403850 <ferror@plt+0x2190>  // b.none
  4036c8:	mov	x4, x6
  4036cc:	mov	x6, x7
  4036d0:	mov	x7, x8
  4036d4:	mov	x8, x9
  4036d8:	mov	x9, x10
  4036dc:	mov	x10, x11
  4036e0:	mov	x11, x12
  4036e4:	mov	x12, x13
  4036e8:	mov	x13, x14
  4036ec:	mov	x14, x0
  4036f0:	b	403700 <ferror@plt+0x2040>
  4036f4:	mov	x4, x0
  4036f8:	mov	w1, #0x6c                  	// #108
  4036fc:	strb	w1, [x4], #10
  403700:	tst	x2, #0x100
  403704:	mov	w5, #0x2d                  	// #45
  403708:	mov	w3, #0x72                  	// #114
  40370c:	csel	w3, w3, w5, ne  // ne = any
  403710:	tst	x2, #0x80
  403714:	strb	w3, [x14]
  403718:	mov	w3, #0x77                  	// #119
  40371c:	csel	w3, w3, w5, ne  // ne = any
  403720:	strb	w3, [x13]
  403724:	and	w1, w2, #0x40
  403728:	tbz	w2, #11, 4037c8 <ferror@plt+0x2108>
  40372c:	cmp	w1, #0x0
  403730:	mov	w3, #0x53                  	// #83
  403734:	mov	w1, #0x73                  	// #115
  403738:	csel	w1, w1, w3, ne  // ne = any
  40373c:	tst	x2, #0x20
  403740:	strb	w1, [x12]
  403744:	mov	w5, #0x2d                  	// #45
  403748:	mov	w3, #0x72                  	// #114
  40374c:	csel	w3, w3, w5, ne  // ne = any
  403750:	tst	x2, #0x10
  403754:	strb	w3, [x11]
  403758:	mov	w3, #0x77                  	// #119
  40375c:	csel	w3, w3, w5, ne  // ne = any
  403760:	strb	w3, [x10]
  403764:	and	w1, w2, #0x8
  403768:	tbz	w2, #10, 4037f0 <ferror@plt+0x2130>
  40376c:	cmp	w1, #0x0
  403770:	mov	w3, #0x53                  	// #83
  403774:	mov	w1, #0x73                  	// #115
  403778:	csel	w1, w1, w3, ne  // ne = any
  40377c:	tst	x2, #0x4
  403780:	strb	w1, [x9]
  403784:	mov	w5, #0x2d                  	// #45
  403788:	mov	w3, #0x72                  	// #114
  40378c:	csel	w3, w3, w5, ne  // ne = any
  403790:	tst	x2, #0x2
  403794:	strb	w3, [x8]
  403798:	mov	w3, #0x77                  	// #119
  40379c:	csel	w3, w3, w5, ne  // ne = any
  4037a0:	strb	w3, [x7]
  4037a4:	and	w1, w2, #0x1
  4037a8:	tbz	w2, #9, 4037d8 <ferror@plt+0x2118>
  4037ac:	cmp	w1, #0x0
  4037b0:	mov	w2, #0x54                  	// #84
  4037b4:	mov	w1, #0x74                  	// #116
  4037b8:	csel	w1, w1, w2, ne  // ne = any
  4037bc:	strb	w1, [x6]
  4037c0:	strb	wzr, [x4]
  4037c4:	ret
  4037c8:	cmp	w1, #0x0
  4037cc:	mov	w1, #0x78                  	// #120
  4037d0:	csel	w1, w1, w5, ne  // ne = any
  4037d4:	b	40373c <ferror@plt+0x207c>
  4037d8:	cmp	w1, #0x0
  4037dc:	mov	w1, #0x78                  	// #120
  4037e0:	csel	w1, w1, w5, ne  // ne = any
  4037e4:	strb	w1, [x6]
  4037e8:	strb	wzr, [x4]
  4037ec:	ret
  4037f0:	cmp	w1, #0x0
  4037f4:	mov	w1, #0x78                  	// #120
  4037f8:	csel	w1, w1, w5, ne  // ne = any
  4037fc:	b	40377c <ferror@plt+0x20bc>
  403800:	mov	x4, x0
  403804:	mov	w1, #0x64                  	// #100
  403808:	strb	w1, [x4], #10
  40380c:	b	403700 <ferror@plt+0x2040>
  403810:	mov	x4, x0
  403814:	mov	w1, #0x62                  	// #98
  403818:	strb	w1, [x4], #10
  40381c:	b	403700 <ferror@plt+0x2040>
  403820:	mov	x4, x0
  403824:	mov	w1, #0x63                  	// #99
  403828:	strb	w1, [x4], #10
  40382c:	b	403700 <ferror@plt+0x2040>
  403830:	mov	x4, x0
  403834:	mov	w1, #0x73                  	// #115
  403838:	strb	w1, [x4], #10
  40383c:	b	403700 <ferror@plt+0x2040>
  403840:	mov	x4, x0
  403844:	mov	w1, #0x70                  	// #112
  403848:	strb	w1, [x4], #10
  40384c:	b	403700 <ferror@plt+0x2040>
  403850:	mov	x4, x0
  403854:	mov	w1, #0x2d                  	// #45
  403858:	strb	w1, [x4], #10
  40385c:	b	403700 <ferror@plt+0x2040>
  403860:	stp	x29, x30, [sp, #-96]!
  403864:	mov	x29, sp
  403868:	stp	x19, x20, [sp, #16]
  40386c:	stp	x21, x22, [sp, #32]
  403870:	add	x21, sp, #0x38
  403874:	mov	x4, x21
  403878:	tbz	w0, #1, 403888 <ferror@plt+0x21c8>
  40387c:	add	x4, x21, #0x1
  403880:	mov	w2, #0x20                  	// #32
  403884:	strb	w2, [sp, #56]
  403888:	mov	w2, #0xa                   	// #10
  40388c:	mov	x5, #0x1                   	// #1
  403890:	lsl	x3, x5, x2
  403894:	cmp	x1, x3
  403898:	b.cc	4039ac <ferror@plt+0x22ec>  // b.lo, b.ul, b.last
  40389c:	add	w2, w2, #0xa
  4038a0:	cmp	w2, #0x46
  4038a4:	b.ne	403890 <ferror@plt+0x21d0>  // b.any
  4038a8:	mov	w19, #0x3c                  	// #60
  4038ac:	mov	w8, #0xcccd                	// #52429
  4038b0:	adrp	x6, 404000 <ferror@plt+0x2940>
  4038b4:	movk	w8, #0xcccc, lsl #16
  4038b8:	add	x6, x6, #0xba8
  4038bc:	mov	x5, #0xffffffffffffffff    	// #-1
  4038c0:	and	w7, w0, #0x1
  4038c4:	umull	x8, w19, w8
  4038c8:	lsl	x5, x5, x19
  4038cc:	lsr	x19, x1, x19
  4038d0:	bic	x5, x1, x5
  4038d4:	mov	w3, w19
  4038d8:	lsr	x8, x8, #35
  4038dc:	ldrsb	w1, [x6, w8, sxtw]
  4038e0:	strb	w1, [x4]
  4038e4:	cmp	w1, #0x42
  4038e8:	add	x1, x4, #0x1
  4038ec:	csel	w7, w7, wzr, ne  // ne = any
  4038f0:	cbz	w7, 403900 <ferror@plt+0x2240>
  4038f4:	add	x1, x4, #0x3
  4038f8:	mov	w6, #0x4269                	// #17001
  4038fc:	sturh	w6, [x4, #1]
  403900:	strb	wzr, [x1]
  403904:	cbz	x5, 4039c0 <ferror@plt+0x2300>
  403908:	sub	w2, w2, #0x14
  40390c:	lsr	x2, x5, x2
  403910:	tbz	w0, #2, 4039f4 <ferror@plt+0x2334>
  403914:	add	x2, x2, #0x5
  403918:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40391c:	movk	x0, #0xcccd
  403920:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403924:	movk	x4, #0x1999, lsl #48
  403928:	umulh	x20, x2, x0
  40392c:	lsr	x20, x20, #3
  403930:	mul	x1, x20, x0
  403934:	umulh	x0, x20, x0
  403938:	ror	x1, x1, #1
  40393c:	lsr	x0, x0, #3
  403940:	cmp	x1, x4
  403944:	csel	x20, x20, x0, hi  // hi = pmore
  403948:	cbz	x20, 4039c0 <ferror@plt+0x2300>
  40394c:	bl	401400 <localeconv@plt>
  403950:	cbz	x0, 403a24 <ferror@plt+0x2364>
  403954:	ldr	x4, [x0]
  403958:	cbz	x4, 403a24 <ferror@plt+0x2364>
  40395c:	ldrsb	w1, [x4]
  403960:	adrp	x0, 404000 <ferror@plt+0x2940>
  403964:	add	x0, x0, #0xba0
  403968:	cmp	w1, #0x0
  40396c:	csel	x4, x0, x4, eq  // eq = none
  403970:	mov	x6, x21
  403974:	mov	x5, x20
  403978:	mov	w3, w19
  40397c:	adrp	x2, 404000 <ferror@plt+0x2940>
  403980:	add	x2, x2, #0xbb0
  403984:	add	x22, sp, #0x40
  403988:	mov	x1, #0x20                  	// #32
  40398c:	mov	x0, x22
  403990:	bl	4013f0 <snprintf@plt>
  403994:	mov	x0, x22
  403998:	bl	4014d0 <strdup@plt>
  40399c:	ldp	x19, x20, [sp, #16]
  4039a0:	ldp	x21, x22, [sp, #32]
  4039a4:	ldp	x29, x30, [sp], #96
  4039a8:	ret
  4039ac:	subs	w19, w2, #0xa
  4039b0:	b.ne	4038ac <ferror@plt+0x21ec>  // b.any
  4039b4:	mov	w3, w1
  4039b8:	mov	w0, #0x42                  	// #66
  4039bc:	strh	w0, [x4]
  4039c0:	mov	x4, x21
  4039c4:	adrp	x2, 404000 <ferror@plt+0x2940>
  4039c8:	add	x2, x2, #0xbc0
  4039cc:	add	x22, sp, #0x40
  4039d0:	mov	x1, #0x20                  	// #32
  4039d4:	mov	x0, x22
  4039d8:	bl	4013f0 <snprintf@plt>
  4039dc:	mov	x0, x22
  4039e0:	bl	4014d0 <strdup@plt>
  4039e4:	ldp	x19, x20, [sp, #16]
  4039e8:	ldp	x21, x22, [sp, #32]
  4039ec:	ldp	x29, x30, [sp], #96
  4039f0:	ret
  4039f4:	add	x2, x2, #0x32
  4039f8:	mov	x5, #0xf5c3                	// #62915
  4039fc:	movk	x5, #0x5c28, lsl #16
  403a00:	lsr	x20, x2, #2
  403a04:	movk	x5, #0xc28f, lsl #32
  403a08:	movk	x5, #0x28f5, lsl #48
  403a0c:	umulh	x20, x20, x5
  403a10:	lsr	x20, x20, #2
  403a14:	cmp	x20, #0xa
  403a18:	b.ne	403948 <ferror@plt+0x2288>  // b.any
  403a1c:	add	w3, w19, #0x1
  403a20:	b	4039c0 <ferror@plt+0x2300>
  403a24:	adrp	x4, 404000 <ferror@plt+0x2940>
  403a28:	add	x4, x4, #0xba0
  403a2c:	b	403970 <ferror@plt+0x22b0>
  403a30:	cbz	x0, 403b2c <ferror@plt+0x246c>
  403a34:	stp	x29, x30, [sp, #-64]!
  403a38:	mov	x29, sp
  403a3c:	stp	x19, x20, [sp, #16]
  403a40:	mov	x20, x0
  403a44:	ldrsb	w4, [x0]
  403a48:	cbz	w4, 403b1c <ferror@plt+0x245c>
  403a4c:	cmp	x1, #0x0
  403a50:	stp	x21, x22, [sp, #32]
  403a54:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403a58:	stp	x23, x24, [sp, #48]
  403a5c:	mov	x21, x2
  403a60:	mov	x23, x1
  403a64:	mov	x22, x3
  403a68:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403a6c:	b.eq	403b14 <ferror@plt+0x2454>  // b.none
  403a70:	mov	x19, #0x0                   	// #0
  403a74:	nop
  403a78:	cmp	w4, #0x2c
  403a7c:	ldrsb	w4, [x20, #1]
  403a80:	b.eq	403aac <ferror@plt+0x23ec>  // b.none
  403a84:	cbz	w4, 403ab4 <ferror@plt+0x23f4>
  403a88:	add	x20, x20, #0x1
  403a8c:	cmp	x21, x19
  403a90:	b.hi	403a78 <ferror@plt+0x23b8>  // b.pmore
  403a94:	mov	w0, #0xfffffffe            	// #-2
  403a98:	ldp	x19, x20, [sp, #16]
  403a9c:	ldp	x21, x22, [sp, #32]
  403aa0:	ldp	x23, x24, [sp, #48]
  403aa4:	ldp	x29, x30, [sp], #64
  403aa8:	ret
  403aac:	mov	x24, x20
  403ab0:	cbnz	w4, 403ab8 <ferror@plt+0x23f8>
  403ab4:	add	x24, x20, #0x1
  403ab8:	cmp	x0, x24
  403abc:	b.cs	403b14 <ferror@plt+0x2454>  // b.hs, b.nlast
  403ac0:	sub	x1, x24, x0
  403ac4:	blr	x22
  403ac8:	cmn	w0, #0x1
  403acc:	b.eq	403b14 <ferror@plt+0x2454>  // b.none
  403ad0:	str	w0, [x23, x19, lsl #2]
  403ad4:	add	x19, x19, #0x1
  403ad8:	ldrsb	w0, [x24]
  403adc:	cbz	w0, 403afc <ferror@plt+0x243c>
  403ae0:	mov	x0, x20
  403ae4:	ldrsb	w4, [x0, #1]!
  403ae8:	cbz	w4, 403afc <ferror@plt+0x243c>
  403aec:	cmp	x21, x19
  403af0:	b.ls	403a94 <ferror@plt+0x23d4>  // b.plast
  403af4:	mov	x20, x0
  403af8:	b	403a78 <ferror@plt+0x23b8>
  403afc:	mov	w0, w19
  403b00:	ldp	x19, x20, [sp, #16]
  403b04:	ldp	x21, x22, [sp, #32]
  403b08:	ldp	x23, x24, [sp, #48]
  403b0c:	ldp	x29, x30, [sp], #64
  403b10:	ret
  403b14:	ldp	x21, x22, [sp, #32]
  403b18:	ldp	x23, x24, [sp, #48]
  403b1c:	mov	w0, #0xffffffff            	// #-1
  403b20:	ldp	x19, x20, [sp, #16]
  403b24:	ldp	x29, x30, [sp], #64
  403b28:	ret
  403b2c:	mov	w0, #0xffffffff            	// #-1
  403b30:	ret
  403b34:	nop
  403b38:	cbz	x0, 403bb4 <ferror@plt+0x24f4>
  403b3c:	stp	x29, x30, [sp, #-32]!
  403b40:	mov	x29, sp
  403b44:	str	x19, [sp, #16]
  403b48:	mov	x19, x3
  403b4c:	mov	x3, x4
  403b50:	cmp	x19, #0x0
  403b54:	ldrsb	w4, [x0]
  403b58:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403b5c:	b.eq	403bac <ferror@plt+0x24ec>  // b.none
  403b60:	ldr	x5, [x19]
  403b64:	cmp	x5, x2
  403b68:	b.hi	403bac <ferror@plt+0x24ec>  // b.pmore
  403b6c:	cmp	w4, #0x2b
  403b70:	b.eq	403b9c <ferror@plt+0x24dc>  // b.none
  403b74:	str	xzr, [x19]
  403b78:	bl	403a30 <ferror@plt+0x2370>
  403b7c:	cmp	w0, #0x0
  403b80:	b.le	403b90 <ferror@plt+0x24d0>
  403b84:	ldr	x1, [x19]
  403b88:	add	x1, x1, w0, sxtw
  403b8c:	str	x1, [x19]
  403b90:	ldr	x19, [sp, #16]
  403b94:	ldp	x29, x30, [sp], #32
  403b98:	ret
  403b9c:	add	x0, x0, #0x1
  403ba0:	add	x1, x1, x5, lsl #2
  403ba4:	sub	x2, x2, x5
  403ba8:	b	403b78 <ferror@plt+0x24b8>
  403bac:	mov	w0, #0xffffffff            	// #-1
  403bb0:	b	403b90 <ferror@plt+0x24d0>
  403bb4:	mov	w0, #0xffffffff            	// #-1
  403bb8:	ret
  403bbc:	nop
  403bc0:	cmp	x2, #0x0
  403bc4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403bc8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403bcc:	b.eq	403ca8 <ferror@plt+0x25e8>  // b.none
  403bd0:	stp	x29, x30, [sp, #-64]!
  403bd4:	mov	x29, sp
  403bd8:	stp	x19, x20, [sp, #16]
  403bdc:	mov	x20, x2
  403be0:	mov	x19, x0
  403be4:	stp	x21, x22, [sp, #32]
  403be8:	mov	w21, #0x1                   	// #1
  403bec:	str	x23, [sp, #48]
  403bf0:	mov	x23, x1
  403bf4:	ldrsb	w3, [x0]
  403bf8:	cbz	w3, 403c90 <ferror@plt+0x25d0>
  403bfc:	nop
  403c00:	cmp	w3, #0x2c
  403c04:	ldrsb	w3, [x19, #1]
  403c08:	b.eq	403c20 <ferror@plt+0x2560>  // b.none
  403c0c:	cbz	w3, 403c6c <ferror@plt+0x25ac>
  403c10:	add	x19, x19, #0x1
  403c14:	cmp	w3, #0x2c
  403c18:	ldrsb	w3, [x19, #1]
  403c1c:	b.ne	403c0c <ferror@plt+0x254c>  // b.any
  403c20:	mov	x22, x19
  403c24:	cbz	w3, 403c6c <ferror@plt+0x25ac>
  403c28:	cmp	x0, x22
  403c2c:	b.cs	403c78 <ferror@plt+0x25b8>  // b.hs, b.nlast
  403c30:	sub	x1, x22, x0
  403c34:	blr	x20
  403c38:	tbnz	w0, #31, 403c7c <ferror@plt+0x25bc>
  403c3c:	asr	w2, w0, #3
  403c40:	and	w0, w0, #0x7
  403c44:	lsl	w0, w21, w0
  403c48:	ldrb	w1, [x23, w2, sxtw]
  403c4c:	orr	w0, w0, w1
  403c50:	strb	w0, [x23, w2, sxtw]
  403c54:	ldrsb	w0, [x22]
  403c58:	cbz	w0, 403c90 <ferror@plt+0x25d0>
  403c5c:	ldrsb	w3, [x19, #1]!
  403c60:	cbz	w3, 403c90 <ferror@plt+0x25d0>
  403c64:	mov	x0, x19
  403c68:	b	403c00 <ferror@plt+0x2540>
  403c6c:	add	x22, x19, #0x1
  403c70:	cmp	x0, x22
  403c74:	b.cc	403c30 <ferror@plt+0x2570>  // b.lo, b.ul, b.last
  403c78:	mov	w0, #0xffffffff            	// #-1
  403c7c:	ldp	x19, x20, [sp, #16]
  403c80:	ldp	x21, x22, [sp, #32]
  403c84:	ldr	x23, [sp, #48]
  403c88:	ldp	x29, x30, [sp], #64
  403c8c:	ret
  403c90:	mov	w0, #0x0                   	// #0
  403c94:	ldp	x19, x20, [sp, #16]
  403c98:	ldp	x21, x22, [sp, #32]
  403c9c:	ldr	x23, [sp, #48]
  403ca0:	ldp	x29, x30, [sp], #64
  403ca4:	ret
  403ca8:	mov	w0, #0xffffffea            	// #-22
  403cac:	ret
  403cb0:	cmp	x2, #0x0
  403cb4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403cb8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403cbc:	b.eq	403d7c <ferror@plt+0x26bc>  // b.none
  403cc0:	stp	x29, x30, [sp, #-48]!
  403cc4:	mov	x29, sp
  403cc8:	stp	x19, x20, [sp, #16]
  403ccc:	mov	x19, x0
  403cd0:	stp	x21, x22, [sp, #32]
  403cd4:	mov	x21, x2
  403cd8:	mov	x22, x1
  403cdc:	ldrsb	w3, [x0]
  403ce0:	cbz	w3, 403d68 <ferror@plt+0x26a8>
  403ce4:	nop
  403ce8:	cmp	w3, #0x2c
  403cec:	ldrsb	w3, [x19, #1]
  403cf0:	b.eq	403d08 <ferror@plt+0x2648>  // b.none
  403cf4:	cbz	w3, 403d48 <ferror@plt+0x2688>
  403cf8:	add	x19, x19, #0x1
  403cfc:	cmp	w3, #0x2c
  403d00:	ldrsb	w3, [x19, #1]
  403d04:	b.ne	403cf4 <ferror@plt+0x2634>  // b.any
  403d08:	mov	x20, x19
  403d0c:	cbz	w3, 403d48 <ferror@plt+0x2688>
  403d10:	cmp	x0, x20
  403d14:	b.cs	403d54 <ferror@plt+0x2694>  // b.hs, b.nlast
  403d18:	sub	x1, x20, x0
  403d1c:	blr	x21
  403d20:	tbnz	x0, #63, 403d58 <ferror@plt+0x2698>
  403d24:	ldr	x2, [x22]
  403d28:	orr	x0, x2, x0
  403d2c:	str	x0, [x22]
  403d30:	ldrsb	w0, [x20]
  403d34:	cbz	w0, 403d68 <ferror@plt+0x26a8>
  403d38:	ldrsb	w3, [x19, #1]!
  403d3c:	cbz	w3, 403d68 <ferror@plt+0x26a8>
  403d40:	mov	x0, x19
  403d44:	b	403ce8 <ferror@plt+0x2628>
  403d48:	add	x20, x19, #0x1
  403d4c:	cmp	x0, x20
  403d50:	b.cc	403d18 <ferror@plt+0x2658>  // b.lo, b.ul, b.last
  403d54:	mov	w0, #0xffffffff            	// #-1
  403d58:	ldp	x19, x20, [sp, #16]
  403d5c:	ldp	x21, x22, [sp, #32]
  403d60:	ldp	x29, x30, [sp], #48
  403d64:	ret
  403d68:	mov	w0, #0x0                   	// #0
  403d6c:	ldp	x19, x20, [sp, #16]
  403d70:	ldp	x21, x22, [sp, #32]
  403d74:	ldp	x29, x30, [sp], #48
  403d78:	ret
  403d7c:	mov	w0, #0xffffffea            	// #-22
  403d80:	ret
  403d84:	nop
  403d88:	stp	x29, x30, [sp, #-80]!
  403d8c:	mov	x29, sp
  403d90:	str	xzr, [sp, #72]
  403d94:	cbz	x0, 403e28 <ferror@plt+0x2768>
  403d98:	stp	x19, x20, [sp, #16]
  403d9c:	mov	x19, x0
  403da0:	mov	x20, x2
  403da4:	stp	x21, x22, [sp, #32]
  403da8:	mov	w21, w3
  403dac:	stp	x23, x24, [sp, #48]
  403db0:	mov	x23, x1
  403db4:	str	w3, [x1]
  403db8:	str	w3, [x2]
  403dbc:	bl	401660 <__errno_location@plt>
  403dc0:	str	wzr, [x0]
  403dc4:	mov	x22, x0
  403dc8:	ldrsb	w0, [x19]
  403dcc:	cmp	w0, #0x3a
  403dd0:	b.eq	403e34 <ferror@plt+0x2774>  // b.none
  403dd4:	add	x24, sp, #0x48
  403dd8:	mov	x0, x19
  403ddc:	mov	x1, x24
  403de0:	mov	w2, #0xa                   	// #10
  403de4:	bl	401570 <strtol@plt>
  403de8:	str	w0, [x23]
  403dec:	str	w0, [x20]
  403df0:	ldr	w0, [x22]
  403df4:	cbnz	w0, 403e6c <ferror@plt+0x27ac>
  403df8:	ldr	x2, [sp, #72]
  403dfc:	cmp	x2, #0x0
  403e00:	ccmp	x2, x19, #0x4, ne  // ne = any
  403e04:	b.eq	403e6c <ferror@plt+0x27ac>  // b.none
  403e08:	ldrsb	w3, [x2]
  403e0c:	cmp	w3, #0x3a
  403e10:	b.eq	403e80 <ferror@plt+0x27c0>  // b.none
  403e14:	cmp	w3, #0x2d
  403e18:	b.eq	403e9c <ferror@plt+0x27dc>  // b.none
  403e1c:	ldp	x19, x20, [sp, #16]
  403e20:	ldp	x21, x22, [sp, #32]
  403e24:	ldp	x23, x24, [sp, #48]
  403e28:	mov	w0, #0x0                   	// #0
  403e2c:	ldp	x29, x30, [sp], #80
  403e30:	ret
  403e34:	add	x19, x19, #0x1
  403e38:	add	x1, sp, #0x48
  403e3c:	mov	x0, x19
  403e40:	mov	w2, #0xa                   	// #10
  403e44:	bl	401570 <strtol@plt>
  403e48:	str	w0, [x20]
  403e4c:	ldr	w0, [x22]
  403e50:	cbnz	w0, 403e6c <ferror@plt+0x27ac>
  403e54:	ldr	x0, [sp, #72]
  403e58:	cbz	x0, 403e6c <ferror@plt+0x27ac>
  403e5c:	ldrsb	w1, [x0]
  403e60:	cmp	w1, #0x0
  403e64:	ccmp	x0, x19, #0x4, eq  // eq = none
  403e68:	b.ne	403e1c <ferror@plt+0x275c>  // b.any
  403e6c:	mov	w0, #0xffffffff            	// #-1
  403e70:	ldp	x19, x20, [sp, #16]
  403e74:	ldp	x21, x22, [sp, #32]
  403e78:	ldp	x23, x24, [sp, #48]
  403e7c:	b	403e2c <ferror@plt+0x276c>
  403e80:	ldrsb	w1, [x2, #1]
  403e84:	cbnz	w1, 403e9c <ferror@plt+0x27dc>
  403e88:	ldp	x23, x24, [sp, #48]
  403e8c:	str	w21, [x20]
  403e90:	ldp	x19, x20, [sp, #16]
  403e94:	ldp	x21, x22, [sp, #32]
  403e98:	b	403e2c <ferror@plt+0x276c>
  403e9c:	str	wzr, [x22]
  403ea0:	add	x19, x2, #0x1
  403ea4:	mov	x1, x24
  403ea8:	mov	x0, x19
  403eac:	mov	w2, #0xa                   	// #10
  403eb0:	str	xzr, [sp, #72]
  403eb4:	bl	401570 <strtol@plt>
  403eb8:	str	w0, [x20]
  403ebc:	ldr	w0, [x22]
  403ec0:	cbz	w0, 403e54 <ferror@plt+0x2794>
  403ec4:	b	403e6c <ferror@plt+0x27ac>
  403ec8:	cmp	x1, #0x0
  403ecc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403ed0:	b.eq	403fa4 <ferror@plt+0x28e4>  // b.none
  403ed4:	stp	x29, x30, [sp, #-80]!
  403ed8:	mov	x29, sp
  403edc:	stp	x19, x20, [sp, #16]
  403ee0:	mov	x19, x1
  403ee4:	stp	x21, x22, [sp, #32]
  403ee8:	add	x22, sp, #0x48
  403eec:	str	x23, [sp, #48]
  403ef0:	add	x23, sp, #0x40
  403ef4:	b	403f18 <ferror@plt+0x2858>
  403ef8:	cmp	x20, #0x0
  403efc:	add	x19, x3, x4
  403f00:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403f04:	ccmp	x21, x4, #0x0, ne  // ne = any
  403f08:	b.ne	403f8c <ferror@plt+0x28cc>  // b.any
  403f0c:	bl	401470 <strncmp@plt>
  403f10:	cbnz	w0, 403f8c <ferror@plt+0x28cc>
  403f14:	add	x0, x20, x21
  403f18:	mov	x1, x23
  403f1c:	bl	4028c0 <ferror@plt+0x1200>
  403f20:	mov	x1, x22
  403f24:	mov	x20, x0
  403f28:	mov	x0, x19
  403f2c:	bl	4028c0 <ferror@plt+0x1200>
  403f30:	ldp	x21, x4, [sp, #64]
  403f34:	mov	x3, x0
  403f38:	mov	x1, x3
  403f3c:	mov	x0, x20
  403f40:	mov	x2, x21
  403f44:	adds	x5, x21, x4
  403f48:	b.eq	403f74 <ferror@plt+0x28b4>  // b.none
  403f4c:	cmp	x5, #0x1
  403f50:	b.ne	403ef8 <ferror@plt+0x2838>  // b.any
  403f54:	cbz	x20, 403f64 <ferror@plt+0x28a4>
  403f58:	ldrsb	w5, [x20]
  403f5c:	cmp	w5, #0x2f
  403f60:	b.eq	403f74 <ferror@plt+0x28b4>  // b.none
  403f64:	cbz	x3, 403f8c <ferror@plt+0x28cc>
  403f68:	ldrsb	w5, [x3]
  403f6c:	cmp	w5, #0x2f
  403f70:	b.ne	403ef8 <ferror@plt+0x2838>  // b.any
  403f74:	mov	w0, #0x1                   	// #1
  403f78:	ldp	x19, x20, [sp, #16]
  403f7c:	ldp	x21, x22, [sp, #32]
  403f80:	ldr	x23, [sp, #48]
  403f84:	ldp	x29, x30, [sp], #80
  403f88:	ret
  403f8c:	mov	w0, #0x0                   	// #0
  403f90:	ldp	x19, x20, [sp, #16]
  403f94:	ldp	x21, x22, [sp, #32]
  403f98:	ldr	x23, [sp, #48]
  403f9c:	ldp	x29, x30, [sp], #80
  403fa0:	ret
  403fa4:	mov	w0, #0x0                   	// #0
  403fa8:	ret
  403fac:	nop
  403fb0:	stp	x29, x30, [sp, #-64]!
  403fb4:	mov	x29, sp
  403fb8:	stp	x19, x20, [sp, #16]
  403fbc:	mov	x19, x1
  403fc0:	orr	x1, x0, x1
  403fc4:	cbz	x1, 404044 <ferror@plt+0x2984>
  403fc8:	stp	x21, x22, [sp, #32]
  403fcc:	mov	x20, x0
  403fd0:	mov	x21, x2
  403fd4:	cbz	x0, 404058 <ferror@plt+0x2998>
  403fd8:	cbz	x19, 404070 <ferror@plt+0x29b0>
  403fdc:	stp	x23, x24, [sp, #48]
  403fe0:	bl	401370 <strlen@plt>
  403fe4:	mov	x23, x0
  403fe8:	mvn	x0, x0
  403fec:	mov	x22, #0x0                   	// #0
  403ff0:	cmp	x21, x0
  403ff4:	b.hi	40402c <ferror@plt+0x296c>  // b.pmore
  403ff8:	add	x24, x21, x23
  403ffc:	add	x0, x24, #0x1
  404000:	bl	401440 <malloc@plt>
  404004:	mov	x22, x0
  404008:	cbz	x0, 40402c <ferror@plt+0x296c>
  40400c:	mov	x1, x20
  404010:	mov	x2, x23
  404014:	bl	401340 <memcpy@plt>
  404018:	mov	x2, x21
  40401c:	mov	x1, x19
  404020:	add	x0, x22, x23
  404024:	bl	401340 <memcpy@plt>
  404028:	strb	wzr, [x22, x24]
  40402c:	mov	x0, x22
  404030:	ldp	x19, x20, [sp, #16]
  404034:	ldp	x21, x22, [sp, #32]
  404038:	ldp	x23, x24, [sp, #48]
  40403c:	ldp	x29, x30, [sp], #64
  404040:	ret
  404044:	ldp	x19, x20, [sp, #16]
  404048:	adrp	x0, 404000 <ferror@plt+0x2940>
  40404c:	ldp	x29, x30, [sp], #64
  404050:	add	x0, x0, #0x718
  404054:	b	4014d0 <strdup@plt>
  404058:	mov	x0, x19
  40405c:	mov	x1, x2
  404060:	ldp	x19, x20, [sp, #16]
  404064:	ldp	x21, x22, [sp, #32]
  404068:	ldp	x29, x30, [sp], #64
  40406c:	b	4015a0 <strndup@plt>
  404070:	ldp	x19, x20, [sp, #16]
  404074:	ldp	x21, x22, [sp, #32]
  404078:	ldp	x29, x30, [sp], #64
  40407c:	b	4014d0 <strdup@plt>
  404080:	stp	x29, x30, [sp, #-32]!
  404084:	mov	x2, #0x0                   	// #0
  404088:	mov	x29, sp
  40408c:	stp	x19, x20, [sp, #16]
  404090:	mov	x20, x0
  404094:	mov	x19, x1
  404098:	cbz	x1, 4040a8 <ferror@plt+0x29e8>
  40409c:	mov	x0, x1
  4040a0:	bl	401370 <strlen@plt>
  4040a4:	mov	x2, x0
  4040a8:	mov	x1, x19
  4040ac:	mov	x0, x20
  4040b0:	ldp	x19, x20, [sp, #16]
  4040b4:	ldp	x29, x30, [sp], #32
  4040b8:	b	403fb0 <ferror@plt+0x28f0>
  4040bc:	nop
  4040c0:	stp	x29, x30, [sp, #-288]!
  4040c4:	mov	w9, #0xffffffd0            	// #-48
  4040c8:	mov	w8, #0xffffff80            	// #-128
  4040cc:	mov	x29, sp
  4040d0:	add	x10, sp, #0xf0
  4040d4:	add	x11, sp, #0x120
  4040d8:	stp	x11, x11, [sp, #80]
  4040dc:	str	x10, [sp, #96]
  4040e0:	stp	w9, w8, [sp, #104]
  4040e4:	ldp	x10, x11, [sp, #80]
  4040e8:	str	x19, [sp, #16]
  4040ec:	ldp	x8, x9, [sp, #96]
  4040f0:	mov	x19, x0
  4040f4:	add	x0, sp, #0x48
  4040f8:	stp	x10, x11, [sp, #32]
  4040fc:	stp	x8, x9, [sp, #48]
  404100:	str	q0, [sp, #112]
  404104:	str	q1, [sp, #128]
  404108:	str	q2, [sp, #144]
  40410c:	str	q3, [sp, #160]
  404110:	str	q4, [sp, #176]
  404114:	str	q5, [sp, #192]
  404118:	str	q6, [sp, #208]
  40411c:	str	q7, [sp, #224]
  404120:	stp	x2, x3, [sp, #240]
  404124:	add	x2, sp, #0x20
  404128:	stp	x4, x5, [sp, #256]
  40412c:	stp	x6, x7, [sp, #272]
  404130:	bl	401590 <vasprintf@plt>
  404134:	tbnz	w0, #31, 404164 <ferror@plt+0x2aa4>
  404138:	ldr	x1, [sp, #72]
  40413c:	sxtw	x2, w0
  404140:	mov	x0, x19
  404144:	bl	403fb0 <ferror@plt+0x28f0>
  404148:	mov	x19, x0
  40414c:	ldr	x0, [sp, #72]
  404150:	bl	401580 <free@plt>
  404154:	mov	x0, x19
  404158:	ldr	x19, [sp, #16]
  40415c:	ldp	x29, x30, [sp], #288
  404160:	ret
  404164:	mov	x19, #0x0                   	// #0
  404168:	mov	x0, x19
  40416c:	ldr	x19, [sp, #16]
  404170:	ldp	x29, x30, [sp], #288
  404174:	ret
  404178:	stp	x29, x30, [sp, #-80]!
  40417c:	mov	x29, sp
  404180:	stp	x21, x22, [sp, #32]
  404184:	ldr	x21, [x0]
  404188:	stp	x19, x20, [sp, #16]
  40418c:	mov	x19, x0
  404190:	ldrsb	w0, [x21]
  404194:	cbz	w0, 4042d8 <ferror@plt+0x2c18>
  404198:	mov	x0, x21
  40419c:	mov	x22, x2
  4041a0:	stp	x23, x24, [sp, #48]
  4041a4:	mov	x24, x1
  4041a8:	mov	w23, w3
  4041ac:	mov	x1, x2
  4041b0:	bl	4015b0 <strspn@plt>
  4041b4:	add	x20, x21, x0
  4041b8:	ldrsb	w21, [x21, x0]
  4041bc:	cbz	w21, 40429c <ferror@plt+0x2bdc>
  4041c0:	cbz	w23, 404244 <ferror@plt+0x2b84>
  4041c4:	adrp	x0, 404000 <ferror@plt+0x2940>
  4041c8:	mov	w1, w21
  4041cc:	add	x0, x0, #0xbc8
  4041d0:	bl	4015c0 <strchr@plt>
  4041d4:	cbz	x0, 404274 <ferror@plt+0x2bb4>
  4041d8:	add	x1, sp, #0x48
  4041dc:	add	x23, x20, #0x1
  4041e0:	mov	x0, x23
  4041e4:	strb	w21, [sp, #72]
  4041e8:	strb	wzr, [sp, #73]
  4041ec:	bl	402948 <ferror@plt+0x1288>
  4041f0:	add	x1, x20, x0
  4041f4:	str	x0, [x24]
  4041f8:	ldrsb	w1, [x1, #1]
  4041fc:	cmp	w1, #0x0
  404200:	ccmp	w21, w1, #0x0, ne  // ne = any
  404204:	b.ne	40429c <ferror@plt+0x2bdc>  // b.any
  404208:	add	x0, x0, #0x2
  40420c:	add	x21, x20, x0
  404210:	ldrsb	w1, [x20, x0]
  404214:	cbz	w1, 404224 <ferror@plt+0x2b64>
  404218:	mov	x0, x22
  40421c:	bl	4015c0 <strchr@plt>
  404220:	cbz	x0, 40429c <ferror@plt+0x2bdc>
  404224:	mov	x20, x23
  404228:	ldp	x23, x24, [sp, #48]
  40422c:	str	x21, [x19]
  404230:	mov	x0, x20
  404234:	ldp	x19, x20, [sp, #16]
  404238:	ldp	x21, x22, [sp, #32]
  40423c:	ldp	x29, x30, [sp], #80
  404240:	ret
  404244:	mov	x1, x22
  404248:	mov	x0, x20
  40424c:	bl	401630 <strcspn@plt>
  404250:	str	x0, [x24]
  404254:	add	x0, x20, x0
  404258:	ldp	x23, x24, [sp, #48]
  40425c:	str	x0, [x19]
  404260:	mov	x0, x20
  404264:	ldp	x19, x20, [sp, #16]
  404268:	ldp	x21, x22, [sp, #32]
  40426c:	ldp	x29, x30, [sp], #80
  404270:	ret
  404274:	mov	x1, x22
  404278:	mov	x0, x20
  40427c:	bl	402948 <ferror@plt+0x1288>
  404280:	str	x0, [x24]
  404284:	add	x21, x20, x0
  404288:	ldrsb	w1, [x20, x0]
  40428c:	cbz	w1, 4042bc <ferror@plt+0x2bfc>
  404290:	mov	x0, x22
  404294:	bl	4015c0 <strchr@plt>
  404298:	cbnz	x0, 4042bc <ferror@plt+0x2bfc>
  40429c:	ldp	x23, x24, [sp, #48]
  4042a0:	str	x20, [x19]
  4042a4:	mov	x20, #0x0                   	// #0
  4042a8:	mov	x0, x20
  4042ac:	ldp	x19, x20, [sp, #16]
  4042b0:	ldp	x21, x22, [sp, #32]
  4042b4:	ldp	x29, x30, [sp], #80
  4042b8:	ret
  4042bc:	ldp	x23, x24, [sp, #48]
  4042c0:	str	x21, [x19]
  4042c4:	mov	x0, x20
  4042c8:	ldp	x19, x20, [sp, #16]
  4042cc:	ldp	x21, x22, [sp, #32]
  4042d0:	ldp	x29, x30, [sp], #80
  4042d4:	ret
  4042d8:	mov	x20, #0x0                   	// #0
  4042dc:	mov	x0, x20
  4042e0:	ldp	x19, x20, [sp, #16]
  4042e4:	ldp	x21, x22, [sp, #32]
  4042e8:	ldp	x29, x30, [sp], #80
  4042ec:	ret
  4042f0:	stp	x29, x30, [sp, #-32]!
  4042f4:	mov	x29, sp
  4042f8:	str	x19, [sp, #16]
  4042fc:	mov	x19, x0
  404300:	b	40430c <ferror@plt+0x2c4c>
  404304:	cmp	w0, #0xa
  404308:	b.eq	40432c <ferror@plt+0x2c6c>  // b.none
  40430c:	mov	x0, x19
  404310:	bl	4014a0 <fgetc@plt>
  404314:	cmn	w0, #0x1
  404318:	b.ne	404304 <ferror@plt+0x2c44>  // b.any
  40431c:	mov	w0, #0x1                   	// #1
  404320:	ldr	x19, [sp, #16]
  404324:	ldp	x29, x30, [sp], #32
  404328:	ret
  40432c:	mov	w0, #0x0                   	// #0
  404330:	ldr	x19, [sp, #16]
  404334:	ldp	x29, x30, [sp], #32
  404338:	ret
  40433c:	nop
  404340:	stp	x29, x30, [sp, #-64]!
  404344:	mov	x29, sp
  404348:	stp	x19, x20, [sp, #16]
  40434c:	adrp	x20, 415000 <ferror@plt+0x13940>
  404350:	add	x20, x20, #0xdf0
  404354:	stp	x21, x22, [sp, #32]
  404358:	adrp	x21, 415000 <ferror@plt+0x13940>
  40435c:	add	x21, x21, #0xde8
  404360:	sub	x20, x20, x21
  404364:	mov	w22, w0
  404368:	stp	x23, x24, [sp, #48]
  40436c:	mov	x23, x1
  404370:	mov	x24, x2
  404374:	bl	401300 <memcpy@plt-0x40>
  404378:	cmp	xzr, x20, asr #3
  40437c:	b.eq	4043a8 <ferror@plt+0x2ce8>  // b.none
  404380:	asr	x20, x20, #3
  404384:	mov	x19, #0x0                   	// #0
  404388:	ldr	x3, [x21, x19, lsl #3]
  40438c:	mov	x2, x24
  404390:	add	x19, x19, #0x1
  404394:	mov	x1, x23
  404398:	mov	w0, w22
  40439c:	blr	x3
  4043a0:	cmp	x20, x19
  4043a4:	b.ne	404388 <ferror@plt+0x2cc8>  // b.any
  4043a8:	ldp	x19, x20, [sp, #16]
  4043ac:	ldp	x21, x22, [sp, #32]
  4043b0:	ldp	x23, x24, [sp, #48]
  4043b4:	ldp	x29, x30, [sp], #64
  4043b8:	ret
  4043bc:	nop
  4043c0:	ret
  4043c4:	nop
  4043c8:	adrp	x2, 416000 <ferror@plt+0x14940>
  4043cc:	mov	x1, #0x0                   	// #0
  4043d0:	ldr	x2, [x2, #464]
  4043d4:	b	4013c0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004043d8 <.fini>:
  4043d8:	stp	x29, x30, [sp, #-16]!
  4043dc:	mov	x29, sp
  4043e0:	ldp	x29, x30, [sp], #16
  4043e4:	ret
