<map id="DDR2_ctrl_top" name="DDR2_ctrl_top">
<area shape="rect" id="node2" href="$d3/df8/classfifo__inst.html" title="{fifo_inst(2)\n|+ dev_family\l+ wrwidth\l+ wrusedw_witdth\l+ rdwidth\l+ rdusedw_width\l+ show_ahead\l+ reset_n\l+ wrclk\l+ wrreq\l+ data\land 13 more...\l|}" alt="" coords="5,292,133,516"/>
<area shape="rect" id="node3" href="$d0/d25/classDDR2__arb.html" title="{DDR2_arb\n|+ cntrl_rate\l+ cntrl_bus_size\l+ addr_size\l+ lcl_bus_size\l+ lcl_burst_length\l+ cmd_fifo_size\l+ outfifo_size\l+ clk\l+ reset_n\l+ wcmd_fifo_wraddr\land 20 more...\l|}" alt="" coords="158,292,298,516"/>
<area shape="rect" id="node4" href="$d0/de9/classddr2.html" title="{ddr2\n|+ local_address\l+ local_write_req\l+ local_read_req\l+ local_burstbegin\l+ local_wdata\l+ local_be\l+ local_size\l+ global_reset_n\l+ pll_ref_clk\l+ soft_reset_n\land 25 more...\l|}" alt="" coords="323,292,451,516"/>
<area shape="rect" id="node5" href="$d7/d53/classddr2__controller__phy.html" title="{ddr2_controller_phy\n|+ dqs_delay_ctrl_import\l+ dqs_offset_delay_ctrl\l+ global_reset_n\l+ hc_scan_ck\l+ hc_scan_din\l+ hc_scan_enable_access\l+ hc_scan_enable_dm\l+ hc_scan_enable_dq\l+ hc_scan_enable_dqs\l+ hc_scan_enable_dqs\l_config\land 75 more...\l|}" alt="" coords="298,5,475,244"/>
</map>
