$comment
	File created using the following command:
		vcd file proj-final.msim.vcd -direction
$end
$date
	Fri Mar 31 15:43:26 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decod4x16_vlg_vec_tst $end
$var reg 1 ! I0 $end
$var reg 1 " I1 $end
$var reg 1 # I2 $end
$var reg 1 $ I3 $end
$var wire 1 % S0000 $end
$var wire 1 & S0001 $end
$var wire 1 ' S0010 $end
$var wire 1 ( S0011 $end
$var wire 1 ) S0100 $end
$var wire 1 * S0101 $end
$var wire 1 + S0110 $end
$var wire 1 , S0111 $end
$var wire 1 - S1000 $end
$var wire 1 . S1001 $end
$var wire 1 / S1010 $end
$var wire 1 0 S1011 $end
$var wire 1 1 S1100 $end
$var wire 1 2 S1101 $end
$var wire 1 3 S1110 $end
$var wire 1 4 S1111 $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < S0000~output_o $end
$var wire 1 = S0001~output_o $end
$var wire 1 > S0010~output_o $end
$var wire 1 ? S0011~output_o $end
$var wire 1 @ S0100~output_o $end
$var wire 1 A S0101~output_o $end
$var wire 1 B S0110~output_o $end
$var wire 1 C S0111~output_o $end
$var wire 1 D S1000~output_o $end
$var wire 1 E S1001~output_o $end
$var wire 1 F S1010~output_o $end
$var wire 1 G S1011~output_o $end
$var wire 1 H S1100~output_o $end
$var wire 1 I S1101~output_o $end
$var wire 1 J S1110~output_o $end
$var wire 1 K S1111~output_o $end
$var wire 1 L I1~input_o $end
$var wire 1 M I2~input_o $end
$var wire 1 N I0~input_o $end
$var wire 1 O I3~input_o $end
$var wire 1 P inst~0_combout $end
$var wire 1 Q inst~1_combout $end
$var wire 1 R inst~2_combout $end
$var wire 1 S inst~3_combout $end
$var wire 1 T inst~4_combout $end
$var wire 1 U inst~5_combout $end
$var wire 1 V inst~6_combout $end
$var wire 1 W inst~7_combout $end
$var wire 1 X inst~8_combout $end
$var wire 1 Y inst~9_combout $end
$var wire 1 Z inst~10_combout $end
$var wire 1 [ inst~11_combout $end
$var wire 1 \ inst~12_combout $end
$var wire 1 ] inst~13_combout $end
$var wire 1 ^ inst~14_combout $end
$var wire 1 _ inst~15_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
01
02
03
04
x5
06
17
x8
19
1:
1;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
1N
0O
0P
0Q
0R
0S
0T
1U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
$end
#1000000
