// Seed: 1362286792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8 = 1;
endmodule
module module_1;
  uwire id_1;
  assign id_1 = "" * 1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  wire id_3;
  id_4(
      .id_0(id_5),
      .id_1(1),
      .id_2((1)),
      .id_3(id_2),
      .id_4(id_1),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_6),
      .id_8(id_6)
  );
  wire id_7;
  tri  id_8;
  tri0 id_9 = id_9 < id_8;
endmodule
