0.6
2018.2
Jun 14 2018
20:41:02
D:/Study/HDL/ASS/Logic design project/Training/Training.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Study/HDL/ASS/Logic design project/Training/Training.srcs/sim_1/new/dec1to2_tb.v,1705228680,verilog,,,,dec1to2_tb,,,,,,,,
D:/Study/HDL/ASS/Logic design project/Training/Training.srcs/sim_1/new/mux2to2_tb.v,1705229918,verilog,,,,mux2to2_tb,,,,,,,,
D:/Study/HDL/ASS/Logic design project/Training/Training.srcs/sources_1/new/mux2to1.v,1705229918,verilog,,D:/Study/HDL/ASS/Logic design project/Training/Training.srcs/sim_1/new/mux2to2_tb.v,,mux2to1,,,,,,,,
D:/Study/HDL/BROAD/lab1/dec1to2.v,1705229918,verilog,,D:/Study/HDL/ASS/Logic design project/Training/Training.srcs/sources_1/new/mux2to1.v,,dec1to2,,,,,,,,
