module ns_logic(ta,tb,tal,tbl,state,nextstate);//state transition design

input [2:0] state;
input ta,tb,tal,tbl;
output[2:0] nextstate;
//d2 = 'q2q1q0 + q2'q1 + q2q1'q0
assign nextstate[2] = ((~state[2])&(state[1])&(state[0])) | ((state[2])&(~state[1])) | ((state[2])&(state[1])&(~state[0]));
//d1 = 'q2'q1q0 + q1'q0 + q2'q1q0
assign nextstate[1] = ((~state[2])&(~state[1])&(state[0])) | ((state[1])&(~state[0])) | ((state[2])&(~state[1])&(state[0]));
//d1 = 'q2'q1'q0'ta + 'q2q1'q0'tal + q2'q1'q0'tb + q2q1'q0'tbl
assign nextstate[0] = ((~state[2])&(~state[1])&(~state[0])&(~ta)) | ((~state[2])&(state[1])&(~state[0])&(~tal)) | 
							((state[2])&(~state[1])&(~state[0])&(~tb)) | ((state[2])&(state[1])&(~state[0])&(~tbl));

endmodule
