Source Block: oh/gpio/dv/dut_gpio.v@38:48@HdlIdDef
   input [N-1:0]     wait_in;

   /*AUTOINPUT*/ 
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [AW-1:0]	gpio_en;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_ilat;		// From gpio of gpio.v
   wire			gpio_irq;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_out;		// From gpio of gpio.v
   wire [31:0]		reg_rdata;		// From gpio of gpio.v
   // End of automatics

Diff Content:
- 43    wire [AW-1:0]	gpio_en;		// From gpio of gpio.v

Clone Blocks:
Clone Blocks 1:
oh/gpio/dv/dut_gpio.v@39:49

   /*AUTOINPUT*/ 
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [AW-1:0]	gpio_en;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_ilat;		// From gpio of gpio.v
   wire			gpio_irq;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_out;		// From gpio of gpio.v
   wire [31:0]		reg_rdata;		// From gpio of gpio.v
   // End of automatics


Clone Blocks 2:
oh/gpio/dv/dut_gpio.v@40:50
   /*AUTOINPUT*/ 
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [AW-1:0]	gpio_en;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_ilat;		// From gpio of gpio.v
   wire			gpio_irq;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_out;		// From gpio of gpio.v
   wire [31:0]		reg_rdata;		// From gpio of gpio.v
   // End of automatics

   wire [AW-1:0] 	gpio_in;		// To gpio of gpio.v

Clone Blocks 3:
oh/gpio/dv/dut_gpio.v@42:52
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [AW-1:0]	gpio_en;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_ilat;		// From gpio of gpio.v
   wire			gpio_irq;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_out;		// From gpio of gpio.v
   wire [31:0]		reg_rdata;		// From gpio of gpio.v
   // End of automatics

   wire [AW-1:0] 	gpio_in;		// To gpio of gpio.v
   reg [N-1:0] 		access_out;


Clone Blocks 4:
oh/gpio/dv/dut_gpio.v@45:55
   wire			gpio_irq;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_out;		// From gpio of gpio.v
   wire [31:0]		reg_rdata;		// From gpio of gpio.v
   // End of automatics

   wire [AW-1:0] 	gpio_in;		// To gpio of gpio.v
   reg [N-1:0] 		access_out;

   //######################################################################
   //DUT
   //######################################################################

Clone Blocks 5:
oh/gpio/dv/dut_gpio.v@41:51
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [AW-1:0]	gpio_en;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_ilat;		// From gpio of gpio.v
   wire			gpio_irq;		// From gpio of gpio.v
   wire [AW-1:0]	gpio_out;		// From gpio of gpio.v
   wire [31:0]		reg_rdata;		// From gpio of gpio.v
   // End of automatics

   wire [AW-1:0] 	gpio_in;		// To gpio of gpio.v
   reg [N-1:0] 		access_out;

