

================================================================
== Vitis HLS Report for 'MuxWeightStream_Pipeline_VITIS_LOOP_314_1'
================================================================
* Date:           Mon Mar 10 15:35:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.377 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      578|      578|  5.780 us|  5.780 us|  578|  578|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_314_1  |      576|      576|         2|          1|          1|   576|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [tools.cpp:314->top.cpp:88]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mode_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode_4" [tools.cpp:311->top.cpp:88]   --->   Operation 54 'read' 'mode_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%num_w_sa_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %num_w_sa" [tools.cpp:311->top.cpp:88]   --->   Operation 55 'read' 'num_w_sa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.36ns)   --->   "%store_ln314 = store i30 0, i30 %i" [tools.cpp:314->top.cpp:88]   --->   Operation 56 'store' 'store_ln314' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_318_2.i"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_3 = load i30 %i" [tools.cpp:314->top.cpp:88]   --->   Operation 58 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%icmp_ln314 = icmp_eq  i30 %i_3, i30 %num_w_sa_read" [tools.cpp:314->top.cpp:88]   --->   Operation 59 'icmp' 'icmp_ln314' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.78ns)   --->   "%i_4 = add i30 %i_3, i30 1" [tools.cpp:314->top.cpp:88]   --->   Operation 60 'add' 'i_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %icmp_ln314, void %VITIS_LOOP_318_2.split.i, void %MuxWeightStream.exit.exitStub" [tools.cpp:314->top.cpp:88]   --->   Operation 61 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln317 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:317->top.cpp:88]   --->   Operation 62 'specpipeline' 'specpipeline_ln317' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln316 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576" [tools.cpp:316->top.cpp:88]   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln316' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln314 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [tools.cpp:314->top.cpp:88]   --->   Operation 64 'specloopname' 'specloopname_ln314' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %mode_4_read, void %if.then.3.3.i, void %if.else.3.3.i" [tools.cpp:323->top.cpp:88]   --->   Operation 65 'br' 'br_ln323' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.36ns)   --->   "%store_ln314 = store i30 %i_4, i30 %i" [tools.cpp:314->top.cpp:88]   --->   Operation 66 'store' 'store_ln314' <Predicate = (!icmp_ln314)> <Delay = 0.36>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln314)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 67 [1/1] (1.52ns)   --->   "%MM_SA_W_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W" [tools.cpp:324->top.cpp:88]   --->   Operation 67 'read' 'MM_SA_W_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 68 [1/1] (1.52ns)   --->   "%MM_SA_W_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_1" [tools.cpp:324->top.cpp:88]   --->   Operation 68 'read' 'MM_SA_W_1_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 69 [1/1] (1.52ns)   --->   "%MM_SA_W_2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_2" [tools.cpp:324->top.cpp:88]   --->   Operation 69 'read' 'MM_SA_W_2_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 70 [1/1] (1.52ns)   --->   "%MM_SA_W_3_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_3" [tools.cpp:324->top.cpp:88]   --->   Operation 70 'read' 'MM_SA_W_3_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 71 [1/1] (1.52ns)   --->   "%MM_SA_W_4_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_4" [tools.cpp:324->top.cpp:88]   --->   Operation 71 'read' 'MM_SA_W_4_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 72 [1/1] (1.52ns)   --->   "%MM_SA_W_5_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_5" [tools.cpp:324->top.cpp:88]   --->   Operation 72 'read' 'MM_SA_W_5_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 73 [1/1] (1.52ns)   --->   "%MM_SA_W_6_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_6" [tools.cpp:324->top.cpp:88]   --->   Operation 73 'read' 'MM_SA_W_6_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 74 [1/1] (1.52ns)   --->   "%MM_SA_W_7_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_7" [tools.cpp:324->top.cpp:88]   --->   Operation 74 'read' 'MM_SA_W_7_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 75 [1/1] (1.52ns)   --->   "%MM_SA_W_8_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_8" [tools.cpp:324->top.cpp:88]   --->   Operation 75 'read' 'MM_SA_W_8_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 76 [1/1] (1.52ns)   --->   "%MM_SA_W_9_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_9" [tools.cpp:324->top.cpp:88]   --->   Operation 76 'read' 'MM_SA_W_9_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 77 [1/1] (1.52ns)   --->   "%MM_SA_W_10_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_10" [tools.cpp:324->top.cpp:88]   --->   Operation 77 'read' 'MM_SA_W_10_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 78 [1/1] (1.52ns)   --->   "%MM_SA_W_11_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_11" [tools.cpp:324->top.cpp:88]   --->   Operation 78 'read' 'MM_SA_W_11_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 79 [1/1] (1.52ns)   --->   "%MM_SA_W_12_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_12" [tools.cpp:324->top.cpp:88]   --->   Operation 79 'read' 'MM_SA_W_12_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 80 [1/1] (1.52ns)   --->   "%MM_SA_W_13_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_13" [tools.cpp:324->top.cpp:88]   --->   Operation 80 'read' 'MM_SA_W_13_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 81 [1/1] (1.52ns)   --->   "%MM_SA_W_14_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_14" [tools.cpp:324->top.cpp:88]   --->   Operation 81 'read' 'MM_SA_W_14_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 82 [1/1] (1.52ns)   --->   "%MM_SA_W_15_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_15" [tools.cpp:324->top.cpp:88]   --->   Operation 82 'read' 'MM_SA_W_15_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 83 [1/1] (0.36ns)   --->   "%br_ln324 = br void %for.inc.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 83 'br' 'br_ln324' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 0.36>
ST_2 : Operation 84 [1/1] (1.49ns)   --->   "%Conv_SA_W_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W" [tools.cpp:326->top.cpp:88]   --->   Operation 84 'read' 'Conv_SA_W_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 85 [1/1] (1.49ns)   --->   "%Conv_SA_W_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_1" [tools.cpp:326->top.cpp:88]   --->   Operation 85 'read' 'Conv_SA_W_1_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 86 [1/1] (1.49ns)   --->   "%Conv_SA_W_2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_2" [tools.cpp:326->top.cpp:88]   --->   Operation 86 'read' 'Conv_SA_W_2_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 87 [1/1] (1.49ns)   --->   "%Conv_SA_W_3_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_3" [tools.cpp:326->top.cpp:88]   --->   Operation 87 'read' 'Conv_SA_W_3_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 88 [1/1] (1.49ns)   --->   "%Conv_SA_W_4_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_4" [tools.cpp:326->top.cpp:88]   --->   Operation 88 'read' 'Conv_SA_W_4_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 89 [1/1] (1.49ns)   --->   "%Conv_SA_W_5_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_5" [tools.cpp:326->top.cpp:88]   --->   Operation 89 'read' 'Conv_SA_W_5_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 90 [1/1] (1.49ns)   --->   "%Conv_SA_W_6_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_6" [tools.cpp:326->top.cpp:88]   --->   Operation 90 'read' 'Conv_SA_W_6_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 91 [1/1] (1.49ns)   --->   "%Conv_SA_W_7_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_7" [tools.cpp:326->top.cpp:88]   --->   Operation 91 'read' 'Conv_SA_W_7_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 92 [1/1] (1.49ns)   --->   "%Conv_SA_W_8_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_8" [tools.cpp:326->top.cpp:88]   --->   Operation 92 'read' 'Conv_SA_W_8_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 93 [1/1] (1.49ns)   --->   "%Conv_SA_W_9_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_9" [tools.cpp:326->top.cpp:88]   --->   Operation 93 'read' 'Conv_SA_W_9_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 94 [1/1] (1.49ns)   --->   "%Conv_SA_W_10_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_10" [tools.cpp:326->top.cpp:88]   --->   Operation 94 'read' 'Conv_SA_W_10_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 95 [1/1] (1.49ns)   --->   "%Conv_SA_W_11_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_11" [tools.cpp:326->top.cpp:88]   --->   Operation 95 'read' 'Conv_SA_W_11_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 96 [1/1] (1.49ns)   --->   "%Conv_SA_W_12_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_12" [tools.cpp:326->top.cpp:88]   --->   Operation 96 'read' 'Conv_SA_W_12_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 97 [1/1] (1.49ns)   --->   "%Conv_SA_W_13_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_13" [tools.cpp:326->top.cpp:88]   --->   Operation 97 'read' 'Conv_SA_W_13_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 98 [1/1] (1.49ns)   --->   "%Conv_SA_W_14_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_14" [tools.cpp:326->top.cpp:88]   --->   Operation 98 'read' 'Conv_SA_W_14_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 99 [1/1] (1.49ns)   --->   "%Conv_SA_W_15_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_15" [tools.cpp:326->top.cpp:88]   --->   Operation 99 'read' 'Conv_SA_W_15_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 100 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc.3.3.i"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 0.36>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_053 = phi i128 %MM_SA_W_3_read, void %if.then.3.3.i, i128 %Conv_SA_W_3_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 101 'phi' 'p_053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_051 = phi i128 %MM_SA_W_1_read, void %if.then.3.3.i, i128 %Conv_SA_W_1_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 102 'phi' 'p_051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_050 = phi i128 %MM_SA_W_read, void %if.then.3.3.i, i128 %Conv_SA_W_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 103 'phi' 'p_050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_052 = phi i128 %MM_SA_W_2_read, void %if.then.3.3.i, i128 %Conv_SA_W_2_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 104 'phi' 'p_052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_057 = phi i128 %MM_SA_W_7_read, void %if.then.3.3.i, i128 %Conv_SA_W_7_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 105 'phi' 'p_057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_055 = phi i128 %MM_SA_W_5_read, void %if.then.3.3.i, i128 %Conv_SA_W_5_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 106 'phi' 'p_055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_054 = phi i128 %MM_SA_W_4_read, void %if.then.3.3.i, i128 %Conv_SA_W_4_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 107 'phi' 'p_054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_056 = phi i128 %MM_SA_W_6_read, void %if.then.3.3.i, i128 %Conv_SA_W_6_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 108 'phi' 'p_056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_061 = phi i128 %MM_SA_W_11_read, void %if.then.3.3.i, i128 %Conv_SA_W_11_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 109 'phi' 'p_061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_059 = phi i128 %MM_SA_W_9_read, void %if.then.3.3.i, i128 %Conv_SA_W_9_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 110 'phi' 'p_059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_058 = phi i128 %MM_SA_W_8_read, void %if.then.3.3.i, i128 %Conv_SA_W_8_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 111 'phi' 'p_058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_060 = phi i128 %MM_SA_W_10_read, void %if.then.3.3.i, i128 %Conv_SA_W_10_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 112 'phi' 'p_060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_064 = phi i128 %MM_SA_W_14_read, void %if.then.3.3.i, i128 %Conv_SA_W_14_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 113 'phi' 'p_064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_062 = phi i128 %MM_SA_W_12_read, void %if.then.3.3.i, i128 %Conv_SA_W_12_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 114 'phi' 'p_062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_063 = phi i128 %MM_SA_W_13_read, void %if.then.3.3.i, i128 %Conv_SA_W_13_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 115 'phi' 'p_063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%temp = phi i128 %MM_SA_W_15_read, void %if.then.3.3.i, i128 %Conv_SA_W_15_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 116 'phi' 'temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W, i128 %p_050" [tools.cpp:327->top.cpp:88]   --->   Operation 117 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 118 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_1, i128 %p_051" [tools.cpp:327->top.cpp:88]   --->   Operation 118 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 119 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_2, i128 %p_052" [tools.cpp:327->top.cpp:88]   --->   Operation 119 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 120 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_3, i128 %p_053" [tools.cpp:327->top.cpp:88]   --->   Operation 120 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 121 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_4, i128 %p_054" [tools.cpp:327->top.cpp:88]   --->   Operation 121 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 122 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_5, i128 %p_055" [tools.cpp:327->top.cpp:88]   --->   Operation 122 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 123 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_6, i128 %p_056" [tools.cpp:327->top.cpp:88]   --->   Operation 123 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 124 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_7, i128 %p_057" [tools.cpp:327->top.cpp:88]   --->   Operation 124 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 125 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_8, i128 %p_058" [tools.cpp:327->top.cpp:88]   --->   Operation 125 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 126 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_9, i128 %p_059" [tools.cpp:327->top.cpp:88]   --->   Operation 126 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 127 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_10, i128 %p_060" [tools.cpp:327->top.cpp:88]   --->   Operation 127 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 128 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_11, i128 %p_061" [tools.cpp:327->top.cpp:88]   --->   Operation 128 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 129 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_12, i128 %p_062" [tools.cpp:327->top.cpp:88]   --->   Operation 129 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 130 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_13, i128 %p_063" [tools.cpp:327->top.cpp:88]   --->   Operation 130 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 131 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_14, i128 %p_064" [tools.cpp:327->top.cpp:88]   --->   Operation 131 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 132 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_15, i128 %temp" [tools.cpp:327->top.cpp:88]   --->   Operation 132 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln314 = br void %VITIS_LOOP_318_2.i" [tools.cpp:314->top.cpp:88]   --->   Operation 133 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.508ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln314', tools.cpp:314->top.cpp:88) of constant 0 on local variable 'i', tools.cpp:314->top.cpp:88 [102]  (0.362 ns)
	'load' operation 30 bit ('i', tools.cpp:314->top.cpp:88) on local variable 'i', tools.cpp:314->top.cpp:88 [105]  (0.000 ns)
	'add' operation 30 bit ('i', tools.cpp:314->top.cpp:88) [107]  (0.784 ns)
	'store' operation 0 bit ('store_ln314', tools.cpp:314->top.cpp:88) of variable 'i', tools.cpp:314->top.cpp:88 on local variable 'i', tools.cpp:314->top.cpp:88 [183]  (0.362 ns)

 <State 2>: 3.377ns
The critical path consists of the following:
	fifo read operation ('MM_SA_W_read', tools.cpp:324->top.cpp:88) on port 'MM_SA_W' (tools.cpp:324->top.cpp:88) [115]  (1.520 ns)
	multiplexor before 'phi' operation 128 bit ('p_050', tools.cpp:324->top.cpp:88) with incoming values : ('MM_SA_W_read', tools.cpp:324->top.cpp:88) ('Conv_SA_W_read', tools.cpp:326->top.cpp:88) [153]  (0.362 ns)
	'phi' operation 128 bit ('p_050', tools.cpp:324->top.cpp:88) with incoming values : ('MM_SA_W_read', tools.cpp:324->top.cpp:88) ('Conv_SA_W_read', tools.cpp:326->top.cpp:88) [153]  (0.000 ns)
	fifo write operation ('write_ln327', tools.cpp:327->top.cpp:88) on port 'fifo_SA_W' (tools.cpp:327->top.cpp:88) [167]  (1.495 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
