

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Feb 25 13:49:19 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lab2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.712 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      138|      138|  1.380 us|  1.380 us|  139|  139|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_loop_fu_78  |fir_Pipeline_loop  |      132|      132|  1.320 us|  1.320 us|  132|  132|       no|
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 8 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (3.25ns)   --->   "%shift_reg_load = load i16 127" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:15]   --->   Operation 9 'load' 'shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/2] (3.25ns)   --->   "%shift_reg_load = load i16 127" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:15]   --->   Operation 10 'load' 'shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 5.58>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %shift_reg_load" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 11 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (5.58ns)   --->   "%mul_ln12 = mul i22 %sext_ln12, i22 51" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 12 'mul' 'mul_ln12' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.05>
ST_4 : Operation 13 [1/1] (1.00ns)   --->   "%data_in_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %data_in"   --->   Operation 13 'read' 'data_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 14 [2/2] (1.58ns)   --->   "%call_ln12 = call void @fir_Pipeline_loop, i22 %mul_ln12, i31 %acc_2_loc, i16 %shift_reg, i12 %coeff" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 14 'call' 'call_ln12' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i16 %data_in_read" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:21]   --->   Operation 15 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [3/3] (1.05ns) (grouped into DSP with root node acc)   --->   "%mul_ln21 = mul i23 %sext_ln21, i23 51" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:21]   --->   Operation 16 'mul' 'mul_ln21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln12 = call void @fir_Pipeline_loop, i22 %mul_ln12, i31 %acc_2_loc, i16 %shift_reg, i12 %coeff" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:12]   --->   Operation 17 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 18 [2/3] (1.05ns) (grouped into DSP with root node acc)   --->   "%mul_ln21 = mul i23 %sext_ln21, i23 51" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:21]   --->   Operation 18 'mul' 'mul_ln21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i31 %acc_2_loc" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:16]   --->   Operation 19 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/3] (0.00ns) (grouped into DSP with root node acc)   --->   "%mul_ln21 = mul i23 %sext_ln21, i23 51" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:21]   --->   Operation 20 'mul' 'mul_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 21 [1/1] (0.00ns) (grouped into DSP with root node acc)   --->   "%sext_ln21_1 = sext i23 %mul_ln21" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:21]   --->   Operation 21 'sext' 'sext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [2/2] (2.10ns) (root node of the DSP)   --->   "%acc = add i31 %acc_2_loc_load, i31 %sext_ln21_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:21]   --->   Operation 22 'add' 'acc' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 23 [1/1] (3.25ns)   --->   "%store_ln22 = store i16 %data_in_read, i16 0" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:22]   --->   Operation 23 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 7 <SV = 6> <Delay = 3.10>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:3]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_out"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data_in"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/2] (2.10ns) (root node of the DSP)   --->   "%acc = add i31 %acc_2_loc_load, i31 %sext_ln21_1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:21]   --->   Operation 32 'add' 'acc' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %acc, i32 15, i32 30" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:23]   --->   Operation 33 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (1.00ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %data_out, i16 %trunc_ln1" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:23]   --->   Operation 34 'write' 'write_ln23' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [C:/Users/chopram/Downloads/2023_egre429lab2/2023_egre429lab2/hls/fir.cpp:24]   --->   Operation 35 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ coeff]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_2_loc         (alloca       ) [ 00111110]
shift_reg_load    (load         ) [ 00010000]
sext_ln12         (sext         ) [ 00000000]
mul_ln12          (mul          ) [ 00001100]
data_in_read      (read         ) [ 00000110]
sext_ln21         (sext         ) [ 00000110]
call_ln12         (call         ) [ 00000000]
acc_2_loc_load    (load         ) [ 00000001]
mul_ln21          (mul          ) [ 00000000]
sext_ln21_1       (sext         ) [ 00000001]
store_ln22        (store        ) [ 00000000]
spectopmodule_ln3 (spectopmodule) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specbitsmap_ln0   (specbitsmap  ) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
specinterface_ln0 (specinterface) [ 00000000]
acc               (add          ) [ 00000000]
trunc_ln1         (partselect   ) [ 00000000]
write_ln23        (write        ) [ 00000000]
ret_ln24          (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeff">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_Pipeline_loop"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="acc_2_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_2_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_in_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_read/4 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln23_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="16" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/7 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="16" slack="2"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 store_ln22/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fir_Pipeline_loop_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="22" slack="1"/>
<pin id="81" dir="0" index="2" bw="31" slack="3"/>
<pin id="82" dir="0" index="3" bw="16" slack="0"/>
<pin id="83" dir="0" index="4" bw="12" slack="0"/>
<pin id="84" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln12_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="1"/>
<pin id="90" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="mul_ln12_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="0"/>
<pin id="94" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln21_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="acc_2_loc_load_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="31" slack="5"/>
<pin id="103" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_2_loc_load/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="31" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="0" index="3" bw="6" slack="0"/>
<pin id="109" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="114" class="1007" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="6" slack="0"/>
<pin id="117" dir="0" index="2" bw="31" slack="0"/>
<pin id="118" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln21/4 sext_ln21_1/6 acc/6 "/>
</bind>
</comp>

<comp id="123" class="1005" name="acc_2_loc_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="3"/>
<pin id="125" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="acc_2_loc "/>
</bind>
</comp>

<comp id="129" class="1005" name="shift_reg_load_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="1"/>
<pin id="131" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="134" class="1005" name="mul_ln12_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="22" slack="1"/>
<pin id="136" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12 "/>
</bind>
</comp>

<comp id="139" class="1005" name="data_in_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="2"/>
<pin id="141" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data_in_read "/>
</bind>
</comp>

<comp id="144" class="1005" name="sext_ln21_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="23" slack="1"/>
<pin id="146" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="52" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="58" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="110"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="113"><net_src comp="104" pin="4"/><net_sink comp="64" pin=2"/></net>

<net id="119"><net_src comp="97" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="101" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="114" pin="3"/><net_sink comp="104" pin=1"/></net>

<net id="126"><net_src comp="54" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="128"><net_src comp="123" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="132"><net_src comp="71" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="137"><net_src comp="91" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="142"><net_src comp="58" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="147"><net_src comp="97" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {7 }
	Port: shift_reg | {4 5 6 }
 - Input state : 
	Port: fir : data_in | {4 }
	Port: fir : shift_reg | {1 2 4 5 }
	Port: fir : coeff | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
		mul_ln12 : 1
	State 4
		mul_ln21 : 1
	State 5
	State 6
		sext_ln21_1 : 1
		acc : 2
	State 7
		trunc_ln1 : 1
		write_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_fir_Pipeline_loop_fu_78 |    1    |  6.4713 |   211   |    69   |
|----------|-----------------------------|---------|---------|---------|---------|
|    mul   |        mul_ln12_fu_91       |    1    |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|---------|
|  muladd  |          grp_fu_114         |    1    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   read   |   data_in_read_read_fu_58   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   write  |    write_ln23_write_fu_64   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   sext   |       sext_ln12_fu_88       |    0    |    0    |    0    |    0    |
|          |       sext_ln21_fu_97       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|partselect|       trunc_ln1_fu_104      |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    3    |  6.4713 |   211   |    75   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|  coeff  |    1   |    0   |    0   |    -   |
|shift_reg|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   acc_2_loc_reg_123  |   31   |
| data_in_read_reg_139 |   16   |
|   mul_ln12_reg_134   |   22   |
|   sext_ln21_reg_144  |   23   |
|shift_reg_load_reg_129|   16   |
+----------------------+--------+
|         Total        |   108  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |  16  |   32   |
|    grp_fu_114    |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  3.176  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    6   |   211  |   75   |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   108  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |    9   |   319  |   84   |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
