

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:55:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixadd
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.988 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  40.970 us|  40.970 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |     8192|     8192|         1|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln83 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:83]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln88 = store i14 0, i14 %i" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 7 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.body.i.i" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 8 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.81ns)   --->   "%icmp_ln88 = icmp_eq  i14 %i_1, i14 8192" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 10 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.81ns)   --->   "%i_2 = add i14 %i_1, i14 1" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 11 'add' 'i_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.body.i.i.split, void %for.end" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 12 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 13 'specpipeline' 'specpipeline_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 15 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln88 = store i14 %i_2, i14 %i" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 16 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.body.i.i" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88]   --->   Operation 17 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln102 = ret i32 0" [benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:102]   --->   Operation 18 'ret' 'ret_ln102' <Predicate = (icmp_ln88)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.988ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln88', benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88) of constant 0 on local variable 'i', benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88 [4]  (1.588 ns)
	'load' operation 14 bit ('i', benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88) on local variable 'i', benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88 [7]  (0.000 ns)
	'add' operation 14 bit ('i', benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88) [9]  (1.812 ns)
	'store' operation 0 bit ('store_ln88', benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88) of variable 'i', benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88 on local variable 'i', benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88->benchmarks/jianyicheng/matrixadd/src/matrixadd.cpp:88 [15]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
