# Multiply-and-Accumulate-Module-based-on-Tensor-Processing-Unit-processor
Contains files for a digital ASIC design capable of performing matrix multiplication using a systolic array architecture. This architecture is based on Googleâ€™s Tensor Processing Unit (TPU)


![image](https://github.com/user-attachments/assets/e4d4ab9e-d36e-4f9c-bb42-9b4fe58f03be)
