// Seed: 722365288
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4 = -1'b0, id_5, id_6;
  wire id_7;
  parameter id_8 = 1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_2 = 32'd78
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5
  );
  input wire _id_2;
  input wire id_1;
  assign id_3 = id_1;
  tri1 [id_2 : -1] id_6 = 1'd0 - -1;
endmodule
