# project_1
This project implements a 4-bit Mod-13 synchronous counter using Verilog HDL and simulates it using Xilinx Vivado.  The counter increments from 0 to 12 and then wraps back to 0 (modulo-13Â operation).
