[2025-09-16 23:24:30] START suite=qualcomm_srv trace=srv465_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv465_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2827198 heartbeat IPC: 3.537 cumulative IPC: 3.537 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5444872 heartbeat IPC: 3.82 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5444872 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5444872 cumulative IPC: 3.673 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 11359140 heartbeat IPC: 1.691 cumulative IPC: 1.691 (Simulation time: 00 hr 02 min 07 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 17151642 heartbeat IPC: 1.726 cumulative IPC: 1.708 (Simulation time: 00 hr 03 min 01 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 23200498 heartbeat IPC: 1.653 cumulative IPC: 1.69 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 28903592 heartbeat IPC: 1.753 cumulative IPC: 1.705 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 34616283 heartbeat IPC: 1.75 cumulative IPC: 1.714 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 40285958 heartbeat IPC: 1.764 cumulative IPC: 1.722 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 45937340 heartbeat IPC: 1.769 cumulative IPC: 1.729 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 51611894 heartbeat IPC: 1.762 cumulative IPC: 1.733 (Simulation time: 00 hr 08 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv465_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 57291878 heartbeat IPC: 1.761 cumulative IPC: 1.736 (Simulation time: 00 hr 09 min 15 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 57492998 cumulative IPC: 1.739 (Simulation time: 00 hr 10 min 06 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 57492998 cumulative IPC: 1.739 (Simulation time: 00 hr 10 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv465_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.739 instructions: 100000003 cycles: 57492998
CPU 0 Branch Prediction Accuracy: 96.63% MPKI: 5.792 Average ROB Occupancy at Mispredict: 66.93
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00216
BRANCH_INDIRECT: 0.06094
BRANCH_CONDITIONAL: 5.396
BRANCH_DIRECT_CALL: 0.00561
BRANCH_INDIRECT_CALL: 0.3028
BRANCH_RETURN: 0.02425


====Backend Stall Breakdown====
ROB_STALL: 252775
LQ_STALL: 0
SQ_STALL: 49481


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 185.29688
REPLAY_LOAD: 53.641666
NON_REPLAY_LOAD: 16.33004

== Total ==
ADDR_TRANS: 23718
REPLAY_LOAD: 25748
NON_REPLAY_LOAD: 203309

== Counts ==
ADDR_TRANS: 128
REPLAY_LOAD: 480
NON_REPLAY_LOAD: 12450

cpu0->cpu0_STLB TOTAL        ACCESS:    2211014 HIT:    2199642 MISS:      11372 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2211014 HIT:    2199642 MISS:      11372 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 259.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9032472 HIT:    8661210 MISS:     371262 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8444183 HIT:    8148457 MISS:     295726 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     109308 HIT:      57699 MISS:      51609 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     453794 HIT:     452548 MISS:       1246 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25187 HIT:       2506 MISS:      22681 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.51 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17152943 HIT:    6304080 MISS:   10848863 MSHR_MERGE:    3148160
cpu0->cpu0_L1I LOAD         ACCESS:   17152943 HIT:    6304080 MISS:   10848863 MSHR_MERGE:    3148160
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.33 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26942459 HIT:   25450916 MISS:    1491543 MSHR_MERGE:     613567
cpu0->cpu0_L1D LOAD         ACCESS:   14721916 HIT:   13560052 MISS:    1161864 MSHR_MERGE:     418384
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12193804 HIT:   11890049 MISS:     303755 MSHR_MERGE:     194446
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26739 HIT:        815 MISS:      25924 MSHR_MERGE:        737
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 28.34 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13845511 HIT:   11139829 MISS:    2705682 MSHR_MERGE:    1498932
cpu0->cpu0_ITLB LOAD         ACCESS:   13845511 HIT:   11139829 MISS:    2705682 MSHR_MERGE:    1498932
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.078 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25251765 HIT:   23726061 MISS:    1525704 MSHR_MERGE:     521439
cpu0->cpu0_DTLB LOAD         ACCESS:   25251765 HIT:   23726061 MISS:    1525704 MSHR_MERGE:     521439
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.831 cycles
cpu0->LLC TOTAL        ACCESS:     576149 HIT:     520539 MISS:      55610 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     295726 HIT:     263531 MISS:      32195 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51609 HIT:      40978 MISS:      10631 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     206133 HIT:     205652 MISS:        481 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22681 HIT:      10378 MISS:      12303 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 85.42 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        886
  ROW_BUFFER_MISS:      54235
  AVG DBUS CONGESTED CYCLE: 5.391
Channel 0 WQ ROW_BUFFER_HIT:       1178
  ROW_BUFFER_MISS:      13480
  FULL:          0
Channel 0 REFRESHES ISSUED:       4791

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1021404       158414        72849        13096
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          188          428          526
  STLB miss resolved @ L2C                0           91          310          949         2590
  STLB miss resolved @ LLC                0           99          720         2946         8037
  STLB miss resolved @ MEM                0            3          843         5596        11150

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             267065        38846      1790600         7664          188
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           99           75           61
  STLB miss resolved @ L2C                0           70          167           85           20
  STLB miss resolved @ LLC                0           11          121          187           64
  STLB miss resolved @ MEM                0            4           26           68          220
[2025-09-16 23:34:37] END   suite=qualcomm_srv trace=srv465_ap (rc=0)
