// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "05/02/2024 04:06:46"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module TopModule (
	clk,
	rst,
	vga_clk,
	h_sync,
	v_sync,
	sync_b,
	blank_b,
	red,
	green,
	blue);
input 	clk;
input 	rst;
output 	vga_clk;
output 	h_sync;
output 	v_sync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;

// Design Ports Information
// rst	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_clk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst~input_o ;
wire \clk~input_o ;
wire \vga_pll|divider~0_combout ;
wire \vga_pll|divider~feeder_combout ;
wire \vga_pll|divider~q ;
wire \vgaCont|Add0~21_sumout ;
wire \vgaCont|Add0~22 ;
wire \vgaCont|Add0~25_sumout ;
wire \vgaCont|Add0~26 ;
wire \vgaCont|Add0~29_sumout ;
wire \vgaCont|Add0~30 ;
wire \vgaCont|Add0~33_sumout ;
wire \vgaCont|x[3]~feeder_combout ;
wire \vgaCont|Add0~34 ;
wire \vgaCont|Add0~38 ;
wire \vgaCont|Add0~5_sumout ;
wire \vgaCont|Add0~6 ;
wire \vgaCont|Add0~9_sumout ;
wire \vgaCont|Add0~10 ;
wire \vgaCont|Add0~13_sumout ;
wire \vgaCont|Add0~14 ;
wire \vgaCont|Add0~17_sumout ;
wire \vgaCont|Equal0~0_combout ;
wire \vgaCont|Add0~18 ;
wire \vgaCont|Add0~1_sumout ;
wire \vgaCont|Equal0~1_combout ;
wire \vgaCont|Add0~37_sumout ;
wire \vgaCont|x[4]~DUPLICATE_q ;
wire \vgaCont|h_sync~0_combout ;
wire \vgaCont|Add1~21_sumout ;
wire \vgaCont|Add1~22 ;
wire \vgaCont|Add1~25_sumout ;
wire \vgaCont|Add1~26 ;
wire \vgaCont|Add1~29_sumout ;
wire \vgaCont|Add1~30 ;
wire \vgaCont|Add1~34 ;
wire \vgaCont|Add1~37_sumout ;
wire \vgaCont|Add1~38 ;
wire \vgaCont|Add1~1_sumout ;
wire \vgaCont|Add1~2 ;
wire \vgaCont|Add1~9_sumout ;
wire \vgaCont|Add1~10 ;
wire \vgaCont|Add1~13_sumout ;
wire \vgaCont|Add1~14 ;
wire \vgaCont|Add1~17_sumout ;
wire \vgaCont|Add1~18 ;
wire \vgaCont|Add1~5_sumout ;
wire \vgaCont|Equal1~0_combout ;
wire \vgaCont|Equal1~1_combout ;
wire \vgaCont|Add1~33_sumout ;
wire \vgaCont|y[3]~DUPLICATE_q ;
wire \vgaCont|v_sync~0_combout ;
wire \vgaCont|v_sync~1_combout ;
wire \vgaCont|sync_b~combout ;
wire \vgaCont|blank_b~combout ;
wire \clk~inputCLKENA0_outclk ;
wire \micro_arch|read_address[0]~0_combout ;
wire \micro_arch|Add0~13_sumout ;
wire \micro_arch|Add0~14 ;
wire \micro_arch|Add0~17_sumout ;
wire \micro_arch|Add0~18 ;
wire \micro_arch|Add0~21_sumout ;
wire \micro_arch|Add0~22 ;
wire \micro_arch|Add0~25_sumout ;
wire \micro_arch|Add0~26 ;
wire \micro_arch|Add0~29_sumout ;
wire \micro_arch|Add0~30 ;
wire \micro_arch|Add0~33_sumout ;
wire \micro_arch|Add0~34 ;
wire \micro_arch|Add0~37_sumout ;
wire \micro_arch|Add0~38 ;
wire \micro_arch|Add0~41_sumout ;
wire \micro_arch|Add0~42 ;
wire \micro_arch|Add0~45_sumout ;
wire \micro_arch|Add0~46 ;
wire \micro_arch|Add0~49_sumout ;
wire \micro_arch|Add0~50 ;
wire \micro_arch|Add0~53_sumout ;
wire \micro_arch|Add0~54 ;
wire \micro_arch|Add0~57_sumout ;
wire \micro_arch|Add0~58 ;
wire \micro_arch|Add0~5_sumout ;
wire \micro_arch|read_address[13]~DUPLICATE_q ;
wire \micro_arch|Add0~6 ;
wire \micro_arch|Add0~9_sumout ;
wire \micro_arch|Add0~10 ;
wire \micro_arch|Add0~1_sumout ;
wire \micro_arch|read_address[15]~DUPLICATE_q ;
wire \micro_arch|read_address[14]~DUPLICATE_q ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ;
wire \~GND~combout ;
wire \micro_arch|read_address[1]~DUPLICATE_q ;
wire \micro_arch|read_address[4]~DUPLICATE_q ;
wire \micro_arch|read_address[6]~DUPLICATE_q ;
wire \micro_arch|read_address[7]~DUPLICATE_q ;
wire \micro_arch|read_address[8]~DUPLICATE_q ;
wire \micro_arch|read_address[9]~DUPLICATE_q ;
wire \micro_arch|read_address[10]~DUPLICATE_q ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \gen_grid|red[0]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \gen_grid|red[0]~1_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \gen_grid|red[0]~2_combout ;
wire \gen_grid|red[0]~3_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \gen_grid|red[1]~4_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \gen_grid|red[1]~5_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \gen_grid|red[1]~6_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \gen_grid|red[2]~7_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \gen_grid|red[2]~8_combout ;
wire \gen_grid|red[2]~9_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \gen_grid|red[3]~11_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \gen_grid|red[3]~10_combout ;
wire \gen_grid|red[3]~12_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \gen_grid|red[4]~14_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \gen_grid|red[4]~13_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \gen_grid|red[4]~15_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \gen_grid|red[5]~16_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \gen_grid|red[5]~17_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \gen_grid|red[5]~18_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \gen_grid|red[6]~19_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \gen_grid|red[6]~20_combout ;
wire \gen_grid|red[6]~21_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \gen_grid|red[7]~23_combout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \gen_grid|red[7]~22_combout ;
wire \gen_grid|red[7]~24_combout ;
wire [3:0] \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w ;
wire [2:0] \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a ;
wire [9:0] \vgaCont|x ;
wire [9:0] \vgaCont|y ;
wire [15:0] \micro_arch|read_address ;

wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vga_clk~output (
	.i(\vga_pll|divider~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_clk),
	.obar());
// synopsys translate_off
defparam \vga_clk~output .bus_hold = "false";
defparam \vga_clk~output .open_drain_output = "false";
defparam \vga_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\vgaCont|h_sync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\vgaCont|v_sync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_b~output (
	.i(!\vgaCont|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_b~output (
	.i(\vgaCont|blank_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\gen_grid|red[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(\gen_grid|red[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\gen_grid|red[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(\gen_grid|red[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\gen_grid|red[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\gen_grid|red[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\gen_grid|red[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\gen_grid|red[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N39
cyclonev_lcell_comb \vga_pll|divider~0 (
// Equation(s):
// \vga_pll|divider~0_combout  = ( !\vga_pll|divider~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_pll|divider~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_pll|divider~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_pll|divider~0 .extended_lut = "off";
defparam \vga_pll|divider~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \vga_pll|divider~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N18
cyclonev_lcell_comb \vga_pll|divider~feeder (
// Equation(s):
// \vga_pll|divider~feeder_combout  = ( \vga_pll|divider~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_pll|divider~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_pll|divider~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_pll|divider~feeder .extended_lut = "off";
defparam \vga_pll|divider~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vga_pll|divider~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y72_N20
dffeas \vga_pll|divider (
	.clk(\clk~input_o ),
	.d(\vga_pll|divider~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_pll|divider~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_pll|divider .is_wysiwyg = "true";
defparam \vga_pll|divider .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N49
dffeas \vgaCont|x[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[7] .is_wysiwyg = "true";
defparam \vgaCont|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N0
cyclonev_lcell_comb \vgaCont|Add0~21 (
// Equation(s):
// \vgaCont|Add0~21_sumout  = SUM(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add0~22  = CARRY(( \vgaCont|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~21_sumout ),
	.cout(\vgaCont|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~21 .extended_lut = "off";
defparam \vgaCont|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \vgaCont|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N53
dffeas \vgaCont|x[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[0] .is_wysiwyg = "true";
defparam \vgaCont|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N3
cyclonev_lcell_comb \vgaCont|Add0~25 (
// Equation(s):
// \vgaCont|Add0~25_sumout  = SUM(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))
// \vgaCont|Add0~26  = CARRY(( \vgaCont|x [1] ) + ( GND ) + ( \vgaCont|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~25_sumout ),
	.cout(\vgaCont|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~25 .extended_lut = "off";
defparam \vgaCont|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N41
dffeas \vgaCont|x[1] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[1] .is_wysiwyg = "true";
defparam \vgaCont|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N6
cyclonev_lcell_comb \vgaCont|Add0~29 (
// Equation(s):
// \vgaCont|Add0~29_sumout  = SUM(( \vgaCont|x [2] ) + ( GND ) + ( \vgaCont|Add0~26  ))
// \vgaCont|Add0~30  = CARRY(( \vgaCont|x [2] ) + ( GND ) + ( \vgaCont|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~29_sumout ),
	.cout(\vgaCont|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~29 .extended_lut = "off";
defparam \vgaCont|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N35
dffeas \vgaCont|x[2] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[2] .is_wysiwyg = "true";
defparam \vgaCont|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N9
cyclonev_lcell_comb \vgaCont|Add0~33 (
// Equation(s):
// \vgaCont|Add0~33_sumout  = SUM(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))
// \vgaCont|Add0~34  = CARRY(( \vgaCont|x [3] ) + ( GND ) + ( \vgaCont|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~33_sumout ),
	.cout(\vgaCont|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~33 .extended_lut = "off";
defparam \vgaCont|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N36
cyclonev_lcell_comb \vgaCont|x[3]~feeder (
// Equation(s):
// \vgaCont|x[3]~feeder_combout  = ( \vgaCont|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vgaCont|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|x[3]~feeder .extended_lut = "off";
defparam \vgaCont|x[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \vgaCont|x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N38
dffeas \vgaCont|x[3] (
	.clk(\vga_pll|divider~q ),
	.d(\vgaCont|x[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[3] .is_wysiwyg = "true";
defparam \vgaCont|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N12
cyclonev_lcell_comb \vgaCont|Add0~37 (
// Equation(s):
// \vgaCont|Add0~37_sumout  = SUM(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))
// \vgaCont|Add0~38  = CARRY(( \vgaCont|x [4] ) + ( GND ) + ( \vgaCont|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~37_sumout ),
	.cout(\vgaCont|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~37 .extended_lut = "off";
defparam \vgaCont|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N15
cyclonev_lcell_comb \vgaCont|Add0~5 (
// Equation(s):
// \vgaCont|Add0~5_sumout  = SUM(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))
// \vgaCont|Add0~6  = CARRY(( \vgaCont|x [5] ) + ( GND ) + ( \vgaCont|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~5_sumout ),
	.cout(\vgaCont|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~5 .extended_lut = "off";
defparam \vgaCont|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N43
dffeas \vgaCont|x[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[5] .is_wysiwyg = "true";
defparam \vgaCont|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N18
cyclonev_lcell_comb \vgaCont|Add0~9 (
// Equation(s):
// \vgaCont|Add0~9_sumout  = SUM(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))
// \vgaCont|Add0~10  = CARRY(( \vgaCont|x [6] ) + ( GND ) + ( \vgaCont|Add0~6  ))

	.dataa(gnd),
	.datab(!\vgaCont|x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~9_sumout ),
	.cout(\vgaCont|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~9 .extended_lut = "off";
defparam \vgaCont|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N59
dffeas \vgaCont|x[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[6] .is_wysiwyg = "true";
defparam \vgaCont|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N21
cyclonev_lcell_comb \vgaCont|Add0~13 (
// Equation(s):
// \vgaCont|Add0~13_sumout  = SUM(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))
// \vgaCont|Add0~14  = CARRY(( \vgaCont|x [7] ) + ( GND ) + ( \vgaCont|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~13_sumout ),
	.cout(\vgaCont|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~13 .extended_lut = "off";
defparam \vgaCont|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N32
dffeas \vgaCont|x[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[8] .is_wysiwyg = "true";
defparam \vgaCont|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N24
cyclonev_lcell_comb \vgaCont|Add0~17 (
// Equation(s):
// \vgaCont|Add0~17_sumout  = SUM(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))
// \vgaCont|Add0~18  = CARRY(( \vgaCont|x [8] ) + ( GND ) + ( \vgaCont|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~17_sumout ),
	.cout(\vgaCont|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~17 .extended_lut = "off";
defparam \vgaCont|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N54
cyclonev_lcell_comb \vgaCont|Equal0~0 (
// Equation(s):
// \vgaCont|Equal0~0_combout  = ( !\vgaCont|Add0~33_sumout  & ( \vgaCont|Add0~37_sumout  & ( (!\vgaCont|Add0~21_sumout  & (!\vgaCont|Add0~25_sumout  & !\vgaCont|Add0~29_sumout )) ) ) )

	.dataa(!\vgaCont|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\vgaCont|Add0~25_sumout ),
	.datad(!\vgaCont|Add0~29_sumout ),
	.datae(!\vgaCont|Add0~33_sumout ),
	.dataf(!\vgaCont|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~0 .extended_lut = "off";
defparam \vgaCont|Equal0~0 .lut_mask = 64'h00000000A0000000;
defparam \vgaCont|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N56
dffeas \vgaCont|x[9] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[9] .is_wysiwyg = "true";
defparam \vgaCont|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N27
cyclonev_lcell_comb \vgaCont|Add0~1 (
// Equation(s):
// \vgaCont|Add0~1_sumout  = SUM(( \vgaCont|x [9] ) + ( GND ) + ( \vgaCont|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add0~1 .extended_lut = "off";
defparam \vgaCont|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N30
cyclonev_lcell_comb \vgaCont|Equal0~1 (
// Equation(s):
// \vgaCont|Equal0~1_combout  = ( \vgaCont|Equal0~0_combout  & ( \vgaCont|Add0~1_sumout  & ( (\vgaCont|Add0~13_sumout  & (!\vgaCont|Add0~9_sumout  & (!\vgaCont|Add0~17_sumout  & \vgaCont|Add0~5_sumout ))) ) ) )

	.dataa(!\vgaCont|Add0~13_sumout ),
	.datab(!\vgaCont|Add0~9_sumout ),
	.datac(!\vgaCont|Add0~17_sumout ),
	.datad(!\vgaCont|Add0~5_sumout ),
	.datae(!\vgaCont|Equal0~0_combout ),
	.dataf(!\vgaCont|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal0~1 .extended_lut = "off";
defparam \vgaCont|Equal0~1 .lut_mask = 64'h0000000000000040;
defparam \vgaCont|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y72_N47
dffeas \vgaCont|x[4] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[4] .is_wysiwyg = "true";
defparam \vgaCont|x[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y72_N46
dffeas \vgaCont|x[4]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y72_N42
cyclonev_lcell_comb \vgaCont|h_sync~0 (
// Equation(s):
// \vgaCont|h_sync~0_combout  = ( \vgaCont|x [5] & ( \vgaCont|x [8] & ( ((!\vgaCont|x [6]) # ((!\vgaCont|x [7]) # (\vgaCont|x [9]))) # (\vgaCont|x[4]~DUPLICATE_q ) ) ) ) # ( !\vgaCont|x [5] & ( \vgaCont|x [8] & ( (!\vgaCont|x [6]) # ((!\vgaCont|x [7]) # 
// (\vgaCont|x [9])) ) ) ) # ( \vgaCont|x [5] & ( !\vgaCont|x [8] ) ) # ( !\vgaCont|x [5] & ( !\vgaCont|x [8] ) )

	.dataa(!\vgaCont|x[4]~DUPLICATE_q ),
	.datab(!\vgaCont|x [6]),
	.datac(!\vgaCont|x [9]),
	.datad(!\vgaCont|x [7]),
	.datae(!\vgaCont|x [5]),
	.dataf(!\vgaCont|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|h_sync~0 .extended_lut = "off";
defparam \vgaCont|h_sync~0 .lut_mask = 64'hFFFFFFFFFFCFFFDF;
defparam \vgaCont|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N17
dffeas \vgaCont|y[6] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[6] .is_wysiwyg = "true";
defparam \vgaCont|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N30
cyclonev_lcell_comb \vgaCont|Add1~21 (
// Equation(s):
// \vgaCont|Add1~21_sumout  = SUM(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))
// \vgaCont|Add1~22  = CARRY(( \vgaCont|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~21_sumout ),
	.cout(\vgaCont|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~21 .extended_lut = "off";
defparam \vgaCont|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \vgaCont|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N23
dffeas \vgaCont|y[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[0] .is_wysiwyg = "true";
defparam \vgaCont|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N33
cyclonev_lcell_comb \vgaCont|Add1~25 (
// Equation(s):
// \vgaCont|Add1~25_sumout  = SUM(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))
// \vgaCont|Add1~26  = CARRY(( \vgaCont|y [1] ) + ( GND ) + ( \vgaCont|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~25_sumout ),
	.cout(\vgaCont|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~25 .extended_lut = "off";
defparam \vgaCont|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N14
dffeas \vgaCont|y[1] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[1] .is_wysiwyg = "true";
defparam \vgaCont|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N36
cyclonev_lcell_comb \vgaCont|Add1~29 (
// Equation(s):
// \vgaCont|Add1~29_sumout  = SUM(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))
// \vgaCont|Add1~30  = CARRY(( \vgaCont|y [2] ) + ( GND ) + ( \vgaCont|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~29_sumout ),
	.cout(\vgaCont|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~29 .extended_lut = "off";
defparam \vgaCont|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N2
dffeas \vgaCont|y[2] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[2] .is_wysiwyg = "true";
defparam \vgaCont|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N39
cyclonev_lcell_comb \vgaCont|Add1~33 (
// Equation(s):
// \vgaCont|Add1~33_sumout  = SUM(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))
// \vgaCont|Add1~34  = CARRY(( \vgaCont|y [3] ) + ( GND ) + ( \vgaCont|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~33_sumout ),
	.cout(\vgaCont|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~33 .extended_lut = "off";
defparam \vgaCont|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N42
cyclonev_lcell_comb \vgaCont|Add1~37 (
// Equation(s):
// \vgaCont|Add1~37_sumout  = SUM(( \vgaCont|y [4] ) + ( GND ) + ( \vgaCont|Add1~34  ))
// \vgaCont|Add1~38  = CARRY(( \vgaCont|y [4] ) + ( GND ) + ( \vgaCont|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~37_sumout ),
	.cout(\vgaCont|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~37 .extended_lut = "off";
defparam \vgaCont|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N26
dffeas \vgaCont|y[4] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[4] .is_wysiwyg = "true";
defparam \vgaCont|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N45
cyclonev_lcell_comb \vgaCont|Add1~1 (
// Equation(s):
// \vgaCont|Add1~1_sumout  = SUM(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))
// \vgaCont|Add1~2  = CARRY(( \vgaCont|y [5] ) + ( GND ) + ( \vgaCont|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vgaCont|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~1_sumout ),
	.cout(\vgaCont|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~1 .extended_lut = "off";
defparam \vgaCont|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \vgaCont|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N11
dffeas \vgaCont|y[5] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[5] .is_wysiwyg = "true";
defparam \vgaCont|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N48
cyclonev_lcell_comb \vgaCont|Add1~9 (
// Equation(s):
// \vgaCont|Add1~9_sumout  = SUM(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~2  ))
// \vgaCont|Add1~10  = CARRY(( \vgaCont|y [6] ) + ( GND ) + ( \vgaCont|Add1~2  ))

	.dataa(gnd),
	.datab(!\vgaCont|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~9_sumout ),
	.cout(\vgaCont|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~9 .extended_lut = "off";
defparam \vgaCont|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \vgaCont|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N8
dffeas \vgaCont|y[9] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[9] .is_wysiwyg = "true";
defparam \vgaCont|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N51
cyclonev_lcell_comb \vgaCont|Add1~13 (
// Equation(s):
// \vgaCont|Add1~13_sumout  = SUM(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~10  ))
// \vgaCont|Add1~14  = CARRY(( \vgaCont|y [7] ) + ( GND ) + ( \vgaCont|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~13_sumout ),
	.cout(\vgaCont|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~13 .extended_lut = "off";
defparam \vgaCont|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N5
dffeas \vgaCont|y[7] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[7] .is_wysiwyg = "true";
defparam \vgaCont|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N54
cyclonev_lcell_comb \vgaCont|Add1~17 (
// Equation(s):
// \vgaCont|Add1~17_sumout  = SUM(( \vgaCont|y [8] ) + ( GND ) + ( \vgaCont|Add1~14  ))
// \vgaCont|Add1~18  = CARRY(( \vgaCont|y [8] ) + ( GND ) + ( \vgaCont|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~17_sumout ),
	.cout(\vgaCont|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~17 .extended_lut = "off";
defparam \vgaCont|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N20
dffeas \vgaCont|y[8] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[8] .is_wysiwyg = "true";
defparam \vgaCont|y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N57
cyclonev_lcell_comb \vgaCont|Add1~5 (
// Equation(s):
// \vgaCont|Add1~5_sumout  = SUM(( \vgaCont|y [9] ) + ( GND ) + ( \vgaCont|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vgaCont|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vgaCont|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vgaCont|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Add1~5 .extended_lut = "off";
defparam \vgaCont|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vgaCont|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N6
cyclonev_lcell_comb \vgaCont|Equal1~0 (
// Equation(s):
// \vgaCont|Equal1~0_combout  = ( !\vgaCont|Add1~29_sumout  & ( \vgaCont|Add1~25_sumout  & ( (!\vgaCont|Add1~37_sumout  & (!\vgaCont|Add1~21_sumout  & !\vgaCont|Add1~33_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\vgaCont|Add1~37_sumout ),
	.datac(!\vgaCont|Add1~21_sumout ),
	.datad(!\vgaCont|Add1~33_sumout ),
	.datae(!\vgaCont|Add1~29_sumout ),
	.dataf(!\vgaCont|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~0 .extended_lut = "off";
defparam \vgaCont|Equal1~0 .lut_mask = 64'h00000000C0000000;
defparam \vgaCont|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N18
cyclonev_lcell_comb \vgaCont|Equal1~1 (
// Equation(s):
// \vgaCont|Equal1~1_combout  = ( \vgaCont|Add1~17_sumout  & ( \vgaCont|Equal1~0_combout  & ( (\vgaCont|Add1~9_sumout  & (!\vgaCont|Add1~5_sumout  & (\vgaCont|Add1~13_sumout  & \vgaCont|Add1~1_sumout ))) ) ) )

	.dataa(!\vgaCont|Add1~9_sumout ),
	.datab(!\vgaCont|Add1~5_sumout ),
	.datac(!\vgaCont|Add1~13_sumout ),
	.datad(!\vgaCont|Add1~1_sumout ),
	.datae(!\vgaCont|Add1~17_sumout ),
	.dataf(!\vgaCont|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|Equal1~1 .extended_lut = "off";
defparam \vgaCont|Equal1~1 .lut_mask = 64'h0000000000000004;
defparam \vgaCont|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y72_N29
dffeas \vgaCont|y[3] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[3] .is_wysiwyg = "true";
defparam \vgaCont|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y72_N28
dffeas \vgaCont|y[3]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\vgaCont|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vgaCont|Equal1~1_combout ),
	.sload(vcc),
	.ena(\vgaCont|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vgaCont|y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vgaCont|y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vgaCont|y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N24
cyclonev_lcell_comb \vgaCont|v_sync~0 (
// Equation(s):
// \vgaCont|v_sync~0_combout  = ( \vgaCont|y [4] & ( (!\vgaCont|y [7] & (\vgaCont|y [6] & (!\vgaCont|y [9] & \vgaCont|y [8]))) ) )

	.dataa(!\vgaCont|y [7]),
	.datab(!\vgaCont|y [6]),
	.datac(!\vgaCont|y [9]),
	.datad(!\vgaCont|y [8]),
	.datae(!\vgaCont|y [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~0 .extended_lut = "off";
defparam \vgaCont|v_sync~0 .lut_mask = 64'h0000002000000020;
defparam \vgaCont|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N0
cyclonev_lcell_comb \vgaCont|v_sync~1 (
// Equation(s):
// \vgaCont|v_sync~1_combout  = ( \vgaCont|y [2] ) # ( !\vgaCont|y [2] & ( ((!\vgaCont|v_sync~0_combout ) # ((!\vgaCont|y [5]) # (\vgaCont|y [1]))) # (\vgaCont|y[3]~DUPLICATE_q ) ) )

	.dataa(!\vgaCont|y[3]~DUPLICATE_q ),
	.datab(!\vgaCont|v_sync~0_combout ),
	.datac(!\vgaCont|y [1]),
	.datad(!\vgaCont|y [5]),
	.datae(!\vgaCont|y [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|v_sync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|v_sync~1 .extended_lut = "off";
defparam \vgaCont|v_sync~1 .lut_mask = 64'hFFDFFFFFFFDFFFFF;
defparam \vgaCont|v_sync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N12
cyclonev_lcell_comb \vgaCont|sync_b (
// Equation(s):
// \vgaCont|sync_b~combout  = ( \vgaCont|y [1] & ( \vgaCont|v_sync~0_combout  & ( !\vgaCont|h_sync~0_combout  ) ) ) # ( !\vgaCont|y [1] & ( \vgaCont|v_sync~0_combout  & ( (!\vgaCont|h_sync~0_combout ) # ((!\vgaCont|y[3]~DUPLICATE_q  & (!\vgaCont|y [2] & 
// \vgaCont|y [5]))) ) ) ) # ( \vgaCont|y [1] & ( !\vgaCont|v_sync~0_combout  & ( !\vgaCont|h_sync~0_combout  ) ) ) # ( !\vgaCont|y [1] & ( !\vgaCont|v_sync~0_combout  & ( !\vgaCont|h_sync~0_combout  ) ) )

	.dataa(!\vgaCont|h_sync~0_combout ),
	.datab(!\vgaCont|y[3]~DUPLICATE_q ),
	.datac(!\vgaCont|y [2]),
	.datad(!\vgaCont|y [5]),
	.datae(!\vgaCont|y [1]),
	.dataf(!\vgaCont|v_sync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|sync_b .extended_lut = "off";
defparam \vgaCont|sync_b .lut_mask = 64'hAAAAAAAAAAEAAAAA;
defparam \vgaCont|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N45
cyclonev_lcell_comb \vgaCont|blank_b (
// Equation(s):
// \vgaCont|blank_b~combout  = ( !\vgaCont|y [9] & ( !\vgaCont|x [8] & ( (!\vgaCont|x [9] & !\vgaCont|y [8]) ) ) )

	.dataa(gnd),
	.datab(!\vgaCont|x [9]),
	.datac(!\vgaCont|y [8]),
	.datad(gnd),
	.datae(!\vgaCont|y [9]),
	.dataf(!\vgaCont|x [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vgaCont|blank_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vgaCont|blank_b .extended_lut = "off";
defparam \vgaCont|blank_b .lut_mask = 64'hC0C0000000000000;
defparam \vgaCont|blank_b .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N12
cyclonev_lcell_comb \micro_arch|read_address[0]~0 (
// Equation(s):
// \micro_arch|read_address[0]~0_combout  = ( !\micro_arch|read_address [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|read_address [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|read_address[0]~0 .extended_lut = "off";
defparam \micro_arch|read_address[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \micro_arch|read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N50
dffeas \micro_arch|read_address[0] (
	.clk(\vga_pll|divider~q ),
	.d(gnd),
	.asdata(\micro_arch|read_address[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[0] .is_wysiwyg = "true";
defparam \micro_arch|read_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N0
cyclonev_lcell_comb \micro_arch|Add0~13 (
// Equation(s):
// \micro_arch|Add0~13_sumout  = SUM(( \micro_arch|read_address [0] ) + ( \micro_arch|read_address [1] ) + ( !VCC ))
// \micro_arch|Add0~14  = CARRY(( \micro_arch|read_address [0] ) + ( \micro_arch|read_address [1] ) + ( !VCC ))

	.dataa(!\micro_arch|read_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|read_address [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~13_sumout ),
	.cout(\micro_arch|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~13 .extended_lut = "off";
defparam \micro_arch|Add0~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \micro_arch|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N2
dffeas \micro_arch|read_address[1] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[1] .is_wysiwyg = "true";
defparam \micro_arch|read_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N3
cyclonev_lcell_comb \micro_arch|Add0~17 (
// Equation(s):
// \micro_arch|Add0~17_sumout  = SUM(( \micro_arch|read_address [2] ) + ( GND ) + ( \micro_arch|Add0~14  ))
// \micro_arch|Add0~18  = CARRY(( \micro_arch|read_address [2] ) + ( GND ) + ( \micro_arch|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|read_address [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~17_sumout ),
	.cout(\micro_arch|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~17 .extended_lut = "off";
defparam \micro_arch|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N4
dffeas \micro_arch|read_address[2] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[2] .is_wysiwyg = "true";
defparam \micro_arch|read_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N6
cyclonev_lcell_comb \micro_arch|Add0~21 (
// Equation(s):
// \micro_arch|Add0~21_sumout  = SUM(( \micro_arch|read_address [3] ) + ( GND ) + ( \micro_arch|Add0~18  ))
// \micro_arch|Add0~22  = CARRY(( \micro_arch|read_address [3] ) + ( GND ) + ( \micro_arch|Add0~18  ))

	.dataa(!\micro_arch|read_address [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~21_sumout ),
	.cout(\micro_arch|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~21 .extended_lut = "off";
defparam \micro_arch|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N7
dffeas \micro_arch|read_address[3] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[3] .is_wysiwyg = "true";
defparam \micro_arch|read_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N9
cyclonev_lcell_comb \micro_arch|Add0~25 (
// Equation(s):
// \micro_arch|Add0~25_sumout  = SUM(( \micro_arch|read_address [4] ) + ( GND ) + ( \micro_arch|Add0~22  ))
// \micro_arch|Add0~26  = CARRY(( \micro_arch|read_address [4] ) + ( GND ) + ( \micro_arch|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|read_address [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~25_sumout ),
	.cout(\micro_arch|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~25 .extended_lut = "off";
defparam \micro_arch|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N11
dffeas \micro_arch|read_address[4] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[4] .is_wysiwyg = "true";
defparam \micro_arch|read_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N12
cyclonev_lcell_comb \micro_arch|Add0~29 (
// Equation(s):
// \micro_arch|Add0~29_sumout  = SUM(( \micro_arch|read_address [5] ) + ( GND ) + ( \micro_arch|Add0~26  ))
// \micro_arch|Add0~30  = CARRY(( \micro_arch|read_address [5] ) + ( GND ) + ( \micro_arch|Add0~26  ))

	.dataa(gnd),
	.datab(!\micro_arch|read_address [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~29_sumout ),
	.cout(\micro_arch|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~29 .extended_lut = "off";
defparam \micro_arch|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N13
dffeas \micro_arch|read_address[5] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[5] .is_wysiwyg = "true";
defparam \micro_arch|read_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N15
cyclonev_lcell_comb \micro_arch|Add0~33 (
// Equation(s):
// \micro_arch|Add0~33_sumout  = SUM(( \micro_arch|read_address [6] ) + ( GND ) + ( \micro_arch|Add0~30  ))
// \micro_arch|Add0~34  = CARRY(( \micro_arch|read_address [6] ) + ( GND ) + ( \micro_arch|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|read_address [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~33_sumout ),
	.cout(\micro_arch|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~33 .extended_lut = "off";
defparam \micro_arch|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \micro_arch|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N17
dffeas \micro_arch|read_address[6] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[6] .is_wysiwyg = "true";
defparam \micro_arch|read_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N18
cyclonev_lcell_comb \micro_arch|Add0~37 (
// Equation(s):
// \micro_arch|Add0~37_sumout  = SUM(( \micro_arch|read_address [7] ) + ( GND ) + ( \micro_arch|Add0~34  ))
// \micro_arch|Add0~38  = CARRY(( \micro_arch|read_address [7] ) + ( GND ) + ( \micro_arch|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|read_address [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~37_sumout ),
	.cout(\micro_arch|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~37 .extended_lut = "off";
defparam \micro_arch|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \micro_arch|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N20
dffeas \micro_arch|read_address[7] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[7] .is_wysiwyg = "true";
defparam \micro_arch|read_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N21
cyclonev_lcell_comb \micro_arch|Add0~41 (
// Equation(s):
// \micro_arch|Add0~41_sumout  = SUM(( \micro_arch|read_address [8] ) + ( GND ) + ( \micro_arch|Add0~38  ))
// \micro_arch|Add0~42  = CARRY(( \micro_arch|read_address [8] ) + ( GND ) + ( \micro_arch|Add0~38  ))

	.dataa(!\micro_arch|read_address [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~41_sumout ),
	.cout(\micro_arch|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~41 .extended_lut = "off";
defparam \micro_arch|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N23
dffeas \micro_arch|read_address[8] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[8] .is_wysiwyg = "true";
defparam \micro_arch|read_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N24
cyclonev_lcell_comb \micro_arch|Add0~45 (
// Equation(s):
// \micro_arch|Add0~45_sumout  = SUM(( \micro_arch|read_address [9] ) + ( GND ) + ( \micro_arch|Add0~42  ))
// \micro_arch|Add0~46  = CARRY(( \micro_arch|read_address [9] ) + ( GND ) + ( \micro_arch|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\micro_arch|read_address [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~45_sumout ),
	.cout(\micro_arch|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~45 .extended_lut = "off";
defparam \micro_arch|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \micro_arch|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N26
dffeas \micro_arch|read_address[9] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[9] .is_wysiwyg = "true";
defparam \micro_arch|read_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N27
cyclonev_lcell_comb \micro_arch|Add0~49 (
// Equation(s):
// \micro_arch|Add0~49_sumout  = SUM(( \micro_arch|read_address [10] ) + ( GND ) + ( \micro_arch|Add0~46  ))
// \micro_arch|Add0~50  = CARRY(( \micro_arch|read_address [10] ) + ( GND ) + ( \micro_arch|Add0~46  ))

	.dataa(!\micro_arch|read_address [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~49_sumout ),
	.cout(\micro_arch|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~49 .extended_lut = "off";
defparam \micro_arch|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N29
dffeas \micro_arch|read_address[10] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[10] .is_wysiwyg = "true";
defparam \micro_arch|read_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N30
cyclonev_lcell_comb \micro_arch|Add0~53 (
// Equation(s):
// \micro_arch|Add0~53_sumout  = SUM(( \micro_arch|read_address [11] ) + ( GND ) + ( \micro_arch|Add0~50  ))
// \micro_arch|Add0~54  = CARRY(( \micro_arch|read_address [11] ) + ( GND ) + ( \micro_arch|Add0~50  ))

	.dataa(gnd),
	.datab(!\micro_arch|read_address [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~53_sumout ),
	.cout(\micro_arch|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~53 .extended_lut = "off";
defparam \micro_arch|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N32
dffeas \micro_arch|read_address[11] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[11] .is_wysiwyg = "true";
defparam \micro_arch|read_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N33
cyclonev_lcell_comb \micro_arch|Add0~57 (
// Equation(s):
// \micro_arch|Add0~57_sumout  = SUM(( \micro_arch|read_address [12] ) + ( GND ) + ( \micro_arch|Add0~54  ))
// \micro_arch|Add0~58  = CARRY(( \micro_arch|read_address [12] ) + ( GND ) + ( \micro_arch|Add0~54  ))

	.dataa(!\micro_arch|read_address [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~57_sumout ),
	.cout(\micro_arch|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~57 .extended_lut = "off";
defparam \micro_arch|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N35
dffeas \micro_arch|read_address[12] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[12] .is_wysiwyg = "true";
defparam \micro_arch|read_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N36
cyclonev_lcell_comb \micro_arch|Add0~5 (
// Equation(s):
// \micro_arch|Add0~5_sumout  = SUM(( \micro_arch|read_address[13]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~58  ))
// \micro_arch|Add0~6  = CARRY(( \micro_arch|read_address[13]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~58  ))

	.dataa(!\micro_arch|read_address[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~5_sumout ),
	.cout(\micro_arch|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~5 .extended_lut = "off";
defparam \micro_arch|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \micro_arch|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N38
dffeas \micro_arch|read_address[13]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[13]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N39
cyclonev_lcell_comb \micro_arch|Add0~9 (
// Equation(s):
// \micro_arch|Add0~9_sumout  = SUM(( \micro_arch|read_address [14] ) + ( GND ) + ( \micro_arch|Add0~6  ))
// \micro_arch|Add0~10  = CARRY(( \micro_arch|read_address [14] ) + ( GND ) + ( \micro_arch|Add0~6  ))

	.dataa(gnd),
	.datab(!\micro_arch|read_address [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~9_sumout ),
	.cout(\micro_arch|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~9 .extended_lut = "off";
defparam \micro_arch|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N40
dffeas \micro_arch|read_address[14] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[14] .is_wysiwyg = "true";
defparam \micro_arch|read_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N42
cyclonev_lcell_comb \micro_arch|Add0~1 (
// Equation(s):
// \micro_arch|Add0~1_sumout  = SUM(( \micro_arch|read_address[15]~DUPLICATE_q  ) + ( GND ) + ( \micro_arch|Add0~10  ))

	.dataa(gnd),
	.datab(!\micro_arch|read_address[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\micro_arch|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\micro_arch|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|Add0~1 .extended_lut = "off";
defparam \micro_arch|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \micro_arch|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N44
dffeas \micro_arch|read_address[15]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[15]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N5
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|read_address[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N41
dffeas \micro_arch|read_address[14]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[14]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y70_N35
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|read_address[14]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N43
dffeas \micro_arch|read_address[15] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[15] .is_wysiwyg = "true";
defparam \micro_arch|read_address[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N51
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout  = ( !\micro_arch|read_address[13]~DUPLICATE_q  & ( !\micro_arch|read_address[14]~DUPLICATE_q  & ( \micro_arch|read_address [15] ) ) )

	.dataa(!\micro_arch|read_address [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\micro_arch|read_address[13]~DUPLICATE_q ),
	.dataf(!\micro_arch|read_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0 .lut_mask = 64'h5555000000000000;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y69_N24
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N1
dffeas \micro_arch|read_address[1]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[1]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N10
dffeas \micro_arch|read_address[4]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[4]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N16
dffeas \micro_arch|read_address[6]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[6]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N19
dffeas \micro_arch|read_address[7]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[7]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N22
dffeas \micro_arch|read_address[8]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[8]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N25
dffeas \micro_arch|read_address[9]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[9]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y70_N28
dffeas \micro_arch|read_address[10]~DUPLICATE (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[10]~DUPLICATE .is_wysiwyg = "true";
defparam \micro_arch|read_address[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N54
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout  = ( \micro_arch|read_address[13]~DUPLICATE_q  & ( (!\micro_arch|read_address[14]~DUPLICATE_q  & \micro_arch|read_address[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|read_address[14]~DUPLICATE_q ),
	.datad(!\micro_arch|read_address[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\micro_arch|read_address[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0 .lut_mask = 64'h0000000000F000F0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N9
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout  = ( \micro_arch|read_address[14]~DUPLICATE_q  & ( (!\micro_arch|read_address[13]~DUPLICATE_q  & \micro_arch|read_address[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|read_address[13]~DUPLICATE_q ),
	.datad(!\micro_arch|read_address[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\micro_arch|read_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0 .lut_mask = 64'h0000000000F000F0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N18
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout  = ( \micro_arch|read_address[14]~DUPLICATE_q  & ( (\micro_arch|read_address[13]~DUPLICATE_q  & \micro_arch|read_address[15]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|read_address[13]~DUPLICATE_q ),
	.datad(!\micro_arch|read_address[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\micro_arch|read_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0 .lut_mask = 64'h00000000000F000F;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X39_Y70_N26
dffeas \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\micro_arch|read_address[13]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N0
cyclonev_lcell_comb \gen_grid|red[0]~0 (
// Equation(s):
// \gen_grid|red[0]~0_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ) ) ) ) # ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~0 .extended_lut = "off";
defparam \gen_grid|red[0]~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \gen_grid|red[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y70_N37
dffeas \micro_arch|read_address[13] (
	.clk(\vga_pll|divider~q ),
	.d(\micro_arch|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vgaCont|blank_b~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\micro_arch|read_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \micro_arch|read_address[13] .is_wysiwyg = "true";
defparam \micro_arch|read_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N48
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout  = ( \micro_arch|read_address[14]~DUPLICATE_q  & ( (!\micro_arch|read_address [15] & !\micro_arch|read_address [13]) ) )

	.dataa(!\micro_arch|read_address [15]),
	.datab(!\micro_arch|read_address [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|read_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0 .lut_mask = 64'h0000000088888888;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N21
cyclonev_lcell_comb \gen_grid|red[0]~1 (
// Equation(s):
// \gen_grid|red[0]~1_combout  = ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~1 .extended_lut = "off";
defparam \gen_grid|red[0]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \gen_grid|red[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N51
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout  = (!\micro_arch|read_address [15] & (\micro_arch|read_address [13] & !\micro_arch|read_address[14]~DUPLICATE_q ))

	.dataa(!\micro_arch|read_address [15]),
	.datab(!\micro_arch|read_address [13]),
	.datac(!\micro_arch|read_address[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0 .lut_mask = 64'h2020202020202020;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N54
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0 (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout  = ( \micro_arch|read_address[14]~DUPLICATE_q  & ( (!\micro_arch|read_address [15] & \micro_arch|read_address [13]) ) )

	.dataa(!\micro_arch|read_address [15]),
	.datab(!\micro_arch|read_address [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\micro_arch|read_address[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0 .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0 .lut_mask = 64'h0000000022222222;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y70_N57
cyclonev_lcell_comb \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w[3] (
// Equation(s):
// \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3] = (!\micro_arch|read_address [15] & (!\micro_arch|read_address [13] & !\micro_arch|read_address[14]~DUPLICATE_q ))

	.dataa(!\micro_arch|read_address [15]),
	.datab(!\micro_arch|read_address [13]),
	.datac(!\micro_arch|read_address[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w[3] .extended_lut = "off";
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w[3] .lut_mask = 64'h8080808080808080;
defparam \micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N6
cyclonev_lcell_comb \gen_grid|red[0]~2 (
// Equation(s):
// \gen_grid|red[0]~2_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24~portadataout )) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~2 .extended_lut = "off";
defparam \gen_grid|red[0]~2 .lut_mask = 64'h05AF05AF27272727;
defparam \gen_grid|red[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N42
cyclonev_lcell_comb \gen_grid|red[0]~3 (
// Equation(s):
// \gen_grid|red[0]~3_combout  = ( \gen_grid|red[0]~1_combout  & ( \gen_grid|red[0]~2_combout  & ( (!\vgaCont|blank_b~combout ) # ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\gen_grid|red[0]~0_combout ))) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( 
// \gen_grid|red[0]~2_combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]) # ((!\vgaCont|blank_b~combout ) # (\gen_grid|red[0]~0_combout )) ) ) ) # ( \gen_grid|red[0]~1_combout  & ( !\gen_grid|red[0]~2_combout  & ( 
// (!\vgaCont|blank_b~combout ) # ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\gen_grid|red[0]~0_combout ))) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( !\gen_grid|red[0]~2_combout  & ( (!\vgaCont|blank_b~combout ) # 
// ((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & \gen_grid|red[0]~0_combout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\vgaCont|blank_b~combout ),
	.datac(!\gen_grid|red[0]~0_combout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\gen_grid|red[0]~1_combout ),
	.dataf(!\gen_grid|red[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[0]~3 .extended_lut = "off";
defparam \gen_grid|red[0]~3 .lut_mask = 64'hCDCDCDEFEFEFCDEF;
defparam \gen_grid|red[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N36
cyclonev_lcell_comb \gen_grid|red[1]~4 (
// Equation(s):
// \gen_grid|red[1]~4_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57~portadataout  & (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~4 .extended_lut = "off";
defparam \gen_grid|red[1]~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \gen_grid|red[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N57
cyclonev_lcell_comb \gen_grid|red[1]~5 (
// Equation(s):
// \gen_grid|red[1]~5_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25~portadataout )) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25~portadataout )) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~5 .extended_lut = "off";
defparam \gen_grid|red[1]~5 .lut_mask = 64'h3535353505F505F5;
defparam \gen_grid|red[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N12
cyclonev_lcell_comb \gen_grid|red[1]~6 (
// Equation(s):
// \gen_grid|red[1]~6_combout  = ( \gen_grid|red[0]~1_combout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\vgaCont|blank_b~combout  & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\gen_grid|red[1]~4_combout ))) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\vgaCont|blank_b~combout  & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\gen_grid|red[1]~5_combout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\gen_grid|red[1]~4_combout )))) ) ) ) # ( \gen_grid|red[0]~1_combout  & 
// ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\vgaCont|blank_b~combout  & \gen_grid|red[1]~4_combout )) ) ) ) # ( 
// !\gen_grid|red[0]~1_combout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\vgaCont|blank_b~combout  & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\gen_grid|red[1]~5_combout ))) 
// # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\gen_grid|red[1]~4_combout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\vgaCont|blank_b~combout ),
	.datac(!\gen_grid|red[1]~4_combout ),
	.datad(!\gen_grid|red[1]~5_combout ),
	.datae(!\gen_grid|red[0]~1_combout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[1]~6 .extended_lut = "off";
defparam \gen_grid|red[1]~6 .lut_mask = 64'h0123010101232323;
defparam \gen_grid|red[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y64_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N24
cyclonev_lcell_comb \gen_grid|red[2]~7 (
// Equation(s):
// \gen_grid|red[2]~7_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~7 .extended_lut = "off";
defparam \gen_grid|red[2]~7 .lut_mask = 64'h0A220A775F225F77;
defparam \gen_grid|red[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N3
cyclonev_lcell_comb \gen_grid|red[2]~8 (
// Equation(s):
// \gen_grid|red[2]~8_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]) # ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10~portadataout ) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( ((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10~portadataout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~8 .extended_lut = "off";
defparam \gen_grid|red[2]~8 .lut_mask = 64'h0050A0F00F5FAFFF;
defparam \gen_grid|red[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N42
cyclonev_lcell_comb \gen_grid|red[2]~9 (
// Equation(s):
// \gen_grid|red[2]~9_combout  = ( \gen_grid|red[2]~8_combout  & ( \vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (((!\gen_grid|red[0]~1_combout )) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (((\gen_grid|red[2]~7_combout )))) ) ) ) # ( !\gen_grid|red[2]~8_combout  & ( 
// \vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ((\gen_grid|red[0]~1_combout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (((\gen_grid|red[2]~7_combout )))) ) ) ) # ( \gen_grid|red[2]~8_combout  & ( !\vgaCont|blank_b~combout  ) ) # ( !\gen_grid|red[2]~8_combout  & ( !\vgaCont|blank_b~combout  ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datac(!\gen_grid|red[2]~7_combout ),
	.datad(!\gen_grid|red[0]~1_combout ),
	.datae(!\gen_grid|red[2]~8_combout ),
	.dataf(!\vgaCont|blank_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[2]~9 .extended_lut = "off";
defparam \gen_grid|red[2]~9 .lut_mask = 64'hFFFFFFFF0527AF27;
defparam \gen_grid|red[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N6
cyclonev_lcell_comb \gen_grid|red[3]~11 (
// Equation(s):
// \gen_grid|red[3]~11_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27~portadataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~11 .extended_lut = "off";
defparam \gen_grid|red[3]~11 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \gen_grid|red[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N24
cyclonev_lcell_comb \gen_grid|red[3]~10 (
// Equation(s):
// \gen_grid|red[3]~10_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~10 .extended_lut = "off";
defparam \gen_grid|red[3]~10 .lut_mask = 64'h474700CC474733FF;
defparam \gen_grid|red[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N12
cyclonev_lcell_comb \gen_grid|red[3]~12 (
// Equation(s):
// \gen_grid|red[3]~12_combout  = ( \gen_grid|red[0]~1_combout  & ( \gen_grid|red[3]~10_combout  & ( (\vgaCont|blank_b~combout  & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( \gen_grid|red[3]~10_combout  & ( (\vgaCont|blank_b~combout  & ((\gen_grid|red[3]~11_combout ) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( \gen_grid|red[0]~1_combout  & ( !\gen_grid|red[3]~10_combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\vgaCont|blank_b~combout  & 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19~portadataout )) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( !\gen_grid|red[3]~10_combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\vgaCont|blank_b~combout  & \gen_grid|red[3]~11_combout )) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\vgaCont|blank_b~combout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(!\gen_grid|red[3]~11_combout ),
	.datae(!\gen_grid|red[0]~1_combout ),
	.dataf(!\gen_grid|red[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[3]~12 .extended_lut = "off";
defparam \gen_grid|red[3]~12 .lut_mask = 64'h0022020211331313;
defparam \gen_grid|red[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y62_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N36
cyclonev_lcell_comb \gen_grid|red[4]~14 (
// Equation(s):
// \gen_grid|red[4]~14_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]) # ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~14 .extended_lut = "off";
defparam \gen_grid|red[4]~14 .lut_mask = 64'h034703478BCF8BCF;
defparam \gen_grid|red[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N54
cyclonev_lcell_comb \gen_grid|red[4]~13 (
// Equation(s):
// \gen_grid|red[4]~13_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52~portadataout ) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52~portadataout ) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~13 .extended_lut = "off";
defparam \gen_grid|red[4]~13 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \gen_grid|red[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N18
cyclonev_lcell_comb \gen_grid|red[4]~15 (
// Equation(s):
// \gen_grid|red[4]~15_combout  = ( \gen_grid|red[4]~13_combout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( ((!\vgaCont|blank_b~combout ) # ((\gen_grid|red[0]~1_combout ) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]))) # (\gen_grid|red[4]~14_combout ) ) ) ) # ( !\gen_grid|red[4]~13_combout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// (!\vgaCont|blank_b~combout ) # ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\gen_grid|red[0]~1_combout ) # (\gen_grid|red[4]~14_combout )))) ) ) ) # ( \gen_grid|red[4]~13_combout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\vgaCont|blank_b~combout ) # (((\gen_grid|red[4]~14_combout  & !\gen_grid|red[0]~1_combout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2])) 
// ) ) ) # ( !\gen_grid|red[4]~13_combout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\vgaCont|blank_b~combout ) # ((\gen_grid|red[4]~14_combout  & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & !\gen_grid|red[0]~1_combout ))) ) ) )

	.dataa(!\gen_grid|red[4]~14_combout ),
	.datab(!\vgaCont|blank_b~combout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\gen_grid|red[0]~1_combout ),
	.datae(!\gen_grid|red[4]~13_combout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[4]~15 .extended_lut = "off";
defparam \gen_grid|red[4]~15 .lut_mask = 64'hDCCCDFCFDCFCDFFF;
defparam \gen_grid|red[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N48
cyclonev_lcell_comb \gen_grid|red[5]~16 (
// Equation(s):
// \gen_grid|red[5]~16_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45~portadataout  & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~16 .extended_lut = "off";
defparam \gen_grid|red[5]~16 .lut_mask = 64'h0530053FF530F53F;
defparam \gen_grid|red[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y61_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N0
cyclonev_lcell_comb \gen_grid|red[5]~17 (
// Equation(s):
// \gen_grid|red[5]~17_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) # (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29~portadataout ) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29~portadataout  & \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~17 .extended_lut = "off";
defparam \gen_grid|red[5]~17 .lut_mask = 64'h05053535F5F53535;
defparam \gen_grid|red[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N30
cyclonev_lcell_comb \gen_grid|red[5]~18 (
// Equation(s):
// \gen_grid|red[5]~18_combout  = ( \gen_grid|red[0]~1_combout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\vgaCont|blank_b~combout  & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]) # 
// (\gen_grid|red[5]~16_combout ))) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\vgaCont|blank_b~combout  & 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\gen_grid|red[5]~17_combout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\gen_grid|red[5]~16_combout )))) ) ) ) # ( \gen_grid|red[0]~1_combout  
// & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\vgaCont|blank_b~combout  & \gen_grid|red[5]~16_combout )) ) ) ) # ( 
// !\gen_grid|red[0]~1_combout  & ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\vgaCont|blank_b~combout  & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\gen_grid|red[5]~17_combout ))) 
// # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\gen_grid|red[5]~16_combout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\vgaCont|blank_b~combout ),
	.datac(!\gen_grid|red[5]~16_combout ),
	.datad(!\gen_grid|red[5]~17_combout ),
	.datae(!\gen_grid|red[0]~1_combout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[5]~18 .extended_lut = "off";
defparam \gen_grid|red[5]~18 .lut_mask = 64'h0123010101232323;
defparam \gen_grid|red[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N24
cyclonev_lcell_comb \gen_grid|red[6]~19 (
// Equation(s):
// \gen_grid|red[6]~19_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~19 .extended_lut = "off";
defparam \gen_grid|red[6]~19 .lut_mask = 64'h202A252F707A757F;
defparam \gen_grid|red[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y63_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N18
cyclonev_lcell_comb \gen_grid|red[6]~20 (
// Equation(s):
// \gen_grid|red[6]~20_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30~portadataout  ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14~portadataout  ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ( !\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portadataout  ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datad(gnd),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~20 .extended_lut = "off";
defparam \gen_grid|red[6]~20 .lut_mask = 64'h33330F0F55555555;
defparam \gen_grid|red[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N12
cyclonev_lcell_comb \gen_grid|red[6]~21 (
// Equation(s):
// \gen_grid|red[6]~21_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \gen_grid|red[6]~20_combout  & ( ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]) # (!\vgaCont|blank_b~combout )) 
// # (\gen_grid|red[6]~19_combout ) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \gen_grid|red[6]~20_combout  & ( (!\vgaCont|blank_b~combout ) # 
// ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((!\gen_grid|red[0]~1_combout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\gen_grid|red[6]~19_combout ))) ) ) ) # ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\gen_grid|red[6]~20_combout  & ( (!\vgaCont|blank_b~combout ) # ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\gen_grid|red[0]~1_combout 
// ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\gen_grid|red[6]~19_combout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\gen_grid|red[6]~20_combout  & ( 
// (!\vgaCont|blank_b~combout ) # ((\gen_grid|red[6]~19_combout  & \micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2])) ) ) )

	.dataa(!\gen_grid|red[6]~19_combout ),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\gen_grid|red[0]~1_combout ),
	.datad(!\vgaCont|blank_b~combout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\gen_grid|red[6]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[6]~21 .extended_lut = "off";
defparam \gen_grid|red[6]~21 .lut_mask = 64'hFF11FF1DFFD1FFDD;
defparam \gen_grid|red[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode460w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode471w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode449w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N9
cyclonev_lcell_comb \gen_grid|red[7]~23 (
// Equation(s):
// \gen_grid|red[7]~23_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(gnd),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~23 .extended_lut = "off";
defparam \gen_grid|red[7]~23 .lut_mask = 64'h038B038B47CF47CF;
defparam \gen_grid|red[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode515w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode504w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode493w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\micro_arch|ram|altsyncram_component|auto_generated|rden_decode|w_anode482w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\micro_arch|read_address [12],\micro_arch|read_address [11],\micro_arch|read_address[10]~DUPLICATE_q ,\micro_arch|read_address[9]~DUPLICATE_q ,\micro_arch|read_address[8]~DUPLICATE_q ,\micro_arch|read_address[7]~DUPLICATE_q ,\micro_arch|read_address[6]~DUPLICATE_q ,
\micro_arch|read_address [5],\micro_arch|read_address[4]~DUPLICATE_q ,\micro_arch|read_address [3],\micro_arch|read_address [2],\micro_arch|read_address[1]~DUPLICATE_q ,\micro_arch|read_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../Memory/RAM/RAM.mif";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N30
cyclonev_lcell_comb \gen_grid|red[7]~22 (
// Equation(s):
// \gen_grid|red[7]~22_combout  = ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( \micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & (((\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// !\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1] & ((!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~22 .extended_lut = "off";
defparam \gen_grid|red[7]~22 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \gen_grid|red[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N27
cyclonev_lcell_comb \gen_grid|red[7]~24 (
// Equation(s):
// \gen_grid|red[7]~24_combout  = ( \gen_grid|red[0]~1_combout  & ( \vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & (\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\gen_grid|red[7]~22_combout ))) ) ) ) # ( !\gen_grid|red[0]~1_combout  & ( \vgaCont|blank_b~combout  & ( (!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\gen_grid|red[7]~23_combout )) # (\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2] & ((\gen_grid|red[7]~22_combout ))) ) ) )

	.dataa(!\micro_arch|ram|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\micro_arch|ram|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\gen_grid|red[7]~23_combout ),
	.datad(!\gen_grid|red[7]~22_combout ),
	.datae(!\gen_grid|red[0]~1_combout ),
	.dataf(!\vgaCont|blank_b~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\gen_grid|red[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \gen_grid|red[7]~24 .extended_lut = "off";
defparam \gen_grid|red[7]~24 .lut_mask = 64'h000000000A5F2277;
defparam \gen_grid|red[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
