\hypertarget{samr21__gpio_8h}{}\section{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/samr21\+\_\+xpro/drivers/inc/samr21\+\_\+gpio.h File Reference}
\label{samr21__gpio_8h}\index{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/samr21\+\_\+xpro/drivers/inc/samr21\+\_\+gpio.\+h@{/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/samr21\+\_\+xpro/drivers/inc/samr21\+\_\+gpio.\+h}}
{\ttfamily \#include \char`\"{}sam.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}base\+\_\+type.\+h\char`\"{}}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structpinmux__cfg}{pinmux\+\_\+cfg}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{samr21__gpio_8h_af212e7bc2a29cb57ab7b1130e4404a6b}{S\+Y\+S\+T\+E\+M\+\_\+\+P\+I\+N\+M\+U\+X\+\_\+\+G\+P\+IO}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{samr21__gpio_8h_aef7e0b7c0edb0e6e478ac3a8f29e5cee}{S\+E\+T\+\_\+\+H\+I\+GH}~\hyperlink{base__type_8h_a41f9c5fb8b08eb5dc3edce4dcb37fee7}{true}
\item 
\#define \hyperlink{samr21__gpio_8h_a7088a403ec7bbe7c3bd8faa00d769eff}{S\+E\+T\+\_\+\+L\+OW}~\hyperlink{base__type_8h_a65e9886d74aaee76545e83dd09011727}{false}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structpinmux__cfg}{pinmux\+\_\+cfg} \hyperlink{samr21__gpio_8h_aa95cc5d0d1c661c00811fa42302ed01c}{pinmux\+\_\+t}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2}{system\+\_\+pinmux\+\_\+pin\+\_\+dir} \{ \hyperlink{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2acfdf36142de0378cd9927b9c00e2f7a6}{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+UT}, 
\hyperlink{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2aa2cda8b4095bfaf6f354f113947a3463}{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+UT}, 
\hyperlink{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2ae3d3fdfe355c7727ea36948da3b848ad}{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+W\+T\+H\+\_\+\+R\+E\+A\+D\+B\+A\+CK}
 \}\begin{DoxyCompactList}\small\item\em Port pin direction configuration enum. \end{DoxyCompactList}
\item 
enum \hyperlink{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6}{system\+\_\+pinmux\+\_\+pin\+\_\+pull} \{ \hyperlink{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6af360a39c7887e017f64223961984447f}{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+N\+O\+NE}, 
\hyperlink{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6a26a57578903299e9c12cc7b16de92539}{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+UP}, 
\hyperlink{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6a6ffc8e8fea65fdaf2bb004959f0b7b94}{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+D\+O\+WN}
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{samr21__gpio_8h_a5d4b44daee491692d2ed55f680e95a15}{port\+\_\+config} (\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} pin, \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} dir)
\item 
\hyperlink{usb__devapi_8h_afabf60e7f57651d6d595a02c75f07cd0}{void} \hyperlink{samr21__gpio_8h_a4b9cd8f1757ca49a46a60246dcd6bc81}{pinmux\+\_\+config} (const \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} pin, \hyperlink{samr21__gpio_8h_aa95cc5d0d1c661c00811fa42302ed01c}{pinmux\+\_\+t} $\ast$config)
\begin{DoxyCompactList}\small\item\em pinmux\+\_\+config Configures the given pin to given functionality \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!S\+E\+T\+\_\+\+H\+I\+GH@{S\+E\+T\+\_\+\+H\+I\+GH}}
\index{S\+E\+T\+\_\+\+H\+I\+GH@{S\+E\+T\+\_\+\+H\+I\+GH}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}
\subsubsection[{\texorpdfstring{S\+E\+T\+\_\+\+H\+I\+GH}{SET_HIGH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+E\+T\+\_\+\+H\+I\+GH~{\bf true}}\hypertarget{samr21__gpio_8h_aef7e0b7c0edb0e6e478ac3a8f29e5cee}{}\label{samr21__gpio_8h_aef7e0b7c0edb0e6e478ac3a8f29e5cee}


Definition at line 43 of file samr21\+\_\+gpio.\+h.

\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!S\+E\+T\+\_\+\+L\+OW@{S\+E\+T\+\_\+\+L\+OW}}
\index{S\+E\+T\+\_\+\+L\+OW@{S\+E\+T\+\_\+\+L\+OW}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}
\subsubsection[{\texorpdfstring{S\+E\+T\+\_\+\+L\+OW}{SET_LOW}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+E\+T\+\_\+\+L\+OW~{\bf false}}\hypertarget{samr21__gpio_8h_a7088a403ec7bbe7c3bd8faa00d769eff}{}\label{samr21__gpio_8h_a7088a403ec7bbe7c3bd8faa00d769eff}


Definition at line 44 of file samr21\+\_\+gpio.\+h.

\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!S\+Y\+S\+T\+E\+M\+\_\+\+P\+I\+N\+M\+U\+X\+\_\+\+G\+P\+IO@{S\+Y\+S\+T\+E\+M\+\_\+\+P\+I\+N\+M\+U\+X\+\_\+\+G\+P\+IO}}
\index{S\+Y\+S\+T\+E\+M\+\_\+\+P\+I\+N\+M\+U\+X\+\_\+\+G\+P\+IO@{S\+Y\+S\+T\+E\+M\+\_\+\+P\+I\+N\+M\+U\+X\+\_\+\+G\+P\+IO}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}
\subsubsection[{\texorpdfstring{S\+Y\+S\+T\+E\+M\+\_\+\+P\+I\+N\+M\+U\+X\+\_\+\+G\+P\+IO}{SYSTEM_PINMUX_GPIO}}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+Y\+S\+T\+E\+M\+\_\+\+P\+I\+N\+M\+U\+X\+\_\+\+G\+P\+IO~(1 $<$$<$ 7)}\hypertarget{samr21__gpio_8h_af212e7bc2a29cb57ab7b1130e4404a6b}{}\label{samr21__gpio_8h_af212e7bc2a29cb57ab7b1130e4404a6b}
Copyright (c) 2014 Atmel Corporation. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:


\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item The name of Atmel may not be used to endorse or promote products derived from this software without specific prior written permission.
\item This software may only be redistributed and used in connection with an Atmel microcontroller product.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 

Definition at line 41 of file samr21\+\_\+gpio.\+h.



\subsection{Typedef Documentation}
\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!pinmux\+\_\+t@{pinmux\+\_\+t}}
\index{pinmux\+\_\+t@{pinmux\+\_\+t}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}
\subsubsection[{\texorpdfstring{pinmux\+\_\+t}{pinmux_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf pinmux\+\_\+cfg} {\bf pinmux\+\_\+t}}\hypertarget{samr21__gpio_8h_aa95cc5d0d1c661c00811fa42302ed01c}{}\label{samr21__gpio_8h_aa95cc5d0d1c661c00811fa42302ed01c}


\subsection{Enumeration Type Documentation}
\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!system\+\_\+pinmux\+\_\+pin\+\_\+dir@{system\+\_\+pinmux\+\_\+pin\+\_\+dir}}
\index{system\+\_\+pinmux\+\_\+pin\+\_\+dir@{system\+\_\+pinmux\+\_\+pin\+\_\+dir}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}
\subsubsection[{\texorpdfstring{system\+\_\+pinmux\+\_\+pin\+\_\+dir}{system_pinmux_pin_dir}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+pinmux\+\_\+pin\+\_\+dir}}\hypertarget{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2}{}\label{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2}


Port pin direction configuration enum. 

Enum for the possible pin direction settings of the port pin configuration structure, to indicate the direction the pin should use. \begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+UT@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+UT}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+UT@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+UT}}\item[{\em 
P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+UT\hypertarget{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2acfdf36142de0378cd9927b9c00e2f7a6}{}\label{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2acfdf36142de0378cd9927b9c00e2f7a6}
}]The pin\textquotesingle{}s input buffer should be enabled, so that the pin state can be read. \index{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+UT@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+UT}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+UT@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+UT}}\item[{\em 
P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+UT\hypertarget{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2aa2cda8b4095bfaf6f354f113947a3463}{}\label{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2aa2cda8b4095bfaf6f354f113947a3463}
}]The pin\textquotesingle{}s output buffer should be enabled, so that the pin state can be set (but not read back). \index{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+W\+T\+H\+\_\+\+R\+E\+A\+D\+B\+A\+CK@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+W\+T\+H\+\_\+\+R\+E\+A\+D\+B\+A\+CK}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+W\+T\+H\+\_\+\+R\+E\+A\+D\+B\+A\+CK@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+W\+T\+H\+\_\+\+R\+E\+A\+D\+B\+A\+CK}}\item[{\em 
P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+W\+T\+H\+\_\+\+R\+E\+A\+D\+B\+A\+CK\hypertarget{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2ae3d3fdfe355c7727ea36948da3b848ad}{}\label{samr21__gpio_8h_aef5ed797ec6ce6e7f2ca4bafd3f77df2ae3d3fdfe355c7727ea36948da3b848ad}
}]The pin\textquotesingle{}s output and input buffers should both be enabled, so that the pin state can be set and read back. \end{description}
\end{Desc}


Definition at line 58 of file samr21\+\_\+gpio.\+h.

\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!system\+\_\+pinmux\+\_\+pin\+\_\+pull@{system\+\_\+pinmux\+\_\+pin\+\_\+pull}}
\index{system\+\_\+pinmux\+\_\+pin\+\_\+pull@{system\+\_\+pinmux\+\_\+pin\+\_\+pull}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}
\subsubsection[{\texorpdfstring{system\+\_\+pinmux\+\_\+pin\+\_\+pull}{system_pinmux_pin_pull}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf system\+\_\+pinmux\+\_\+pin\+\_\+pull}}\hypertarget{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6}{}\label{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6}
\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+N\+O\+NE@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+N\+O\+NE}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+N\+O\+NE@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+N\+O\+NE}}\item[{\em 
P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+N\+O\+NE\hypertarget{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6af360a39c7887e017f64223961984447f}{}\label{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6af360a39c7887e017f64223961984447f}
}]\index{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+UP@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+UP}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+UP@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+UP}}\item[{\em 
P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+UP\hypertarget{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6a26a57578903299e9c12cc7b16de92539}{}\label{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6a26a57578903299e9c12cc7b16de92539}
}]\index{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+D\+O\+WN@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+D\+O\+WN}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+D\+O\+WN@{P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+D\+O\+WN}}\item[{\em 
P\+O\+R\+T\+\_\+\+P\+I\+N\+\_\+\+P\+U\+L\+L\+D\+O\+WN\hypertarget{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6a6ffc8e8fea65fdaf2bb004959f0b7b94}{}\label{samr21__gpio_8h_a936e823e4b08dc981d39c273182eb1c6a6ffc8e8fea65fdaf2bb004959f0b7b94}
}]\end{description}
\end{Desc}


Definition at line 70 of file samr21\+\_\+gpio.\+h.



\subsection{Function Documentation}
\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!pinmux\+\_\+config@{pinmux\+\_\+config}}
\index{pinmux\+\_\+config@{pinmux\+\_\+config}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}
\subsubsection[{\texorpdfstring{pinmux\+\_\+config(const uint8\+\_\+t pin, pinmux\+\_\+t $\ast$config)}{pinmux_config(const uint8_t pin, pinmux_t *config)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} pinmux\+\_\+config (
\begin{DoxyParamCaption}
\item[{const {\bf uint8\+\_\+t}}]{pin, }
\item[{{\bf pinmux\+\_\+t} $\ast$}]{config}
\end{DoxyParamCaption}
)}\hypertarget{samr21__gpio_8h_a4b9cd8f1757ca49a46a60246dcd6bc81}{}\label{samr21__gpio_8h_a4b9cd8f1757ca49a46a60246dcd6bc81}


pinmux\+\_\+config Configures the given pin to given functionality 

M\+UX will provides an option to select the various peripheral selection


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em pin} & \\
\hline
\mbox{\tt in}  & {\em config} & \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None 
\end{DoxyReturn}


Definition at line 66 of file samr21\+\_\+gpio.\+c.

\index{samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}!port\+\_\+config@{port\+\_\+config}}
\index{port\+\_\+config@{port\+\_\+config}!samr21\+\_\+gpio.\+h@{samr21\+\_\+gpio.\+h}}
\subsubsection[{\texorpdfstring{port\+\_\+config(uint8\+\_\+t pin, uint8\+\_\+t dir)}{port_config(uint8_t pin, uint8_t dir)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} port\+\_\+config (
\begin{DoxyParamCaption}
\item[{{\bf uint8\+\_\+t}}]{pin, }
\item[{{\bf uint8\+\_\+t}}]{dir}
\end{DoxyParamCaption}
)}\hypertarget{samr21__gpio_8h_a5d4b44daee491692d2ed55f680e95a15}{}\label{samr21__gpio_8h_a5d4b44daee491692d2ed55f680e95a15}
Copyright (c) 2014 Atmel Corporation. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:


\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item The name of Atmel may not be used to endorse or promote products derived from this software without specific prior written permission.
\item This software may only be redistributed and used in connection with an Atmel microcontroller product.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 

Definition at line 49 of file samr21\+\_\+gpio.\+c.

