/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 56 -168 224 -152)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "PB[0]" (rect 5 0 32 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -32 -80 48 -48))
)
(pin
	(input)
	(rect 56 -120 224 -104)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "PB[1]" (rect 5 0 32 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -32 -32 48 0))
)
(pin
	(input)
	(rect 56 -240 224 -224)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "sw[1]" (rect 5 0 30 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -32 -152 48 -120))
)
(pin
	(output)
	(rect 952 -72 1128 -56)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "leds[4]" (rect 90 0 123 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1680 408 1760 440))
)
(pin
	(output)
	(rect 952 -88 1128 -72)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "leds[5]" (rect 90 0 123 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1680 360 1760 392))
)
(pin
	(output)
	(rect 952 -104 1128 -88)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "leds[6]" (rect 90 0 123 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1680 312 1744 344))
)
(pin
	(output)
	(rect 952 -120 1128 -104)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "leds[7]" (rect 90 0 123 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1680 272 1760 304))
)
(pin
	(output)
	(rect 952 64 1128 80)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "leds[3]" (rect 90 0 123 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1696 8 1776 40))
)
(pin
	(output)
	(rect 952 80 1128 96)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "leds[2]" (rect 90 0 123 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1696 48 1776 80))
)
(pin
	(output)
	(rect 952 96 1128 112)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "leds[1]" (rect 90 0 123 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1696 112 1776 144))
)
(pin
	(output)
	(rect 952 112 1128 128)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "leds[0]" (rect 90 0 123 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1696 128 1776 160))
)
(symbol
	(rect 432 56 624 248)
	(text "schem_gates" (rect 5 0 81 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "XOR_IN1" (rect 0 0 54 19)(font "Intel Clear" (font_size 8)))
		(text "XOR_IN1" (rect 21 27 75 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "XOR_IN2" (rect 0 0 54 19)(font "Intel Clear" (font_size 8)))
		(text "XOR_IN2" (rect 21 43 75 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "OR_IN1" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "OR_IN1" (rect 21 59 67 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "OR_IN2" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "OR_IN2" (rect 21 75 67 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "NAND_IN1" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "NAND_IN1" (rect 21 91 85 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "NAND_IN2" (rect 0 0 64 19)(font "Intel Clear" (font_size 8)))
		(text "NAND_IN2" (rect 21 107 85 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "AND_IN1" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "AND_IN1" (rect 21 123 76 142)(font "Intel Clear" (font_size 8)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "AND_IN2" (rect 0 0 55 19)(font "Intel Clear" (font_size 8)))
		(text "AND_IN2" (rect 21 139 76 158)(font "Intel Clear" (font_size 8)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 192 32)
		(output)
		(text "XOR_OUT" (rect 0 0 60 19)(font "Intel Clear" (font_size 8)))
		(text "XOR_OUT" (rect 111 27 171 46)(font "Intel Clear" (font_size 8)))
		(line (pt 192 32)(pt 176 32))
	)
	(port
		(pt 192 48)
		(output)
		(text "OR_OUT" (rect 0 0 51 19)(font "Intel Clear" (font_size 8)))
		(text "OR_OUT" (rect 120 43 171 62)(font "Intel Clear" (font_size 8)))
		(line (pt 192 48)(pt 176 48))
	)
	(port
		(pt 192 64)
		(output)
		(text "NAND_OUT" (rect 0 0 70 19)(font "Intel Clear" (font_size 8)))
		(text "NAND_OUT" (rect 101 59 171 78)(font "Intel Clear" (font_size 8)))
		(line (pt 192 64)(pt 176 64))
	)
	(port
		(pt 192 80)
		(output)
		(text "AND_OUT" (rect 0 0 61 19)(font "Intel Clear" (font_size 8)))
		(text "AND_OUT" (rect 110 75 171 94)(font "Intel Clear" (font_size 8)))
		(line (pt 192 80)(pt 176 80))
	)
	(drawing
		(rectangle (rect 16 16 176 176))
	)
)
(symbol
	(rect 424 -128 632 48)
	(text "verilog_gates" (rect 5 0 71 12)(font "Arial" ))
	(text "inst1" (rect 8 160 30 177)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "XOR_IN1" (rect 0 0 46 12)(font "Arial" ))
		(text "XOR_IN1" (rect 21 27 67 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "XOR_IN2" (rect 0 0 46 12)(font "Arial" ))
		(text "XOR_IN2" (rect 21 43 67 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "OR_IN1" (rect 0 0 40 12)(font "Arial" ))
		(text "OR_IN1" (rect 21 59 61 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "OR_IN2" (rect 0 0 40 12)(font "Arial" ))
		(text "OR_IN2" (rect 21 75 61 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "NAND_IN1" (rect 0 0 55 12)(font "Arial" ))
		(text "NAND_IN1" (rect 21 91 76 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "NAND_IN2" (rect 0 0 55 12)(font "Arial" ))
		(text "NAND_IN2" (rect 21 107 76 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "AND_IN1" (rect 0 0 47 12)(font "Arial" ))
		(text "AND_IN1" (rect 21 123 68 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "AND_IN2" (rect 0 0 47 12)(font "Arial" ))
		(text "AND_IN2" (rect 21 139 68 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 208 32)
		(output)
		(text "XOR_OUT" (rect 0 0 50 12)(font "Arial" ))
		(text "XOR_OUT" (rect 145 27 195 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32))
	)
	(port
		(pt 208 48)
		(output)
		(text "OR_OUT" (rect 0 0 44 12)(font "Arial" ))
		(text "OR_OUT" (rect 150 43 194 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48))
	)
	(port
		(pt 208 64)
		(output)
		(text "NAND_OUT" (rect 0 0 60 12)(font "Arial" ))
		(text "NAND_OUT" (rect 137 59 197 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64))
	)
	(port
		(pt 208 80)
		(output)
		(text "AND_OUT" (rect 0 0 51 12)(font "Arial" ))
		(text "AND_OUT" (rect 144 75 195 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80))
	)
	(drawing
		(rectangle (rect 16 16 192 160))
	)
)
(symbol
	(rect 688 -144 896 0)
	(text "verilog_polarity_control" (rect 5 0 119 12)(font "Arial" ))
	(text "inst7" (rect 8 128 30 145)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "POLARITY_HIGH" (rect 0 0 88 12)(font "Arial" ))
		(text "POLARITY_HIGH" (rect 21 27 109 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "IN1" (rect 0 0 17 12)(font "Arial" ))
		(text "IN1" (rect 21 43 38 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "IN2" (rect 0 0 17 12)(font "Arial" ))
		(text "IN2" (rect 21 59 38 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "IN3" (rect 0 0 17 12)(font "Arial" ))
		(text "IN3" (rect 21 75 38 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "IN4" (rect 0 0 17 12)(font "Arial" ))
		(text "IN4" (rect 21 91 38 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 208 32)
		(output)
		(text "OUT1" (rect 0 0 28 12)(font "Arial" ))
		(text "OUT1" (rect 164 27 192 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32))
	)
	(port
		(pt 208 48)
		(output)
		(text "OUT2" (rect 0 0 28 12)(font "Arial" ))
		(text "OUT2" (rect 164 43 192 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48))
	)
	(port
		(pt 208 64)
		(output)
		(text "OUT3" (rect 0 0 28 12)(font "Arial" ))
		(text "OUT3" (rect 164 59 192 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64))
	)
	(port
		(pt 208 80)
		(output)
		(text "OUT4" (rect 0 0 28 12)(font "Arial" ))
		(text "OUT4" (rect 164 75 192 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80))
	)
	(drawing
		(rectangle (rect 16 16 192 128))
	)
)
(symbol
	(rect 688 40 896 184)
	(text "verilog_polarity_control" (rect 5 0 119 12)(font "Arial" ))
	(text "inst8" (rect 8 128 30 145)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "POLARITY_HIGH" (rect 0 0 88 12)(font "Arial" ))
		(text "POLARITY_HIGH" (rect 21 27 109 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "IN1" (rect 0 0 17 12)(font "Arial" ))
		(text "IN1" (rect 21 43 38 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "IN2" (rect 0 0 17 12)(font "Arial" ))
		(text "IN2" (rect 21 59 38 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "IN3" (rect 0 0 17 12)(font "Arial" ))
		(text "IN3" (rect 21 75 38 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "IN4" (rect 0 0 17 12)(font "Arial" ))
		(text "IN4" (rect 21 91 38 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 208 32)
		(output)
		(text "OUT1" (rect 0 0 28 12)(font "Arial" ))
		(text "OUT1" (rect 164 27 192 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32))
	)
	(port
		(pt 208 48)
		(output)
		(text "OUT2" (rect 0 0 28 12)(font "Arial" ))
		(text "OUT2" (rect 164 43 192 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48))
	)
	(port
		(pt 208 64)
		(output)
		(text "OUT3" (rect 0 0 28 12)(font "Arial" ))
		(text "OUT3" (rect 164 59 192 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64))
	)
	(port
		(pt 208 80)
		(output)
		(text "OUT4" (rect 0 0 28 12)(font "Arial" ))
		(text "OUT4" (rect 164 75 192 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80))
	)
	(drawing
		(rectangle (rect 16 16 192 128))
	)
)
(symbol
	(rect 256 -176 304 -144)
	(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
	(text "inst9" (rect 3 21 25 38)(font "Intel Clear" ))
	(port
		(pt 0 16)
		(input)
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 13 16))
	)
	(port
		(pt 48 16)
		(output)
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(line (pt 39 16)(pt 48 16))
	)
	(drawing
		(line (pt 13 25)(pt 13 7))
		(line (pt 13 7)(pt 31 16))
		(line (pt 13 25)(pt 31 16))
		(circle (rect 31 12 39 20))
	)
)
(symbol
	(rect 256 -128 304 -96)
	(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
	(text "inst10" (rect 3 21 31 38)(font "Intel Clear" ))
	(port
		(pt 0 16)
		(input)
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 13 16))
	)
	(port
		(pt 48 16)
		(output)
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible))
		(line (pt 39 16)(pt 48 16))
	)
	(drawing
		(line (pt 13 25)(pt 13 7))
		(line (pt 13 7)(pt 31 16))
		(line (pt 13 25)(pt 31 16))
		(circle (rect 31 12 39 20))
	)
)
(connector
	(pt 368 -96)
	(pt 424 -96)
)
(connector
	(pt 352 -80)
	(pt 424 -80)
)
(connector
	(pt 368 -64)
	(pt 424 -64)
)
(connector
	(pt 352 -48)
	(pt 424 -48)
)
(connector
	(pt 368 -32)
	(pt 424 -32)
)
(connector
	(pt 352 -16)
	(pt 424 -16)
)
(connector
	(pt 368 0)
	(pt 424 0)
)
(connector
	(pt 352 16)
	(pt 424 16)
)
(connector
	(pt 368 -160)
	(pt 368 -96)
)
(connector
	(pt 352 -112)
	(pt 352 -80)
)
(connector
	(pt 368 -96)
	(pt 368 -64)
)
(connector
	(pt 352 -80)
	(pt 352 -48)
)
(connector
	(pt 368 -64)
	(pt 368 -32)
)
(connector
	(pt 352 -48)
	(pt 352 -16)
)
(connector
	(pt 368 -32)
	(pt 368 0)
)
(connector
	(pt 352 -16)
	(pt 352 16)
)
(connector
	(pt 368 88)
	(pt 432 88)
)
(connector
	(pt 352 104)
	(pt 432 104)
)
(connector
	(pt 368 120)
	(pt 432 120)
)
(connector
	(pt 352 200)
	(pt 432 200)
)
(connector
	(pt 368 184)
	(pt 432 184)
)
(connector
	(pt 352 136)
	(pt 432 136)
)
(connector
	(pt 368 152)
	(pt 432 152)
)
(connector
	(pt 352 168)
	(pt 432 168)
)
(connector
	(pt 368 0)
	(pt 368 88)
)
(connector
	(pt 352 16)
	(pt 352 104)
)
(connector
	(pt 368 88)
	(pt 368 120)
)
(connector
	(pt 352 104)
	(pt 352 136)
)
(connector
	(pt 368 120)
	(pt 368 152)
)
(connector
	(pt 368 152)
	(pt 368 184)
)
(connector
	(pt 352 136)
	(pt 352 168)
)
(connector
	(pt 352 168)
	(pt 352 200)
)
(connector
	(pt 632 -96)
	(pt 688 -96)
)
(connector
	(pt 632 -80)
	(pt 688 -80)
)
(connector
	(pt 632 -64)
	(pt 688 -64)
)
(connector
	(pt 632 -48)
	(pt 688 -48)
)
(connector
	(pt 896 -112)
	(pt 952 -112)
)
(connector
	(pt 896 -96)
	(pt 952 -96)
)
(connector
	(pt 896 -80)
	(pt 952 -80)
)
(connector
	(pt 896 -64)
	(pt 952 -64)
)
(connector
	(pt 656 -112)
	(pt 688 -112)
)
(connector
	(pt 656 72)
	(pt 688 72)
)
(connector
	(pt 624 88)
	(pt 688 88)
)
(connector
	(pt 624 104)
	(pt 688 104)
)
(connector
	(pt 624 120)
	(pt 688 120)
)
(connector
	(pt 624 136)
	(pt 688 136)
)
(connector
	(pt 656 -232)
	(pt 656 -112)
)
(connector
	(pt 656 -112)
	(pt 656 72)
)
(connector
	(pt 896 72)
	(pt 952 72)
)
(connector
	(pt 896 88)
	(pt 952 88)
)
(connector
	(pt 896 104)
	(pt 952 104)
)
(connector
	(pt 896 120)
	(pt 952 120)
)
(connector
	(pt 224 -232)
	(pt 656 -232)
)
(connector
	(pt 224 -160)
	(pt 256 -160)
)
(connector
	(pt 304 -160)
	(pt 368 -160)
)
(connector
	(pt 224 -112)
	(pt 256 -112)
)
(connector
	(pt 304 -112)
	(pt 352 -112)
)
(junction (pt 368 152))
(junction (pt 368 88))
(junction (pt 368 120))
(junction (pt 352 104))
(junction (pt 352 136))
(junction (pt 352 168))
(junction (pt 368 -96))
(junction (pt 368 -64))
(junction (pt 368 -32))
(junction (pt 368 0))
(junction (pt 352 -80))
(junction (pt 352 -48))
(junction (pt 352 -16))
(junction (pt 352 16))
(junction (pt 656 -112))
(text "LOGICALSTEP_LAB1_TOP_LEVEL" (rect 512 -304 709 -290)(font "Arial" (font_size 8)))
