Analysis & Synthesis report for main
Tue Dec 12 16:10:58 2023
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |main|cursor_control:mod|NS
 10. State Machine - |main|cursor_control:mod|S
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: cursor_control:mod
 16. Parameter Settings for User Entity Instance: display:screen
 17. Parameter Settings for User Entity Instance: display:screen|vga_driver:driver
 18. Parameter Settings for User Entity Instance: game_logic:gameplay
 19. Parameter Settings for Inferred Entity Instance: display:screen|lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: display:screen|lpm_mult:Mult1
 21. lpm_mult Parameter Settings by Entity Instance
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 16:10:58 2023       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; main                                        ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,253                                       ;
;     Total combinational functions  ; 1,200                                       ;
;     Dedicated logic registers      ; 319                                         ;
; Total registers                    ; 319                                         ;
; Total pins                         ; 43                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; main               ; main               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; game_logic.v                     ; yes             ; User Verilog HDL File        ; M:/project/Main_project/Checker/ECE287_checker/game_logic.v            ;         ;
; main.v                           ; yes             ; Auto-Found Verilog HDL File  ; M:/project/Main_project/Checker/ECE287_checker/main.v                  ;         ;
; cursor_control.v                 ; yes             ; Auto-Found Verilog HDL File  ; M:/project/Main_project/Checker/ECE287_checker/cursor_control.v        ;         ;
; display.v                        ; yes             ; Auto-Found Verilog HDL File  ; M:/project/Main_project/Checker/ECE287_checker/display.v               ;         ;
; vga_driver.v                     ; yes             ; Auto-Found Verilog HDL File  ; M:/project/Main_project/Checker/ECE287_checker/vga_driver.v            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf    ;         ;
; aglobal161.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.inc    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc    ;         ;
; db/mult_p5t.tdf                  ; yes             ; Auto-Generated Megafunction  ; M:/project/Main_project/Checker/ECE287_checker/db/mult_p5t.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 1,253           ;
;                                             ;                 ;
; Total combinational functions               ; 1200            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 849             ;
;     -- 3 input functions                    ; 267             ;
;     -- <=2 input functions                  ; 84              ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 1067            ;
;     -- arithmetic mode                      ; 133             ;
;                                             ;                 ;
; Total registers                             ; 319             ;
;     -- Dedicated logic registers            ; 319             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 43              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 4               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clk_50MHz~input ;
; Maximum fan-out                             ; 299             ;
; Total fan-out                               ; 5692            ;
; Average fan-out                             ; 3.54            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                         ; Entity Name    ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+----------------+--------------+
; |main                              ; 1200 (1)            ; 319 (1)                   ; 0           ; 4            ; 0       ; 2         ; 43   ; 0            ; |main                                                       ; main           ; work         ;
;    |cursor_control:mod|            ; 24 (24)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|cursor_control:mod                                    ; cursor_control ; work         ;
;    |display:screen|                ; 479 (451)           ; 20 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |main|display:screen                                        ; display        ; work         ;
;       |lpm_mult:Mult0|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main|display:screen|lpm_mult:Mult0                         ; lpm_mult       ; work         ;
;          |mult_p5t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main|display:screen|lpm_mult:Mult0|mult_p5t:auto_generated ; mult_p5t       ; work         ;
;       |lpm_mult:Mult1|             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main|display:screen|lpm_mult:Mult1                         ; lpm_mult       ; work         ;
;          |mult_p5t:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |main|display:screen|lpm_mult:Mult1|mult_p5t:auto_generated ; mult_p5t       ; work         ;
;       |vga_driver:driver|          ; 28 (28)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|display:screen|vga_driver:driver                      ; vga_driver     ; work         ;
;    |game_logic:gameplay|           ; 696 (696)           ; 268 (268)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|game_logic:gameplay                                   ; game_logic     ; work         ;
+------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |main|cursor_control:mod|NS                            ;
+------------------+-----------+-----------+------------------+----------+
; Name             ; NS.RETURN ; NS.UPDATE ; NS.GETTING_READY ; NS.START ;
+------------------+-----------+-----------+------------------+----------+
; NS.START         ; 0         ; 0         ; 0                ; 0        ;
; NS.GETTING_READY ; 0         ; 0         ; 1                ; 1        ;
; NS.UPDATE        ; 0         ; 1         ; 0                ; 1        ;
; NS.RETURN        ; 1         ; 0         ; 0                ; 1        ;
+------------------+-----------+-----------+------------------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |main|cursor_control:mod|S                        ;
+-----------------+----------+----------+-----------------+---------+
; Name            ; S.RETURN ; S.UPDATE ; S.GETTING_READY ; S.START ;
+-----------------+----------+----------+-----------------+---------+
; S.START         ; 0        ; 0        ; 0               ; 0       ;
; S.GETTING_READY ; 0        ; 0        ; 1               ; 1       ;
; S.UPDATE        ; 0        ; 1        ; 0               ; 1       ;
; S.RETURN        ; 1        ; 0        ; 0               ; 1       ;
+-----------------+----------+----------+-----------------+---------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; cursor_control:mod|NS~2               ; Lost fanout        ;
; cursor_control:mod|NS~3               ; Lost fanout        ;
; cursor_control:mod|S~4                ; Lost fanout        ;
; cursor_control:mod|S~5                ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 319   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 296   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 295   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; game_logic:gameplay|board[54][0]       ; 3       ;
; game_logic:gameplay|board[29][0]       ; 3       ;
; game_logic:gameplay|board[54][1]       ; 3       ;
; game_logic:gameplay|board[50][1]       ; 3       ;
; game_logic:gameplay|board[9][2]        ; 4       ;
; game_logic:gameplay|board[29][2]       ; 3       ;
; game_logic:gameplay|board[54][2]       ; 3       ;
; game_logic:gameplay|board[50][2]       ; 3       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[63][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[62][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[61][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[60][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[59][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[58][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[57][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[56][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[55][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[53][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[52][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[51][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[49][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[48][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[47][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[46][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[45][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[44][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[43][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[42][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[41][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[40][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[39][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[38][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[37][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[36][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[35][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[34][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[33][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[32][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[31][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[30][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[28][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[27][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[26][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[25][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[24][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[23][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[22][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[21][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[20][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[19][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[18][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[17][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[16][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[15][0]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[14][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[13][1]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[12][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[11][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[10][2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|game_logic:gameplay|board[9][1]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[8][2]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[7][1]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[6][1]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[5][2]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[4][0]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[3][0]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[2][1]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[1][0]    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[0][1]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|game_logic:gameplay|legal_move[13] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|cursor_control:mod|sel_loc[1]      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|game_logic:gameplay|legal_move[3]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|game_logic:gameplay|legal_move[9]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|game_logic:gameplay|legal_move[16] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |main|game_logic:gameplay|legal_move[24] ;
; 64:1               ; 3 bits    ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; Yes        ; |main|game_logic:gameplay|new_piece[2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_logic:gameplay|board[54][1]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|game_logic:gameplay|board[50][2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|game_logic:gameplay|board[29][2]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |main|display:screen|red[2]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|display:screen|y_center[1]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|display:screen|x_center[6]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |main|display:screen|y_center[8]         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |main|display:screen|blue[0]             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |main|display:screen|green[4]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |main|display:screen|x_center[9]         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |main|display:screen|x_center[4]         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|display:screen|green[3]            ;
; 64:1               ; 3 bits    ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; No         ; |main|display:screen|Mux2                ;
; 64:1               ; 2 bits    ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |main|game_logic:gameplay|Mux6           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|display:screen|y_center[4]         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|display:screen|x_axis[0]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cursor_control:mod ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; START          ; 00    ; Unsigned Binary                        ;
; GETTING_READY  ; 01    ; Unsigned Binary                        ;
; UPDATE         ; 10    ; Unsigned Binary                        ;
; RETURN         ; 11    ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:screen ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; h_front_porch  ; 16    ; Signed Integer                     ;
; h_sync_pulse   ; 96    ; Signed Integer                     ;
; h_back_porch   ; 48    ; Signed Integer                     ;
; h_total_pixels ; 800   ; Signed Integer                     ;
; v_front_porch  ; 10    ; Signed Integer                     ;
; v_sync_pulse   ; 2     ; Signed Integer                     ;
; v_back_porch   ; 33    ; Signed Integer                     ;
; v_total_lines  ; 525   ; Signed Integer                     ;
; empty_space    ; 80    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:screen|vga_driver:driver ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; h_sync_pulse   ; 96    ; Signed Integer                                       ;
; h_total_pixels ; 800   ; Signed Integer                                       ;
; v_sync_pulse   ; 2     ; Signed Integer                                       ;
; v_total_lines  ; 525   ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_logic:gameplay ;
+-----------------+-------+----------------------------------------+
; Parameter Name  ; Value ; Type                                   ;
+-----------------+-------+----------------------------------------+
; START           ; 000   ; Unsigned Binary                        ;
; PIECE_SELECTION ; 001   ; Unsigned Binary                        ;
; MOVE            ; 010   ; Unsigned Binary                        ;
; PIECE_CHANGE    ; 011   ; Unsigned Binary                        ;
; SWITCH_PLAYER   ; 100   ; Unsigned Binary                        ;
+-----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:screen|lpm_mult:Mult0      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:screen|lpm_mult:Mult1      ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 11           ; Untyped             ;
; LPM_WIDTHP                                     ; 22           ; Untyped             ;
; LPM_WIDTHR                                     ; 22           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_p5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 2                             ;
; Entity Instance                       ; display:screen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; display:screen|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                            ;
;     -- LPM_WIDTHB                     ; 11                            ;
;     -- LPM_WIDTHP                     ; 22                            ;
;     -- LPM_REPRESENTATION             ; SIGNED                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; NO                            ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 43                          ;
; cycloneiii_ff         ; 319                         ;
;     CLR               ; 7                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 269                         ;
;     ENA CLR SCLR      ; 10                          ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 1202                        ;
;     arith             ; 133                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 105                         ;
;     normal            ; 1069                        ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 47                          ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 849                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 15.90                       ;
; Average LUT depth     ; 7.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Dec 12 16:10:43 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Checker -c main
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file game_logic.v
    Info (12023): Found entity 1: game_logic File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 1
Warning (12125): Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: main File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (12125): Using design file cursor_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cursor_control File: M:/project/Main_project/Checker/ECE287_checker/cursor_control.v Line: 1
Info (12128): Elaborating entity "cursor_control" for hierarchy "cursor_control:mod" File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 49
Info (10264): Verilog HDL Case Statement information at cursor_control.v(63): all case item expressions in this case statement are onehot File: M:/project/Main_project/Checker/ECE287_checker/cursor_control.v Line: 63
Warning (12125): Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: display File: M:/project/Main_project/Checker/ECE287_checker/display.v Line: 1
Info (12128): Elaborating entity "display" for hierarchy "display:screen" File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 63
Warning (12125): Using design file vga_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_driver File: M:/project/Main_project/Checker/ECE287_checker/vga_driver.v Line: 1
Info (12128): Elaborating entity "vga_driver" for hierarchy "display:screen|vga_driver:driver" File: M:/project/Main_project/Checker/ECE287_checker/display.v Line: 26
Warning (10230): Verilog HDL assignment warning at vga_driver.v(24): truncated value with size 32 to match size of target (10) File: M:/project/Main_project/Checker/ECE287_checker/vga_driver.v Line: 24
Warning (10230): Verilog HDL assignment warning at vga_driver.v(28): truncated value with size 32 to match size of target (10) File: M:/project/Main_project/Checker/ECE287_checker/vga_driver.v Line: 28
Info (12128): Elaborating entity "game_logic" for hierarchy "game_logic:gameplay" File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 72
Warning (10230): Verilog HDL assignment warning at game_logic.v(108): truncated value with size 3 to match size of target (2) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 108
Warning (10230): Verilog HDL assignment warning at game_logic.v(126): truncated value with size 3 to match size of target (2) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 126
Warning (10230): Verilog HDL assignment warning at game_logic.v(131): truncated value with size 3 to match size of target (2) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 131
Warning (10230): Verilog HDL assignment warning at game_logic.v(133): truncated value with size 3 to match size of target (2) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 133
Warning (10230): Verilog HDL assignment warning at game_logic.v(144): truncated value with size 3 to match size of target (2) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 144
Warning (10230): Verilog HDL assignment warning at game_logic.v(147): truncated value with size 3 to match size of target (2) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 147
Warning (10230): Verilog HDL assignment warning at game_logic.v(152): truncated value with size 3 to match size of target (2) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 152
Warning (10199): Verilog HDL Case Statement warning at game_logic.v(154): case item expression never matches the case expression File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 154
Warning (10240): Verilog HDL Always Construct warning at game_logic.v(113): inferring latch(es) for variable "player_turn", which holds its previous value in one or more paths through the always construct File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 113
Warning (10240): Verilog HDL Always Construct warning at game_logic.v(113): inferring latch(es) for variable "turn_count", which holds its previous value in one or more paths through the always construct File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 113
Info (10041): Inferred latch for "player_turn" at game_logic.v(113) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 113
Info (10041): Inferred latch for "turn_count[0]" at game_logic.v(125) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 125
Info (10041): Inferred latch for "turn_count[1]" at game_logic.v(125) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 125
Info (10041): Inferred latch for "turn_count[2]" at game_logic.v(125) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 125
Info (10041): Inferred latch for "turn_count[3]" at game_logic.v(125) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 125
Info (10041): Inferred latch for "turn_count[4]" at game_logic.v(125) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 125
Info (10041): Inferred latch for "turn_count[5]" at game_logic.v(125) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 125
Info (10041): Inferred latch for "turn_count[6]" at game_logic.v(125) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 125
Info (10041): Inferred latch for "turn_count[7]" at game_logic.v(125) File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 125
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:screen|Mult0" File: M:/project/Main_project/Checker/ECE287_checker/display.v Line: 127
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:screen|Mult1" File: M:/project/Main_project/Checker/ECE287_checker/display.v Line: 127
Info (12130): Elaborated megafunction instantiation "display:screen|lpm_mult:Mult0" File: M:/project/Main_project/Checker/ECE287_checker/display.v Line: 127
Info (12133): Instantiated megafunction "display:screen|lpm_mult:Mult0" with the following parameter: File: M:/project/Main_project/Checker/ECE287_checker/display.v Line: 127
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf
    Info (12023): Found entity 1: mult_p5t File: M:/project/Main_project/Checker/ECE287_checker/db/mult_p5t.tdf Line: 29
Info (13000): Registers with preset signals will power-up high File: M:/project/Main_project/Checker/ECE287_checker/game_logic.v Line: 89
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "turn_count[0]" is stuck at GND File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 19
    Warning (13410): Pin "turn_count[1]" is stuck at GND File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 19
    Warning (13410): Pin "turn_count[2]" is stuck at GND File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 19
    Warning (13410): Pin "turn_count[3]" is stuck at GND File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 19
    Warning (13410): Pin "turn_count[4]" is stuck at GND File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 19
    Warning (13410): Pin "turn_count[5]" is stuck at GND File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 19
    Warning (13410): Pin "turn_count[6]" is stuck at GND File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 19
    Warning (13410): Pin "turn_count[7]" is stuck at GND File: M:/project/Main_project/Checker/ECE287_checker/main.v Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file M:/project/Main_project/Checker/ECE287_checker/output_files/main.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1304 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 1257 logic cells
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4781 megabytes
    Info: Processing ended: Tue Dec 12 16:10:58 2023
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in M:/project/Main_project/Checker/ECE287_checker/output_files/main.map.smsg.


