Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto edd69ef434ce40f1b5d3062577901c53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topfft_tb_behav xil_defaultlib.topfft_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.contador(N=4)
Compiling module xil_defaultlib.contador(N=2)
Compiling module xil_defaultlib.contador
Compiling module xil_defaultlib.D_reg_1
Compiling module xil_defaultlib.topD_1_default
Compiling module xil_defaultlib.topD_1(ND=6)
Compiling module xil_defaultlib.topD_1(ND=7)
Compiling module xil_defaultlib.coeff_data0
Compiling module xil_defaultlib.coeff0
Compiling module xil_defaultlib.coeff_data1
Compiling module xil_defaultlib.coeff1
Compiling module xil_defaultlib.coeff_data2
Compiling module xil_defaultlib.coeff2
Compiling module xil_defaultlib.coeff_data3
Compiling module xil_defaultlib.coeff3
Compiling module xil_defaultlib.coeff_data4
Compiling module xil_defaultlib.coeff4
Compiling module xil_defaultlib.multip
Compiling module xil_defaultlib.D_reg
Compiling module xil_defaultlib.topD_default
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.BF
Compiling module xil_defaultlib.Blq
Compiling module xil_defaultlib.topD(ND=2)
Compiling module xil_defaultlib.Blq(ND0=2,ND1=2)
Compiling module xil_defaultlib.topD(ND=1)
Compiling module xil_defaultlib.Blq(ND0=1,ND1=1)
Compiling module xil_defaultlib.topfft
Compiling module xil_defaultlib.topfft_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot topfft_tb_behav
