{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "55fd9a29",
   "metadata": {},
   "source": [
    "# Simple End to End\n",
    "\n",
    "This part of the tutorial demonstrates the basic end-to-end flow from an ONNX model to a generated hardware IP. We encourage you to run this example to try our automated toolflow, and then follow the rest of the tutorial which provides a more detailed explanation of our codebase."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "16274f3f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "╔══════════════════════════════════════════════╦═════════╦══╦═══════════╦═══╦══════════════════════════════╦══════════╦══════════════════════════╦══════════╗\n",
      "║ single partition (Part 1) cost (throughput): ║ 74515.6 ║  ║ slowdown: ║ 1 ║ partition optimisation time: ║ 0.06 sec ║ total optimisation time: ║ 0.06 sec ║\n",
      "╚══════════════════════════════════════════════╩═════════╩══╩═══════════╩═══╩══════════════════════════════╩══════════╩══════════════════════════╩══════════╝\n",
      "| COST:                     |    | RESOURCES:   |            |                |                 |              |             |              |             |\n",
      "|---------------------------|----|--------------|------------|----------------|-----------------|--------------|-------------|--------------|-------------|\n",
      "|                           |    | BRAM         | DSP        | LUT            | FF              | BW           | BW_IN       | BW_OUT       | BW_WEIGHT   |\n",
      "| 74515.648286 (throughput) |    | 45.00/280    | 100.00/220 | 14794.00/53200 | 10916.00/106400 | 13.89/34.112 | 1.09/34.112 | 12.80/34.112 | 0.00/34.112 |\n",
      "|                           |    | 16.07 %      | 45.45 %    | 27.81 %        | 10.26 %         | 40.72 %      | 3.19 %      | 37.52 %      | 0.00 %      |\n",
      "\n",
      "predicted throughput (img/s): 74515.64828614009\n",
      "predicted resource usage: {'FF': 10916, 'LUT': 14794, 'DSP': 100, 'BRAM': 45, 'URAM': 0}\n"
     ]
    }
   ],
   "source": [
    "import pathlib\n",
    "from fpgaconvnet.parser.Parser import Parser\n",
    "from fpgaconvnet.platform.Platform import Platform\n",
    "from fpgaconvnet.optimiser.solvers import GreedyPartition\n",
    "\n",
    "# load network\n",
    "network_name = \"single_layer\"\n",
    "onnx_path = f\"./hardware-tutorial-assets/host-code/MNIST/{network_name}.onnx\"\n",
    "parser = Parser(custom_onnx=False, batch_size=1)\n",
    "net = parser.onnx_to_fpgaconvnet(onnx_path)\n",
    "\n",
    "device_path = \"../../fpgaconvnet-optimiser/examples/platforms/zedboard.toml\"\n",
    "platform = Platform()\n",
    "platform.update(device_path)\n",
    "# We select port_width = 64 for solver in this example\n",
    "platform.port_width   = 64\n",
    "\n",
    "# Design Space Exploration\n",
    "opt = GreedyPartition(net, platform)\n",
    "opt.bram_to_lut = False\n",
    "opt.off_chip_streaming = False\n",
    "opt.balance_bram_uram = False\n",
    "opt.rsc_allocation = 0.75\n",
    "opt.transforms = []\n",
    "opt.transforms_probs = []\n",
    "\n",
    "opt.run_solver()\n",
    "opt.update_partitions()\n",
    "\n",
    "# export configuration and prediction report\n",
    "pathlib.Path(network_name).mkdir(parents=True, exist_ok=True)\n",
    "opt.create_report(f\"{network_name}/report.json\")\n",
    "opt.net.save_all_partitions(f\"{network_name}/config.json\")\n",
    "\n",
    "throughput = -opt.get_cost()\n",
    "print(f\"predicted throughput (img/s): {throughput}\")\n",
    "print(f\"predicted resource usage: {net.partitions[0].get_resource_usage()}\")\n",
    "print(f\"selected port_widthin solver: {platform.port_width} bits\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "24c3a7ec",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "FIXME: use HLS backend in Parser\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/2019.1/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'zy18' on host 'ubuntu' (Linux_x86_64 version 5.15.0-94-generic) on Mon Feb 19 00:19:28 GMT 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end'\n",
      "Sourcing Tcl script '/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/create_partition_project.tcl'\n",
      "project: partition_0\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0'.\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/squeeze_Relu_1.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Conv_0.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/Relu_1.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'partition_0/src/single_layer_top.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/tb/single_layer_tb.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution'.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Feb 19 00:19:31 2024...\n"
     ]
    }
   ],
   "source": [
    "import toml\n",
    "from fpgaconvnet.hls.generate.network import GenerateNetwork\n",
    "\n",
    "with open(device_path, \"r\") as f:\n",
    "    device = toml.load(f) \n",
    "    device_name = device[\"device\"][\"part\"]\n",
    "    clock_period = 1000 / device[\"system\"][\"board_frequency\"]\n",
    "    # port_width = device[\"system\"][\"port_width\"] \n",
    "\n",
    "# Similarly, select port_width = 64 for HLS \n",
    "port_width = 64\n",
    "\n",
    "print(f\"device name is {device_name}\")\n",
    "print(f\"clock period is {clock_period}\")\n",
    "print(f\"platform maximum port width is {port_width}\")\n",
    "    \n",
    "\n",
    "# generate HLS code\n",
    "# gen_net = GenerateNetwork(network_name, f\"{network_name}/config.json\", onnx_path, device_name)\n",
    "gen_net = GenerateNetwork(network_name, f\"{network_name}/config.json\", onnx_path, device_name, clock_period, port_width)\n",
    "gen_net.create_partition_project(0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "6168f053-3dcd-44a4-af82-960eb91704ef",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/2019.1/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'zy18' on host 'ubuntu' (Linux_x86_64 version 5.15.0-94-generic) on Mon Feb 19 00:19:34 GMT 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end'\n",
      "Sourcing Tcl script '/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/run_csim.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0'.\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_in_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/squeeze_Relu_1_out_0.dat' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [SIM 211-2] *************** CSIM start ***************\n",
      "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
      "   Compiling ../../../tb/single_layer_tb.cpp in debug mode\n",
      "   Compiling ../../../src/squeeze_Relu_1.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_0_squeeze_Relu_1.cpp in debug mode\n",
      "   Compiling ../../../src/Conv_0.cpp in debug mode\n",
      "   Compiling ../../../src/Relu_1.cpp in debug mode\n",
      "   Compiling ../../../src/single_layer_top.cpp in debug mode\n",
      "   Generating csim.exe\n",
      "LOADING INPUT DATA \n",
      "RUNNING NETWORK \n",
      "PORT 0\n",
      "\t--- PASSED ---\n",
      "INFO: [SIM 211-1] CSim done with 0 errors.\n",
      "INFO: [SIM 211-3] *************** CSIM finish ***************\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Feb 19 00:20:17 2024...\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "# generate random input image, you can replace it with a fixed image\n",
    "input_image = np.random.rand(1,1,28,28).astype(np.float32)\n",
    "# run C simulation\n",
    "gen_net.run_testbench(0, input_image)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "68483e59",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/2019.1/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'zy18' on host 'ubuntu' (Linux_x86_64 version 5.15.0-94-generic) on Mon Feb 19 00:20:19 GMT 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end'\n",
      "Sourcing Tcl script '/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/run_csynth.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0'.\n",
      "INFO: [HLS 200-10] Opening solution '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/squeeze_Relu_1.cpp' ... \n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0_squeeze_Relu_1.cpp' ... \n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Conv_0.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Conv_0.cpp:197:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Conv_0.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/Relu_1.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/Relu_1.cpp:38:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file partition_0/src/Relu_1.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'partition_0/src/single_layer_top.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: partition_0/src/single_layer_top.cpp:114:12\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: partition_0/src/single_layer_top.cpp:169:2\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file partition_0/src/single_layer_top.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:03:21 ; elapsed = 00:03:41 . Memory (MB): peak = 868.414 ; gain = 194.969 ; free physical = 542 ; free virtual = 59918\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:03:21 ; elapsed = 00:03:41 . Memory (MB): peak = 868.414 ; gain = 194.969 ; free physical = 542 ; free virtual = 59918\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_in_loop' (partition_0/src/Conv_0.cpp:197) in function 'Conv_0(ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4][4][5][5], ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> const (*) [4], hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, hls::stream<ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >*, int)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:256).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:255).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:254).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:92).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:91).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator[]' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:90).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::operator++' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:103).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator[]' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:102).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::operator++' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::operator[]' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:77).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:76).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator[]' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 4, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 1, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 576, 1, 0, 1, 1>::Increment' into 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::operator++' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:189).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:236).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:72).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:71).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:69).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator[]' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:68).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<4, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<3, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<2, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:205).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::(anonymous namespace)::ConstFlattenImpl<0, 0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::Increment' into 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:248).\n",
      "INFO: [XFORM 203-603] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::operator++' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:24 ; elapsed = 00:03:46 . Memory (MB): peak = 940.453 ; gain = 267.008 ; free physical = 342 ; free virtual = 59707\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 28, 1, 0, 28, 1, 0, 1, 1>::size' into 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >206' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1, 0, 4, 1>::size' into 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >212' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 1, 1>::size' into 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 576, 1, 0, 4, 1>::size' into 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'hlslib::ConstFlatten<0, 1, 1, 0, 4, 1, 0, 4, 1, 0, 5, 1, 0, 5, 1>::size' into 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:61) automatically.\n",
      "WARNING: [SYNCHK 200-23] /home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:26 ; elapsed = 00:03:48 . Memory (MB): peak = 1131.285 ; gain = 457.840 ; free physical = 162 ; free virtual = 59531\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'port_write_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:86) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mul_pixel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:185) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'acc_pixel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_channel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pixel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'batch_row_col_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' for pipelining.\n",
      "INFO: [HLS 200-489] Unrolling loop 'memset_port_cache' in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' completely with a factor of 0.\n",
      "INFO: [HLS 200-489] Unrolling loop 'streams_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:79) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (partition_0/src/Relu_1.cpp:38) in function 'Relu_1' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:128) in function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:70) in function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_loop' (partition_0/src/Conv_0.cpp:205) in function 'Conv_0' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Conv_0_coarse_out_bias_loop' (partition_0/src/Conv_0.cpp:234) in function 'Conv_0' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'mul_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:187) in function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_out_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:67) in function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:151) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:152) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:160) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:172) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:173) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.4' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:182) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:188) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.5.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:189) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'acc_fine_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:250) in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 25.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k2_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:107) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'intr_k1_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:108) in function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k1_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:111) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'k2_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:112) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'coarse_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:113) in function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:261) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:262) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' completely with a factor of 5.\n",
      "INFO: [XFORM 203-102] Partitioning array 'port_cache' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'wr.V.V' (partition_0/src/single_layer_top.cpp:29) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in.V.V' (partition_0/src/single_layer_top.cpp:77) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_Conv_0_squeeze_Relu_1.V.V' (partition_0/src/single_layer_top.cpp:82) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Conv_0_squeeze_Relu_1_Relu_1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'Relu_1_squeeze_Relu_1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out.V.V' (partition_0/src/single_layer_top.cpp:97) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'cache' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'sw_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'fork_out' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:181) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:192) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_stream' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'weight_stream' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'acc_stream' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'line_buffer.V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'window_buffer.V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'frame_buffer' .\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_wr' (partition_0/src/single_layer_top.cpp:137) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_in' (partition_0/src/single_layer_top.cpp:139) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fpgaconvnet_out' (partition_0/src/single_layer_top.cpp:140) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'wr.V.V' (partition_0/src/single_layer_top.cpp:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'port_cache' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_biases.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in.V.V' (partition_0/src/single_layer_top.cpp:77) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_Conv_0_squeeze_Relu_1.V.V' (partition_0/src/single_layer_top.cpp:82) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_squeeze_Relu_1_Relu_1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Relu_1_squeeze_Relu_1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out.V.V' (partition_0/src/single_layer_top.cpp:97) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'cache'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:181) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'glue_out.V.V' (partition_0/src/Conv_0.cpp:192) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_stream'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'weight_stream'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc_stream'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:61) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'port_cache' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:62) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'conv_out.V.V' (partition_0/src/Conv_0.cpp:181) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_buffer'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_buffer.V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'frame_cache.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'window_cache.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'local_cache.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 4 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'sw_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 3 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'Conv_0_weights.V'  in dimension 5 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'fork_out'  in dimension 4 completely.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][0].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][1].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][2].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][3].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][0][4].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][0].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][1].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][2].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][3].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][1][4].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][0].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][1].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][2].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][3].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][2][4].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][0].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][1].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][2].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][3].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][3][4].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][0].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][1].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][2].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][3].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[0][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[0][4][4].V' has read operations in process function 'Conv_0_conv189'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][0].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][1].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][2].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][3].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][0][4].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][0].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][1].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][2].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][3].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][1][4].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][0].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][1].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][2].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][3].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][2][4].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][0].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][1].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][2].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][3].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][3][4].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][0].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][1].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][2].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][3].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[1][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[1][4][4].V' has read operations in process function 'Conv_0_conv190'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][0].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][1].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][2].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][3].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][0][4].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][0].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][1].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][2].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][3].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][1][4].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][0].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][1].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][2].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][3].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][2][4].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][0].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][1].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][2].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][3].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][3][4].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][0].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][1].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][2].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][3].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[2][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[2][4][4].V' has read operations in process function 'Conv_0_conv191'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][0].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][1].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][2].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][3].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][0][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][0][4].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][0].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][1].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][2].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][3].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][1][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][1][4].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][0].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][1].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][2].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][3].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][2][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][2][4].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][0].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][1].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][2].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][3].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][3][4].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][0].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][1].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][2].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][3].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[3][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[3][4][4].V' has read operations in process function 'Conv_0_conv192'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.0.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.1.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.2.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.3.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.0.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.0.4.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.0.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.1.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.2.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.3.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.1.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.1.4.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.0.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.1.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.2.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.3.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.2.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.2.4.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.0.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.1.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.2.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.3.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.0' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.1' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.2' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.3' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'Conv_0_weights.V.0.3.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'Conv_0_weights.V.0.3.4.4' has read operations in process function 'Conv_0'.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.0.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.1.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.2.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'Conv_0_weights.V.0.3.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): \n",
      "\t 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0', detected/extracted 11 process function(s): \n",
      "\t 'Conv_0_sliding_window187'\n",
      "\t 'Conv_0_fork188'\n",
      "\t 'Conv_0_conv189'\n",
      "\t 'Conv_0_conv190'\n",
      "\t 'Conv_0_conv191'\n",
      "\t 'Conv_0_conv192'\n",
      "\t 'Conv_0_glue'\n",
      "\t 'Conv_0_bias193'\n",
      "\t 'Conv_0_bias194'\n",
      "\t 'Conv_0_bias195'\n",
      "\t 'Conv_0_bias196'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Conv_0_squeeze_Relu_1', detected/extracted 1 process function(s): \n",
      "\t 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'Relu_1', detected/extracted 16 process function(s): \n",
      "\t 'Relu_1_relu197'\n",
      "\t 'Relu_1_relu198'\n",
      "\t 'Relu_1_relu199'\n",
      "\t 'Relu_1_relu200'\n",
      "\t 'Relu_1_relu201'\n",
      "\t 'Relu_1_relu202'\n",
      "\t 'Relu_1_relu203'\n",
      "\t 'Relu_1_relu204'\n",
      "\t 'Relu_1_relu205'\n",
      "\t 'Relu_1_relu206'\n",
      "\t 'Relu_1_relu207'\n",
      "\t 'Relu_1_relu208'\n",
      "\t 'Relu_1_relu209'\n",
      "\t 'Relu_1_relu210'\n",
      "\t 'Relu_1_relu211'\n",
      "\t 'Relu_1_relu212'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_Relu_1', detected/extracted 1 process function(s): \n",
      "\t 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'process', detected/extracted 6 process function(s): \n",
      "\t 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>355'\n",
      "\t 'Conv_0'\n",
      "\t 'Conv_0_squeeze_Relu_1'\n",
      "\t 'Relu_1'\n",
      "\t 'squeeze_Relu_1'\n",
      "\t 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'reload_weights', detected/extracted 2 process function(s): \n",
      "\t 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'\n",
      "\t 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'fpgaconvnet_ip', detected/extracted 1 process function(s): \n",
      "\t 'Block__proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/wr.hpp:77:5) in function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:275:5) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:194:5) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) to (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:52:12) in function 'relu<1u, 24u, 24u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:68:77) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'... converting 4 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)...24 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:58 ; elapsed = 00:04:27 . Memory (MB): peak = 1356.914 ; gain = 683.469 ; free physical = 145 ; free virtual = 59170\n",
      "WARNING: [XFORM 203-631] Renaming function 'weights_reloading<400u, 1u, 4u, 1u, 5u, 5u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'weights_reloading' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:61:11)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:122:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:64:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 24u, 24u, 16u, 4u, 16u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze<1u, 24u, 24u, 16u, 16u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze.1' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:160:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:206:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59:21)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:301:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'relu<1u, 24u, 24u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'relu' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' to 'mem_write' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:37:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>355' to 'mem_read355' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' to 'mem_read' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64:98)\n",
      "WARNING: [XFORM 203-631] Renaming function 'fork<1u, 24u, 24u, 1u, 4u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104:95)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:184:104)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >363' to 'conv_intr363' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >361' to 'conv_intr361' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >359' to 'conv_intr359' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:80:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247:129)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >362' to 'conv362' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >360' to 'conv360' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >358' to 'conv358' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 4u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, -1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:283:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >366' to 'bias366' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >365' to 'bias365' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >364' to 'bias364' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'bias<1u, 24u, 24u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<30, 5, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'bias' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/hlslib/include/hlslib/xilinx/Flatten.h:58:6)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_0_squeeze_Relu_1' to 'Conv_0_squeeze_Relu_.16' (partition_0/src/Conv_0_squeeze_Relu_1.cpp:18:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'Conv_0_sliding_window187' to 'Conv_0_sliding_windo' (partition_0/src/Conv_0.cpp:10:1)\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.11'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.10'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.15'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.3'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.16'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.11'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.1'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.15'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.2'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.6'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.6'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.17'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.14'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.23'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.18'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.7'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.13'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.5'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.16'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.4'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.5'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.24'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.3'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.4'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.10'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.1'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.12'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.7'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.18'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.10'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.23'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.22'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.12'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.6'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.19'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.1'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.16'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.14'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.24'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.3'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.12'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.17'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.19'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.21'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.21'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.7'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.15'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.8'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.9'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.23'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.23'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.13'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.15'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.5'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.20'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.4'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.14'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.1'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.21'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.9'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.11'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.24'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.20'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.5'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.22'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.17'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.22'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.13'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.8'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.19'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.10'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.17'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.8'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.2'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.18'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.9'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.16'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.11'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.1.4'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.12'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.9'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.20'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.20'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.24'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.8'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.6'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.14'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.22'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.18'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.0.3'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.2'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.2.2'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.21'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.7'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.19'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Conv_0_weights.V.0.3.13'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[3].V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[2].V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:59).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][3].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][2].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][3].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][2].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][3].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][2].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][1].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][0].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][3].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][2].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][0].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][3].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][2].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][1].' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:65).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:70).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:104).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[4][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][2].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][4].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[0][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][1].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[1][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[2][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][3].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "WARNING: [ANALYSIS 214-52] Found false 'WAW' inter dependency for variable 'window_cache[3][0].V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:80).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'port_cache[0].i.i' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_write.hpp:72).\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 400 on port 'wr_hw' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 784 on port 'in_hw' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122) in function 'squeeze_out'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in.1'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:64) in function 'squeeze_in'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:249) in function 'sliding_window_out'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'batch_row_col_channel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/sliding_window.hpp:81) in function 'sliding_window_line_'.\n",
      "INFO: [XFORM 203-531] Rewinding loop (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/relu.hpp:49) in function 'relu'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/glue.hpp:64) in function 'glue'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/fork.hpp:109) in function 'fork'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr363'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr361'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr359'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_channel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:96) in function 'conv_intr'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/conv.hpp:247) in function 'conv_acc'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias366'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias365'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias364'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_filter_loop' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/bias.hpp:58) in function 'bias'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_out'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in.1'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_loop' in function 'squeeze_in'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_out'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'batch_row_col_channel_loop' in function 'sliding_window_line_'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'relu'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr363'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr361'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr359'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_channel_filter_loop' in function 'conv_intr'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias366'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias365'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias364'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_filter_loop' in function 'bias'.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:29 ; elapsed = 00:05:13 . Memory (MB): peak = 2052.418 ; gain = 1378.973 ; free physical = 142 ; free virtual = 58500\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'fpgaconvnet_ip' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_' to 'sliding_window_line_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_out.1' to 'squeeze_out_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Conv_0_squeeze_Relu_.16' to 'Conv_0_squeeze_Relu_16'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze_in.1' to 'squeeze_in_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'squeeze.1' to 'squeeze_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'fork' to 'fork_r'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_read' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 314.08 seconds; current allocated memory: 1.286 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.286 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'weights_reloading' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'coarse_filter_kernel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.288 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reload_weights' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.292 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_read35530' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.292 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.292 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.294 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.296 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'batch_row_col_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 1.297 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.298 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.298 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fork_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.301 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_fork188' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.302 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 1.304 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.306 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_mul' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 1.307 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 1.308 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_acc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.308 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.309 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.309 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.311 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv189' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.311 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.312 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr363' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 1.313 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.315 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv362' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.316 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.317 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv190' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.318 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.318 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr361' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 1.320 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.321 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv360' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 1.322 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.324 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv191' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.324 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.324 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr359' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 1.326 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.327 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv358' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.328 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.330 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_conv192' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.330 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.330 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias193' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias366' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.331 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias194' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias365' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias195' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'bias364' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_filter_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_bias196' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.332 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.333 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.337 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_in' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between fifo write on port 'out_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71) and fifo write on port 'out_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:71).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 1.337 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.337 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 1.338 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.338 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.338 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.339 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Conv_0_squeeze_Relu_16' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.339 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.339 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.339 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu197' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu198' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu199' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu200' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu201' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu202' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu203' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu204' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu205' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu206' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu207' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu208' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu209' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu210' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu211' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1_relu212' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.341 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.342 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.343 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 1.344 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.344 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between fifo read on port 'in_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between fifo read on port 'in_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'squeeze_out' (Loop: pixel_channel_loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between fifo read on port 'in_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129) and fifo read on port 'in_15_V_V' (/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129).\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.344 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.345 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.345 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.346 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_Relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.346 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.346 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_write' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.346 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.346 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'process_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.347 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 1.349 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 1.350 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.352 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fpgaconvnet_ip' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 1.352 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.353 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_read' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 1.354 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'weights_reloading' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'weights_reloading'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.356 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reload_weights' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WDATA' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WSTRB' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WLAST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_BREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reload_weights'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 1.367 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_read35530' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read35530'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 1.369 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.372 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 1.378 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.381 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_sliding_windo' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_sliding_windo'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.383 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fork_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_r'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.385 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_fork188' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_fork188'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.394 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mul_mul_16s_16s_30_3_1': 25 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.402 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.405 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.411 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv189' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv189'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 1.415 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr363' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr363'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.417 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv362' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv362'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 1.426 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv190' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv190'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 1.430 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr361' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr361'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.433 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv360' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x1' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x0' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv360'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 1.442 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv191' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv191'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 1.446 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr359' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr359'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 1.449 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv358' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x2' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x1' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv358'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_conv192' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_conv192'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1.462 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.463 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.464 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 1.464 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias193' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias193'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.465 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias366' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias366'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.466 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias194' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias194'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.466 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias365' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias365'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.467 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias195' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias195'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.467 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'bias364' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'bias364'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.468 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_bias196' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_bias196'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.469 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x3' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w30_d2_A' is changed to 'fifo_w30_d2_A_x2' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 1.477 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.09 seconds; current allocated memory: 1.483 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.484 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x4' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.486 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Conv_0_squeeze_Relu_16' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_0_squeeze_Relu_16'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 1.487 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcmp_64ns_64ns_1_4_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.488 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu197' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu197'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.490 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu198' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu198'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.490 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu199' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu199'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.491 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu200' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu200'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.491 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu201' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu201'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.491 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu202' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu202'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.492 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu203' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu203'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.492 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu204' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu204'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.492 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu205' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu205'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.493 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu206' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu206'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.493 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu207' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu207'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.493 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu208' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu208'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.494 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu209' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu209'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.494 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu210' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu210'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.494 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu211' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu211'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.495 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1_relu212' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1_relu212'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.495 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Relu_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.496 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.499 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1.500 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x5' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.502 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_Relu_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_Relu_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.504 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_write' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_write'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.504 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'process_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d256_A' is changed to 'fifo_w16_d256_A_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x6' due to conflict.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WDATA' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WSTRB' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WLAST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_BREADY' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_RREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1.513 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 5.81 seconds; current allocated memory: 1.526 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fpgaconvnet_ip' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_wr' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_in' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_out' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/mode' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/weights_reloading_index' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_wr_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_in_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_out_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'fpgaconvnet_ip' to 's_axilite & ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Bundling port 'return', 'mode', 'weights_reloading_index', 'fpgaconvnet_wr_0', 'fpgaconvnet_in_0' and 'fpgaconvnet_out_0' to AXI-Lite port ctrl.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fpgaconvnet_ip'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 1.531 GB.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'wr_0_V_V_U(fifo_w16_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_weights_reloading_U0_U(start_for_weights_reloading_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_2_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_3_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_U0_U(start_for_sliding_window_out_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U0_U(start_for_conv_mul_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U0_U(start_for_conv_acc_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U1_1_U(start_for_conv_mul_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U1_1_U(start_for_conv_acc_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U2_2_U(start_for_conv_mul_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U2_2_U(start_for_conv_acc_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w30_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U3_3_U(start_for_conv_mul_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U3_3_U(start_for_conv_acc_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias_Conv_0_biases_V_0_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias366_Conv_0_biases_V_1_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias365_Conv_0_biases_V_2_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'bias364_Conv_0_biases_V_3_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_V_V_U(fifo_w30_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_0_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_1_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_2_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'glue_out_3_V_V_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_fork188_U0_U(start_for_Conv_0_fork188_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_conv189_U0_U(start_for_Conv_0_conv189_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_conv190_U0_U(start_for_Conv_0_conv190_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_conv191_U0_U(start_for_Conv_0_conv191_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_conv192_U0_U(start_for_Conv_0_conv192_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_glue_U0_U(start_for_Conv_0_glue_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bias193_U0_U(start_for_Conv_0_bias193_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bias194_U0_U(start_for_Conv_0_bias194_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bias195_U0_U(start_for_Conv_0_bias195_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_bias196_U0_U(start_for_Conv_0_bias196_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out_1_U0_U(start_for_squeeze_out_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'fpgaconvnet_ip_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out_U0_U(start_for_squeeze_out_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weights_reloading_in_3_U(fifo_w32_d6_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_hw_offset_c_U(fifo_w29_d6_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_4_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_5_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_6_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_Conv_0_squeez_7_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_17_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_18_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_19_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_20_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_21_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_22_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_23_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_24_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_25_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_26_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_27_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_28_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_29_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_30_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_31_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Conv_0_squeeze_Relu_32_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_16_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_17_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_18_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_19_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_20_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_21_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_22_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_23_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_24_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_25_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_26_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_27_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_28_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_29_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_30_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'Relu_1_squeeze_Relu_31_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_1_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_2_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_3_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_U0_U(start_for_Conv_0_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_mem_write_U0_U(start_for_mem_write_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_0_squeeze_Relu_16_U0_U(start_for_Conv_0_squeeze_Relu_16_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Relu_1_U0_U(start_for_Relu_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_Relu_1_U0_U(start_for_squeeze_Relu_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_24_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_23_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_22_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_21_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_20_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_19_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_18_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_17_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_16_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_15_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_14_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_13_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_12_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_11_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_10_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_9_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_8_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_7_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_6_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_5_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_4_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_3_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_2_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_1_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_0_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_24_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_23_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_22_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_21_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_20_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_19_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_18_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_17_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_16_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_15_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_14_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_13_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_12_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_11_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_10_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_9_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_8_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_7_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_6_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_5_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_4_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_3_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_2_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_1_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_1_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_24_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_23_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_22_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_21_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_20_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_19_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_18_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_17_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_16_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_15_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_14_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_13_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_12_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_11_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_10_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_9_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_8_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_7_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_6_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_5_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_4_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_3_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_2_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_1_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_2_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_24_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_23_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_22_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_21_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_20_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_19_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_18_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_17_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_16_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_15_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_14_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_13_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_12_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_11_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_10_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_9_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_8_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_7_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_6_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_5_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_4_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_3_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_2_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_1_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_Conv_0_weights_V_0_3_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:15 ; elapsed = 00:07:32 . Memory (MB): peak = 2372.418 ; gain = 1698.973 ; free physical = 728 ; free virtual = 59193\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for fpgaconvnet_ip.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for fpgaconvnet_ip.\n",
      "INFO: [HLS 200-112] Total elapsed time: 452.48 seconds; peak allocated memory: 1.531 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Feb 19 00:27:51 2024...\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/2019.1/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'zy18' on host 'ubuntu' (Linux_x86_64 version 5.15.0-94-generic) on Mon Feb 19 00:27:55 GMT 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end'\n",
      "Sourcing Tcl script '/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/export_design.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0'.\n",
      "INFO: [HLS 200-10] Opening solution '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2019.1/Vivado/2019.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_dcmp_2_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_dcmp_2_no_dsp_64'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_dcmp_2_no_dsp_64'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2019.1/Vivado/2019.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 00:28:24 2024...\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Feb 19 00:28:24 2024...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][3][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][3][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][3][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][3][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][0].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][0].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][1].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][1].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][2].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][2].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][3].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][3].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'weights[7][4][4].V' in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'weights[7][4][4].V' has read operations in process function 'single_layer_conv1_Conv2D_conv162'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.0.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.0.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.1.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.1.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.2.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.2.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.3.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.3.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.4.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.4.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.5.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.5.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.6.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.6.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.0.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.0.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.1.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.1.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.2.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.2.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.2'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.3.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.3.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.0'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.0' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.1'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.1' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.2'  in the middle of dataflow may stall the dataflow pipeline:\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.2' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.3'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.3' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] Reading dataflow channel 'single_layer_conv1_Conv2D_weights.V.0.7.4.4'  in the middle of dataflow may stall the dataflow pipeline:\n",
      "WARNING: [XFORM 203-713] Argument 'single_layer_conv1_Conv2D_weights.V.0.7.4.4' has read operations in process function 'single_layer_conv1_Conv2D'.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.0.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.1.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.2.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.3.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.4.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.5.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.6.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.0.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.1.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.2.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.3.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.0'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.1'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.2'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.3'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "WARNING: [XFORM 203-713] All the elements of global array 'single_layer_conv1_Conv2D_weights.V.0.7.4.4'  should be updated in process function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', otherwise it may not be synthesized correctly.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 3 process function(s): \n",
      "\t 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_mul<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'conv_acc<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'single_layer_conv1_Conv2D', detected/extracted 11 process function(s): \n",
      "\t 'single_layer_conv1_Conv2D_sliding_window153'\n",
      "\t 'single_layer_conv1_Conv2D_fork154'\n",
      "\t 'single_layer_conv1_Conv2D_conv155'\n",
      "\t 'single_layer_conv1_Conv2D_conv156'\n",
      "\t 'single_layer_conv1_Conv2D_conv157'\n",
      "\t 'single_layer_conv1_Conv2D_conv158'\n",
      "\t 'single_layer_conv1_Conv2D_conv159'\n",
      "\t 'single_layer_conv1_Conv2D_conv160'\n",
      "\t 'single_layer_conv1_Conv2D_conv161'\n",
      "\t 'single_layer_conv1_Conv2D_conv162'\n",
      "\t 'single_layer_conv1_Conv2D_glue'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'single_layer_conv1_Relu', detected/extracted 8 process function(s): \n",
      "\t 'single_layer_conv1_Relu_relu163'\n",
      "\t 'single_layer_conv1_Relu_relu164'\n",
      "\t 'single_layer_conv1_Relu_relu165'\n",
      "\t 'single_layer_conv1_Relu_relu166'\n",
      "\t 'single_layer_conv1_Relu_relu167'\n",
      "\t 'single_layer_conv1_Relu_relu168'\n",
      "\t 'single_layer_conv1_Relu_relu169'\n",
      "\t 'single_layer_conv1_Relu_relu170'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_spatial<1u, 24u, 24u, 16u, 8u, 4u, 2u, 2u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >', detected/extracted 2 process function(s): \n",
      "\t 'squeeze_in<1u, 24u, 24u, 16u, 2u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'\n",
      "\t 'squeeze_out<1u, 24u, 24u, 16u, 4u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'squeeze_single_layer_conv1_Relu', detected/extracted 1 process function(s): \n",
      "\t 'squeeze_spatial<1u, 24u, 24u, 16u, 8u, 4u, 2u, 2u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'process', detected/extracted 5 process function(s): \n",
      "\t 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>327'\n",
      "\t 'single_layer_conv1_Conv2D'\n",
      "\t 'single_layer_conv1_Relu'\n",
      "\t 'squeeze_single_layer_conv1_Relu'\n",
      "\t 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'reload_weights', detected/extracted 2 process function(s): \n",
      "\t 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'\n",
      "\t 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'fpgaconvnet_ip', detected/extracted 1 process function(s): \n",
      "\t 'Block__proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:52:12) to (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:52:12) in function 'relu<1u, 24u, 24u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'... converting 8 basic blocks.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'conv_acc<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:780:129)...24 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:37 ; elapsed = 00:04:45 . Memory (MB): peak = 1326.262 ; gain = 624.980 ; free physical = 1251 ; free virtual = 13450\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'kernel_1_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/wr.hpp:55:100) in function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'filter_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/wr.hpp:54:100) in function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'coarse_out_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/wr.hpp:53:115) in function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'dim_out_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:216:103) in function 'squeeze_out<1u, 24u, 24u, 16u, 4u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'dim_in_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:55:102) in function 'squeeze_in<1u, 24u, 24u, 16u, 2u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'out_loop_rows' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:420:101) in function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'in_loop_rows' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:281:100) in function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:62:90) in function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >343'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >341'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >339'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >337'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >335'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >333'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >331'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:232:32) in function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'weights_reloading<400u, 1u, 8u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'weights_reloading' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/wr.hpp:52:61)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_spatial<1u, 24u, 24u, 16u, 8u, 4u, 2u, 2u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_spatial' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:368:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_single_layer_conv1_Relu' to 'squeeze_single_layer' (partition_0/src/squeeze_single_layer_conv1_Relu.cpp:18:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_out<1u, 24u, 24u, 16u, 4u, 4u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_out' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:216:49)\n",
      "WARNING: [XFORM 203-631] Renaming function 'squeeze_in<1u, 24u, 24u, 16u, 2u, 8u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'squeeze_in' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/squeeze.hpp:55:48)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_out<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_out' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:419:33)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window_line_shift<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window_line_' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267:29)\n",
      "WARNING: [XFORM 203-631] Renaming function 'sliding_window<1u, 28u, 28u, 1u, 0u, 0u, 0u, 0u, 1u, 1u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'sliding_window' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:595:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu170' to 'single_layer_conv1_R.8' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu169' to 'single_layer_conv1_R.1.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu168' to 'single_layer_conv1_R.2.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu167' to 'single_layer_conv1_R.3.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu166' to 'single_layer_conv1_R.4.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu165' to 'single_layer_conv1_R.5.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu164' to 'single_layer_conv1_R.6.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu_relu163' to 'single_layer_conv1_R.7.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Relu' to 'single_layer_conv1_R.8.1' (partition_0/src/single_layer_conv1_Relu.cpp:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_sliding_window153' to 'single_layer_conv1_C.208' (partition_0/src/single_layer_conv1_Conv2D.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_glue' to 'single_layer_conv1_C.1.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:132:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_fork154' to 'single_layer_conv1_C.2.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:40:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv162' to 'single_layer_conv1_C.3.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv161' to 'single_layer_conv1_C.4.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv160' to 'single_layer_conv1_C.5.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv159' to 'single_layer_conv1_C.6.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv158' to 'single_layer_conv1_C.7.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv157' to 'single_layer_conv1_C.8.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv156' to 'single_layer_conv1_C.9.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D_conv155' to 'single_layer_conv1_C.10.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_Conv2D' to 'single_layer_conv1_C.11.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:188:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'relu<1u, 24u, 24u, 2u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'relu' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:49:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_write<1u, 24u, 24u, 16u, 1u, 4u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' to 'mem_write' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:37:40)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 28u, 28u, 1u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>327' to 'mem_read327' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)\n",
      "WARNING: [XFORM 203-631] Renaming function 'mem_read<1u, 1u, 1u, 400u, 1u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, 64u, 16u, unsigned long>' to 'mem_read' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:59:101)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue_inner<1u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue_inner' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:54:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'glue<1u, 24u, 24u, 16u, 1u, 8u, 1u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'glue' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:99:98)\n",
      "WARNING: [XFORM 203-631] Renaming function 'fork<1u, 24u, 24u, 1u, 8u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'fork' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136:24)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_mul<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_mul' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:721:138)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >343' to 'conv_intr343' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >341' to 'conv_intr341' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >339' to 'conv_intr339' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >337' to 'conv_intr337' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >335' to 'conv_intr335' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >333' to 'conv_intr333' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >331' to 'conv_intr331' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_intr<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_intr' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:74:62)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv_acc<1u, 24u, 24u, 1u, 2u, 1u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv_acc' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:780:129)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >342' to 'conv342' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >340' to 'conv340' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >338' to 'conv338' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >336' to 'conv336' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >334' to 'conv334' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >332' to 'conv332' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >330' to 'conv330' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'conv<1u, 24u, 24u, 1u, 2u, 1u, 2u, 25u, 5u, 5u, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_fixed<16, 8, (ap_q_mode)0, (ap_o_mode)3, 0> >' to 'conv' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:909:1)\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.184'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.161'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.62'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.71'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.93'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.36'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.39'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.56'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.196'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.16'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.188'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.35'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.118'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.59'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.124'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.147'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.82'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.10'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.15'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.97'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.119'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.159'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.70'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.37'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.66'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.149'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.86'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.98'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.52'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.104'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.105'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.19'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.180'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.139'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.129'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.170'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.128'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.166'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.110'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.173'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.141'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.130'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.132'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.143'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.176'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.106'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.157'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.91'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.87'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.28'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.47'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.174'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.114'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.163'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.162'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.160'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.152'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.171'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.115'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.197'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.187'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.57'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.142'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.148'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.9'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.54'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.125'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.3'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.60'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.134'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.146'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.189'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.182'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.122'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.156'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.198'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.138'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.136'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.21'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.133'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.167'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.158'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.12'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.2'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.4'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.6'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.150'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.17'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.55'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.80'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.38'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.42'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.151'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.186'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.123'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.27'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.88'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.45'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.58'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.191'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.89'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.137'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.48'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.127'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.14'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.22'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.116'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.84'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.18'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.75'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.117'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.69'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.144'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.8'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.79'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.108'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.13'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.113'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.11'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.154'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.190'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.68'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.126'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.177'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.102'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.96'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.107'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.24'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.131'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.145'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.29'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.85'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.25'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.195'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.193'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.111'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.46'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.153'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.67'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.155'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.175'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.183'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.92'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.169'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.95'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.63'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.121'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.40'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.109'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.49'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.64'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.61'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.51'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.43'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.1'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.164'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.99'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.83'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.185'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.178'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.41'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.172'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.44'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.76'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.192'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.168'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.53'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.194'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.73'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.165'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.181'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.100'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.74'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.94'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.32'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.199'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.103'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.90'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.77'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.7'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.78'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.50'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.31'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.20'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.5'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.120'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.34'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.81'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.179'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.112'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.65'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.26'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.72'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.135'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.33'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.23'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.30'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.140'.\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'single_layer_conv1_C.101'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[0].V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[1].V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[2].V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'line_buffer[3].V.V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:267).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[0][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[1][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[2][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[3][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][0].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][1].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][2].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'window_buffer[4][3].' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:272).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[0][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[1][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[2][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[3][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAR' intra dependency for variable 'frame_cache[4][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/sliding_window.hpp:277).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[0][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[1][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[2][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[3][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'local_cache[4][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[0][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[1][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[2][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[3][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][0].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][1].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][2].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][3].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_cache[4][4].V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:136).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.0.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.1.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.2.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.3.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.0'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.1'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.2'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.3'.\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'window_cache.4.4'.\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.0.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.1.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.2.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.3.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.0' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.1' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.2' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.3' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'WAW' inter dependency for variable 'window_cache.4.4' (distance = 576).\n",
      "INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'port_cache[0].i.i' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:65).\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 400 on port 'wr_hw' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 2304 on port 'out_hw' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_write.hpp:76:17). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 784 on port 'in_hw' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/mem_read.hpp:66:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'dim_out_loop_channel_out_loop' in function 'squeeze_out'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'dim_in_loop_channel_in_loop' in function 'squeeze_in'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'out_loop_rows_out_loop_cols' in function 'sliding_window_out'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'in_loop_rows_in_loop_cols' in function 'sliding_window_line_'.\n",
      "INFO: [XFORM 203-531] Rewinding loop (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:49) in function 'relu'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/glue.hpp:99) in function 'glue'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/fork.hpp:141) in function 'fork'.\n",
      "INFO: [XFORM 203-531] Rewinding loop 'acc_pixel_loop' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/conv.hpp:780) in function 'conv_acc'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'relu'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'glue'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'pixel_loop' in function 'fork'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'acc_pixel_loop' in function 'conv_acc'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.8.1' to 'single_layer_conv1_R.9' (partition_0/src/single_layer_conv1_Relu.cpp:36:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.7.1' to 'single_layer_conv1_R.1.2' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.6.1' to 'single_layer_conv1_R.2.2' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.5.1' to 'single_layer_conv1_R.3.2' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.3.1' to 'single_layer_conv1_R.5.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.2.1' to 'single_layer_conv1_R.6.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_R.1.1' to 'single_layer_conv1_R.7.1' (partition_0/src/single_layer_conv1_Relu.cpp:10:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.9.1' to 'single_layer_conv1_C.316' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.8.1' to 'single_layer_conv1_C.1.2' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.7.1' to 'single_layer_conv1_C.2.2' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.6.1' to 'single_layer_conv1_C.3.2' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.5.1' to 'single_layer_conv1_C.4.2' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.4.1' to 'single_layer_conv1_C.5.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.3.1' to 'single_layer_conv1_C.6.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.2.1' to 'single_layer_conv1_C.7.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:40:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.11.1' to 'single_layer_conv1_C.8.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:188:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.10.1' to 'single_layer_conv1_C.9.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:67:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'single_layer_conv1_C.1.1' to 'single_layer_conv1_C.10.1' (partition_0/src/single_layer_conv1_Conv2D.cpp:132:1)\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-625] Found 'occurrence' pragma in function fork.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:27 ; elapsed = 00:05:35 . Memory (MB): peak = 1997.285 ; gain = 1296.004 ; free physical = 707 ; free virtual = 12896\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'fpgaconvnet_ip' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'sliding_window_line_' to 'sliding_window_line_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.208' to 'single_layer_conv1_C_208'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.7.1' to 'single_layer_conv1_C_7_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.9.1' to 'single_layer_conv1_C_9_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.316' to 'single_layer_conv1_C_316'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.1.2' to 'single_layer_conv1_C_1_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.2.2' to 'single_layer_conv1_C_2_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.3.2' to 'single_layer_conv1_C_3_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.4.2' to 'single_layer_conv1_C_4_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.5.1' to 'single_layer_conv1_C_5_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.6.1' to 'single_layer_conv1_C_6_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.10.1' to 'single_layer_conv1_C_10_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_C.8.1' to 'single_layer_conv1_C_8_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.1.2' to 'single_layer_conv1_R_1_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.2.2' to 'single_layer_conv1_R_2_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.3.2' to 'single_layer_conv1_R_3_2'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.4.1' to 'single_layer_conv1_R_4_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.5.1' to 'single_layer_conv1_R_5_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.6.1' to 'single_layer_conv1_R_6_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.7.1' to 'single_layer_conv1_R_7_1'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.8' to 'single_layer_conv1_R_8'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'single_layer_conv1_R.9' to 'single_layer_conv1_R_9'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'fork' to 'fork_r'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'process' to 'process_r'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_read' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 337.09 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.210 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'weights_reloading' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining loop 'coarse_out_loop_kernel_1_loop_kernel_2_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.214 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 1.218 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reload_weights' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 1.219 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.222 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_read32730' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'read_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.222 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.222 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_line_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'in_loop_batch'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 1.224 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.226 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'out_loop_batch'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 1.227 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.228 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'sliding_window' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.228 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.229 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_208' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.229 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.229 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fork_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 1.230 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.233 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_7_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1.233 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.235 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 1.237 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.239 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_mul' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [SCHED 204-61] Pipelining loop 'mul_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 1.240 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.241 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_acc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'acc_pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.242 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.242 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.243 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.244 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_9_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.245 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.245 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr343' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 1.247 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.248 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv342' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.249 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.251 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_316' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.251 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.251 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr341' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 1.253 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.255 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv340' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.255 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.257 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_1_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.257 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.258 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr339' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 1.259 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.261 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv338' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 1.262 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 1.263 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_2_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 1.264 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.264 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr337' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 1.266 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.267 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv336' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.268 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.270 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_3_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1.270 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.270 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr335' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 1.272 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.274 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv334' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 1.274 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 1.276 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_4_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.276 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.277 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr333' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 1.278 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.280 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv332' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.280 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.282 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_5_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 1.282 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.283 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_intr331' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.285 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.286 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv330' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 1.287 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_6_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue_inner' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'glue_inner'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.289 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_10_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.290 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_C_8_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.291 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 1.298 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.1265ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'relu' consists of the following:\n",
      "\tfifo read on port 'in_V_V' (/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:51) [15]  (2.19 ns)\n",
      "\t'icmp' operation ('icmp_ln885', /home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/hardware/relu.hpp:52) [16]  (2.14 ns)\n",
      "\tblocking operation 0.8 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.298 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_1_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_2_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_3_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_4_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_5_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_6_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_7_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.299 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'single_layer_conv1_R_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 1.300 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_in' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'dim_in_loop_channel_in_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 1.301 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.301 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'dim_out_loop_channel_out_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 1.302 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.302 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_spatial' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.302 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'squeeze_single_layer' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'mem_write' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'pixel_loop_channel_loop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.303 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 1.304 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'process_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.304 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 1.307 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 1.308 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.310 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'fpgaconvnet_ip' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1.311 GB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.312 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_read' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 1.313 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'weights_reloading' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'weights_reloading'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 1.317 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reload_weights' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WDATA' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WSTRB' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WLAST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_WUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'reload_weights/m_axi_wr_hw_BREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reload_weights'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 1.337 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_read32730' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read32730'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.340 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_line_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_line_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 1.343 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window_out'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.349 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'sliding_window' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'sliding_window'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 1.353 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_208' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_208'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.354 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fork_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fork_r'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 1.359 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_7_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_7_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 1.368 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 1.373 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_mul' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_mul_mul_16s_16s_24_3_1': 25 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_mul'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 1.380 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_acc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_acc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 1.386 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 1.391 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_9_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_9_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.395 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr343' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr343'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.398 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv342' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x0' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv342'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 1.406 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_316' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_316'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.411 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr341' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr341'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.413 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv340' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x1' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv340'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.422 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_1_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_1_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 1.426 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr339' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr339'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.429 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv338' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x2' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv338'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.438 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_2_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_2_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.442 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr337' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr337'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.444 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv336' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x3' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv336'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.453 GB.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_3_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_3_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.458 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr335' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr335'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 1.460 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv334' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x4' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv334'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.469 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_4_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_4_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.473 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr333' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr333'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 1.476 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv332' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x5' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv332'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 1.485 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_5_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_5_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.489 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_intr331' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_intr331'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 1.492 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv330' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x6' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv330'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.500 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_6_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_6_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 1.505 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue_inner' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue_inner'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.506 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'glue' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'glue'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.507 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_10_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_10_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.508 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_C_8_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x7' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_C_8_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 1.522 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'fpgaconvnet_ip_dcmp_64ns_64ns_1_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.09 seconds; current allocated memory: 1.532 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_1_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_1_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.534 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_2_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_2_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.534 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_3_2' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_3_2'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.534 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_4_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_4_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.535 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_5_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_5_1'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.535 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_6_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_6_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.535 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_7_1' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_7_1'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.536 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_8' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_8'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.536 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'single_layer_conv1_R_9' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'single_layer_conv1_R_9'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 1.537 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_in' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_in'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 1.539 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_out' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_out'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 1.541 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_spatial' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x8' due to conflict.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_spatial'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 1.543 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'squeeze_single_layer' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'squeeze_single_layer'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.544 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'mem_write' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_write'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 1.545 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'process_r' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d256_A' is changed to 'fifo_w16_d256_A_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x9' due to conflict.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_AWUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WDATA' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WSTRB' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WLAST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_WUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_in_hw_BREADY' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARVALID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARADDR' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARID' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARLEN' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARSIZE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARBURST' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARLOCK' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARCACHE' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARPROT' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARQOS' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARREGION' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_ARUSER' to 0.\n",
      "WARNING: [RTGEN 206-101] Setting dangling out port 'process_r/m_axi_out_hw_RREADY' to 0.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'process_r'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 1.557 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 11.81 seconds; current allocated memory: 1.581 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'fpgaconvnet_ip' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_wr' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_in' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_port_out' to 'm_axi'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/mode' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/weights_reloading_index' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_wr_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_in_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'fpgaconvnet_ip/fpgaconvnet_out_0' to 's_axilite & ap_none'.\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'fpgaconvnet_ip' to 's_axilite & ap_ctrl_hs'.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTGEN 206-100] Bundling port 'return', 'mode', 'weights_reloading_index', 'fpgaconvnet_wr_0', 'fpgaconvnet_in_0' and 'fpgaconvnet_out_0' to AXI-Lite port ctrl.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'fpgaconvnet_ip'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 1.588 GB.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'wr_0_V_V_U(fifo_w16_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_weights_reloading_U0_U(start_for_weights_reloading_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_0_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_1_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_2_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'line_buffer_3_V_V_U(fifo_w16_d29_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_0_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_1_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_2_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_3_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_0_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_1_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_2_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_buffer_4_3_s_U(fifo_w16_d2_B)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_0_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_1_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_2_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_3_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_0_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_1_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_2_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_3_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'frame_buffer_4_4_U(fifo_w16_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_sliding_window_out_U0_U(start_for_sliding_window_out_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U0_U(start_for_conv_mul_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U0_U(start_for_conv_acc_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U1_1_U(start_for_conv_mul_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U1_1_U(start_for_conv_acc_U1_1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x1)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U2_2_U(start_for_conv_mul_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U2_2_U(start_for_conv_acc_U2_2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x2)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x2)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U3_3_U(start_for_conv_mul_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U3_3_U(start_for_conv_acc_U3_3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x3)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x3)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U4_4_U(start_for_conv_mul_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U4_4_U(start_for_conv_acc_U4_4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x4)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x4)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U5_5_U(start_for_conv_mul_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U5_5_U(start_for_conv_acc_U5_5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x5)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U6_6_U(start_for_conv_mul_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U6_6_U(start_for_conv_acc_U6_6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_0_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_1_U(fifo_w16_d2_A_x6)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_2_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_3_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_4_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_5_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_6_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_7_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_8_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_9_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_10_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_11_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_12_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_13_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_14_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_15_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_16_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_17_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_18_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_19_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_20_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_21_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_22_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_23_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'window_stream_24_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_0_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_1_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_2_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_3_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_4_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_5_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_6_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_7_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_8_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_9_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_10_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_11_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_12_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_13_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_14_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_15_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_16_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_17_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_18_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_19_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_20_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_21_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_22_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_23_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weight_stream_24_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_0_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_1_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_2_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_3_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_4_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_5_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_6_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_7_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_8_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_9_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_10_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_11_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_12_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_13_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_14_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_15_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_16_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_17_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_18_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_19_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_20_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_21_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_22_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_23_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'acc_stream_24_U(fifo_w16_d2_A_x6)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_mul_U7_7_U(start_for_conv_mul_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_acc_U7_7_U(start_for_conv_acc_U7_7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'sw_out_0_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_0_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_1_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_2_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_3_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_4_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_5_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_6_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_0_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_1_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_2_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_3_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_0_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_1_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_2_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_3_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'fork_out_0_7_4_4_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_0_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_1_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_2_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_3_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_4_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_5_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_6_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'conv_out_0_7_V_V_U(fifo_w16_d2_A_x7)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_7_1_U0_U(start_for_single_layer_conv1_C_7_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_9_1_U0_U(start_for_single_layer_conv1_C_9_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_316_U0_U(start_for_single_layer_conv1_C_316_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_1_2_U0_U(start_for_single_layer_conv1_C_1_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_2_2_U0_U(start_for_single_layer_conv1_C_2_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_3_2_U0_U(start_for_single_layer_conv1_C_3_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_4_2_U0_U(start_for_single_layer_conv1_C_4_2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_5_1_U0_U(start_for_single_layer_conv1_C_5_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_6_1_U0_U(start_for_single_layer_conv1_C_6_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_10_1_U0_U(start_for_single_layer_conv1_C_10_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_0_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_1_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_2_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_3_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_4_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_5_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_6_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_7_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_8_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_9_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_10_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_11_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_12_U(fifo_w16_d2_A_x8)' using Shift Registers.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_13_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_14_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'cache_15_U(fifo_w16_d2_A_x8)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_out_U0_U(start_for_squeeze_out_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'weights_reloading_in_3_U(fifo_w32_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_hw_offset_c_U(fifo_w29_d5_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_517_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_518_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_519_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_520_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_521_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_522_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_523_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_C_524_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_10_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_11_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_12_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_13_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_14_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_15_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_16_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'single_layer_conv1_R_17_U(fifo_w16_d2_A_x9)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_0_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_1_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_2_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'out_3_V_V_U(fifo_w16_d256_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_C_8_1_U0_U(start_for_single_layer_conv1_C_8_1_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_mem_write_U0_U(start_for_mem_write_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_single_layer_conv1_R_9_U0_U(start_for_single_layer_conv1_R_9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_squeeze_single_layer_U0_U(start_for_squeeze_single_layer_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_216_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_217_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_218_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_219_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_220_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_221_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_222_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_223_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_224_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_225_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_226_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_227_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_228_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_229_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_230_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_231_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_232_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_233_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_234_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_235_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_236_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_237_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_238_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_239_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_240_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_241_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_242_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_243_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_244_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_245_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_246_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_247_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_248_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_249_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_250_ram (RAM)' using distributed RAMs with power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_251_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_252_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_253_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_254_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_255_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_256_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_257_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_258_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_259_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_260_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_261_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_262_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_264_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_265_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_266_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_267_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_268_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_269_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_271_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_272_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_273_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_274_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_275_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_276_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_277_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_278_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_279_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_280_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_281_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_282_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_283_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_284_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_285_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_287_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_288_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_289_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_290_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_291_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_293_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_294_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_295_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_296_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_297_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_298_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_299_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_300_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_301_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_302_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_303_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_304_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_305_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_306_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_307_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_309_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_310_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_311_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_312_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_313_ram (RAM)' using distributed RAMs with power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_314_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_315_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_99_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_98_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_97_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_96_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_95_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_94_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_93_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_92_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_91_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_90_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_89_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_88_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_87_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_86_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_85_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_84_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_83_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_82_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_81_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_80_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_79_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_78_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_77_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_76_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_75_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_74_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_73_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_72_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_71_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_70_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_69_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_68_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_67_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_66_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_65_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_64_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_63_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_62_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_61_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_60_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_59_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_58_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_57_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_56_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_55_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_54_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_53_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_52_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_51_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_50_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_49_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_48_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_47_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_46_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_44_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_43_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_42_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_41_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_40_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_39_ram (RAM)' using distributed RAMs with power-on initialization.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_38_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_36_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_35_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_34_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_32_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_31_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_30_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_29_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_28_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_27_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_26_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_25_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_24_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_23_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_22_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_21_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_20_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_19_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_18_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_17_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_16_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_15_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_14_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_13_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_12_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_11_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_10_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_9_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_8_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_7_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_6_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_5_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_4_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_3_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_2_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [RTMG 210-278] Implementing memory 'Block_proc_single_layer_conv1_C_1_ram (RAM)' using distributed RAMs with power-on initialization.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:18 ; elapsed = 00:08:42 . Memory (MB): peak = 2517.293 ; gain = 1816.012 ; free physical = 292 ; free virtual = 12439\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for fpgaconvnet_ip.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for fpgaconvnet_ip.\n",
      "INFO: [HLS 200-112] Total elapsed time: 522.79 seconds; peak allocated memory: 1.588 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Fri Aug 19 20:02:58 2022...\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'alex' on host 'calliope' (Linux_x86_64 version 5.4.0-122-generic) on Fri Aug 19 20:03:01 BST 2022\n",
      "INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/alex/fpgaconvnet-tutorial'\n",
      "Sourcing Tcl script '/home/alex/miniconda3/envs/fpgaconvnet-tutorial/lib/python3.8/site-packages/fpgaconvnet/hls/scripts/hls/export_design.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/alex/fpgaconvnet-tutorial/partition_0'.\n",
      "INFO: [HLS 200-10] Opening solution '/home/alex/fpgaconvnet-tutorial/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z045-ffg900-2'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'fpgaconvnet_ip_ap_dcmp_1_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fpgaconvnet_ip_ap_dcmp_1_no_dsp_64'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fpgaconvnet_ip_ap_dcmp_1_no_dsp_64'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Fri Aug 19 20:03:14 2022...\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Fri Aug 19 20:03:14 2022...\n"
     ]
    }
   ],
   "source": [
    "# run C synthesis and export IP\n",
    "gen_net.generate_partition_hardware(0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "ee3b2091-3b94-4732-8ebf-f21e5c48a03c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/2019.1/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: Applying HLS Y2K22 patch v1.2 for IP revision\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'zy18' on host 'ubuntu' (Linux_x86_64 version 5.15.0-94-generic) on Mon Feb 19 00:28:26 GMT 2024\n",
      "INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end'\n",
      "Sourcing Tcl script '/home/zy18/codeDev/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/scripts/hls/run_cosim.tcl'\n",
      "INFO: [HLS 200-10] Opening project '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0'.\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_in_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_biases_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/Conv_0_weights_0.dat' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'partition_0/data/squeeze_Relu_1_out_0.dat' to the project\n",
      "INFO: [HLS 200-10] Opening solution '/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution'.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'\n",
      "INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.\n",
      "INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.\n",
      "INFO: [COSIM 212-47] Using XSIM for RTL simulation.\n",
      "INFO: [COSIM 212-14] Instrumenting C test bench ...\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_wr' has a depth of '400'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_in' has a depth of '784'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "WARNING: [COSIM 212-369] AXI_master port 'fpgaconvnet_port_out' has a depth of '2304'. Insufficient depth may result in simulation mismatch or freeze.\n",
      "   Build using \"/opt/Xilinx/2019.1/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++\"\n",
      "   Compiling squeeze_Relu_1.cpp_pre.cpp.tb.cpp\n",
      "   Compiling apatb_fpgaconvnet_ip.cpp\n",
      "   Compiling Relu_1.cpp_pre.cpp.tb.cpp\n",
      "   Compiling single_layer_top.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_0.cpp_pre.cpp.tb.cpp\n",
      "   Compiling Conv_0_squeeze_Relu_1.cpp_pre.cpp.tb.cpp\n",
      "   Compiling single_layer_tb.cpp_pre.cpp.tb.cpp\n",
      "   Generating cosim.tv.exe\n",
      "INFO: [COSIM 212-302] Starting C TB testing ... \n",
      "LOADING INPUT DATA \n",
      "RUNNING NETWORK \n",
      "PORT 0\n",
      "\t--- PASSED ---\n",
      "INFO: [COSIM 212-333] Generating C post check test bench ...\n",
      "INFO: [COSIM 212-12] Generating RTL test bench ...\n",
      "INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***\n",
      "INFO: [COSIM 212-323] Starting verilog simulation. \n",
      "INFO: [COSIM 212-15] Starting XSIM ...\n",
      "INFO: [XSIM 43-3496] Using init file passed via -initfile option \"/opt/Xilinx/2019.1/Vivado/2019.1/data/xsim/ip/xsim_ip.ini\".\n",
      "Vivado Simulator 2019.1\n",
      "Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.\n",
      "Running: /opt/Xilinx/2019.1/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fpgaconvnet_ip_top glbl -prj fpgaconvnet_ip.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/2019.1/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fpgaconvnet_ip -debug wave \n",
      "Multi-threading is on. Using 6 slave threads.\n",
      "Determining compilation order of HDL files.\n",
      "WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the \"-mt off -v 1\" switches to see more information from the C compiler. The following environment variables have been detected:\n",
      "    LIBRARY_PATH\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/glbl.v\" into library work\n",
      "INFO: [VRFC 10-311] analyzing module glbl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_conv189.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_conv189\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_22_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_18_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w30_d2_A_x0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_x0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_x0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_8_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/bias365_Conv_0_biases_V_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias365_Conv_0_biases_V_2_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias365_Conv_0_biases_V_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_bias194_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias194_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias194_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv360.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv360\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu212.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu212\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_13_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d29_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d29_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_13_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_6_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/bias_Conv_0_biases_V_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias_Conv_0_biases_V_0_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias_Conv_0_biases_V_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_7_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_bias195.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_bias195\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_17_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_21_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_7_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w30_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/mem_write.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/AESL_deadlock_detection_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_conv190_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv190_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv190_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_5_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_1_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip_ctrl_s_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_ctrl_s_axi\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_23_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv_intr.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip_lshr_32ns_32ns_32_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_lshr_32ns_32ns_32_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_10_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_17_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_sliding_window_out_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_sliding_window_out_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/squeeze.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_conv_mul_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_19_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_12_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_1_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_conv_mul_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu208.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu208\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu206.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu206\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A_x1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu211.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu211\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_11_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/reload_weights.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module reload_weights\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w32_d6_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d6_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w32_d6_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu201.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu201\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv362.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv362\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_3_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_glue_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_glue_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_glue_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_16_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_conv_acc_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/sliding_window.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_21_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_13_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_14_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/bias.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_conv190.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_conv190\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/bias364_Conv_0_biases_V_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias364_Conv_0_biases_V_3_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias364_Conv_0_biases_V_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu200.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu200\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_22_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip_mul_mul_16s_16s_30_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_mul_mul_16s_16s_30_3_1_DSP48_0\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_mul_mul_16s_16s_30_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_10_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_11_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_19_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_15_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_14_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/squeeze_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_18_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_sliding_windo.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_sliding_windo\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_20_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_4_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/process_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module process_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_conv192.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_conv192\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d256_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_in.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_in\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_17_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_mem_write_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_mem_write_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_mem_write_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/bias364.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias364\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_22_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv_intr363.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr363\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_21_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_10_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/sliding_window_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_5_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/weights_reloading.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module weights_reloading\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_squeeze_out_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_18_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_14_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_20_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_23_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_17.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_17_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_17\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_squeeze_Relu_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_Relu_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_Relu_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu210.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu210\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_8_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_18.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_18_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_18\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_19_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w30_d2_A_x2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_x2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_x2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_10.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_10_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_10\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_6_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w30_d2_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_x_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_8_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_15_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_4_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_24_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_conv189_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv189_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv189_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_15_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu198.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu198\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_conv_mul_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_5_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv358.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv358\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/AESL_deadlock_detector.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_16_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_5_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_6_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu207.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu207\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_3_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_23_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv_mul.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_mul\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/relu.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module relu\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_2_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv_intr359.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr359\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w29_d6_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w29_d6_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w29_d6_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_12_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv_acc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_acc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_conv_acc_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_12_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_7_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip.autotb.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module apatb_fpgaconvnet_ip_top\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w30_d2_A_x1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_x1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w30_d2_A_x1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/squeeze_in_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_in_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_weights_reloading_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_weights_reloading_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_weights_reloading_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_bias193.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_bias193\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_15.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_15_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_15\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fork_r.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fork_r\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_wr.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_wr\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/bias366_Conv_0_biases_V_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias366_Conv_0_biases_V_1_rom\n",
      "INFO: [VRFC 10-311] analyzing module bias366_Conv_0_biases_V_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_8.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_8_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_8\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_bias196_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias196_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias196_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d256_A_x.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d256_A_x\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_bias194.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_bias194\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_4_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/mem_read35530.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_read35530\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip_shl_64ns_32ns_64_2_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_shl_64ns_32ns_64_2_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu209.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu209\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_20_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_20\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_23.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_23_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_23\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A_x0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_14.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_14_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_14\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_9_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_6_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_7.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_7_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_7\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_12.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_12_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_12\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A_x5.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x5_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x5\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_21.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_21_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_21\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_conv192_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv192_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv192_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A_x4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x4_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/AESL_axi_master_fpgaconvnet_port_out.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_master_fpgaconvnet_port_out\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_conv_mul_U1_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U1_1_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_mul_U1_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_1_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu199.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu199\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_4.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_4_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_4\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_bias193_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias193_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias193_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_B.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_B\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A_x3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/bias365.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias365\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_3_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_squeeze_out_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_squeeze_out_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_2_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Relu_1_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_1_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Relu_1_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/sliding_window_line_s.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module sliding_window_line_s\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_squeeze_Relu_16_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_squeeze_Relu_16_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_squeeze_Relu_16_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_conv191_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv191_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_conv191_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_in_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_squeeze_Relu_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_squeeze_Relu_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/glue.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module glue\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/squeeze_out_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_out_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/mem_read.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module mem_read\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/AESL_axi_slave_ctrl.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_axi_slave_ctrl\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_1_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_9_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/conv_intr361.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module conv_intr361\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_24_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_2_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_fork188_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_fork188_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_fork188_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_11_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu197.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu197\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/AESL_deadlock_report_unit.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu204.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu204\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_out_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_11.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_11_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_11\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/squeeze_in.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_in\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_24_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_19.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_19_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_19\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A_x2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu202.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu202\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_conv191.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_conv191\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A_x6.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x6_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x6\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu205.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu205\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_reg_slice\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_fifo\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_buffer\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_decoder\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_throttl\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_read\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_write\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fifo_w16_d2_A.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_conv_acc_U3_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U3_3_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U3_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_2_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_16_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/squeeze_Relu_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_Relu_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_9_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip_dcmp_64ns_64ns_1_4_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module fpgaconvnet_ip_dcmp_64ns_64ns_1_4_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_22.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_22_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_22\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/squeeze_1.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module squeeze_1\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/bias366.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module bias366\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_Conv_0_bias195_U0.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias195_U0_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_Conv_0_bias195_U0\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/start_for_conv_acc_U2_2.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U2_2_shiftReg\n",
      "INFO: [VRFC 10-311] analyzing module start_for_conv_acc_U2_2\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_16.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_16_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_16\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_fork188.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_fork188\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Conv_0_bias196.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Conv_0_bias196\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_24.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_24_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_24\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Relu_1_relu203.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Relu_1_relu203\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_3_13.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_13_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_3_13\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_1_9.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_9_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_1_9\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_2_3.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_3_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_2_3\n",
      "INFO: [VRFC 10-2263] Analyzing SystemVerilog file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/Block_proc_Conv_0_weights_V_0_0_20.v\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_20_ram\n",
      "INFO: [VRFC 10-311] analyzing module Block_proc_Conv_0_weights_V_0_0_20\n",
      "INFO: [VRFC 10-163] Analyzing VHDL file \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/ip/xil_defaultlib/fpgaconvnet_ip_ap_dcmp_2_no_dsp_64.vhd\" into library xil_defaultlib\n",
      "INFO: [VRFC 10-3107] analyzing entity 'fpgaconvnet_ip_ap_dcmp_2_no_dsp_64'\n",
      "Starting static elaboration\n",
      "WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_8' of instantiated unit conflicts with visible identifier [/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/ip/xil_defaultlib/fpgaconvnet_ip_ap_dcmp_2_no_dsp_64.vhd:206]\n",
      "Completed static elaboration\n",
      "Starting simulation data flow analysis\n",
      "Completed simulation data flow analysis\n",
      "Time Resolution for simulation is 1ps\n",
      "Compiling package std.standard\n",
      "Compiling package std.textio\n",
      "Compiling package ieee.std_logic_1164\n",
      "Compiling package ieee.numeric_std\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_viv_comp\n",
      "Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg\n",
      "Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_consts\n",
      "Compiling package ieee.math_real\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_exp_table_...\n",
      "Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg\n",
      "Compiling package ieee.std_logic_arith\n",
      "Compiling package ieee.std_logic_signed\n",
      "Compiling package floating_point_v7_1_8.floating_point_v7_1_8_pkg\n",
      "Compiling package floating_point_v7_1_8.flt_utils\n",
      "Compiling package unisim.vcomponents\n",
      "Compiling package ieee.vital_timing\n",
      "Compiling package ieee.vital_primitives\n",
      "Compiling package unisim.vpkg\n",
      "Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_ctrl_s_axi\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_fpgaconvnet_port_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_0(...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_1(...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_2(...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3_...\n",
      "Compiling module xil_defaultlib.Block_proc_Conv_0_weights_V_0_3(...\n",
      "Compiling module xil_defaultlib.mem_read35530\n",
      "Compiling module xil_defaultlib.fifo_w16_d29_B\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_B\n",
      "Compiling module xil_defaultlib.sliding_window_line_s\n",
      "Compiling module xil_defaultlib.sliding_window_out\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_U0_...\n",
      "Compiling module xil_defaultlib.start_for_sliding_window_out_U0\n",
      "Compiling module xil_defaultlib.sliding_window\n",
      "Compiling module xil_defaultlib.Conv_0_sliding_windo\n",
      "Compiling module xil_defaultlib.fork_r\n",
      "Compiling module xil_defaultlib.Conv_0_fork188\n",
      "Compiling module xil_defaultlib.conv_intr\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_mul_mul_16s_16s_3...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_mul_mul_16s_16s_3...\n",
      "Compiling module xil_defaultlib.conv_mul\n",
      "Compiling module xil_defaultlib.conv_acc\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U0\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U0\n",
      "Compiling module xil_defaultlib.conv\n",
      "Compiling module xil_defaultlib.Conv_0_conv189\n",
      "Compiling module xil_defaultlib.conv_intr363\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x0_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x0\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_x_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_x\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U1_1_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U1_1\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U1_1_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U1_1\n",
      "Compiling module xil_defaultlib.conv362\n",
      "Compiling module xil_defaultlib.Conv_0_conv190\n",
      "Compiling module xil_defaultlib.conv_intr361\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x1_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x1\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_x0_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_x0\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U2_2_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U2_2\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U2_2_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U2_2\n",
      "Compiling module xil_defaultlib.conv360\n",
      "Compiling module xil_defaultlib.Conv_0_conv191\n",
      "Compiling module xil_defaultlib.conv_intr359\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x2_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x2\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_x1_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_x1\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U3_3_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_mul_U3_3\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U3_3_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_conv_acc_U3_3\n",
      "Compiling module xil_defaultlib.conv358\n",
      "Compiling module xil_defaultlib.Conv_0_conv192\n",
      "Compiling module xil_defaultlib.glue\n",
      "Compiling module xil_defaultlib.Conv_0_glue\n",
      "Compiling module xil_defaultlib.bias_Conv_0_biases_V_0_rom\n",
      "Compiling module xil_defaultlib.bias_Conv_0_biases_V_0(DataWidth...\n",
      "Compiling module xil_defaultlib.bias\n",
      "Compiling module xil_defaultlib.Conv_0_bias193\n",
      "Compiling module xil_defaultlib.bias366_Conv_0_biases_V_1_rom\n",
      "Compiling module xil_defaultlib.bias366_Conv_0_biases_V_1(DataWi...\n",
      "Compiling module xil_defaultlib.bias366\n",
      "Compiling module xil_defaultlib.Conv_0_bias194\n",
      "Compiling module xil_defaultlib.bias365_Conv_0_biases_V_2_rom\n",
      "Compiling module xil_defaultlib.bias365_Conv_0_biases_V_2(DataWi...\n",
      "Compiling module xil_defaultlib.bias365\n",
      "Compiling module xil_defaultlib.Conv_0_bias195\n",
      "Compiling module xil_defaultlib.bias364_Conv_0_biases_V_3_rom\n",
      "Compiling module xil_defaultlib.bias364_Conv_0_biases_V_3(DataWi...\n",
      "Compiling module xil_defaultlib.bias364\n",
      "Compiling module xil_defaultlib.Conv_0_bias196\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x3_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x3\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_x2_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w30_d2_A_x2\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_fork188_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_fork188_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv189_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv189_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv190_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv190_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv191_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv191_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv192_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_conv192_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_glue_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_glue_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias193_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias193_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias194_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias194_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias195_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias195_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias196_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_bias196_U0\n",
      "Compiling module xil_defaultlib.Conv_0\n",
      "Compiling module xil_defaultlib.squeeze_in\n",
      "Compiling module xil_defaultlib.squeeze_out_1\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x4_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x4\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_1_U0_shift...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_1_U0\n",
      "Compiling module xil_defaultlib.squeeze\n",
      "Compiling module xil_defaultlib.Conv_0_squeeze_Relu_16\n",
      "Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]\n",
      "Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]\n",
      "Compiling architecture fde_v of entity unisim.FDE [fde_default]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(length=0)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=4,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=9,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_ne_im [\\compare_ne_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=2,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq_im [\\compare_eq_im(c_xdevicefamily=\"...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=22,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_eq [\\compare_eq(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_has_ce=1...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=32,length=0)\\]\n",
      "Compiling architecture struct of entity floating_point_v7_1_8.carry_chain [\\carry_chain(c_xdevicefamily=\"zy...]\n",
      "Compiling architecture synth of entity floating_point_v7_1_8.compare_gt [\\compare_gt(c_xdevicefamily=\"zyn...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [\\delay(width=3)\\]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.delay [delay_default]\n",
      "Compiling architecture rtl of entity floating_point_v7_1_8.fp_cmp [\\fp_cmp(c_xdevicefamily=\"zynq\",c...]\n",
      "Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\\xbip_pipe_v3_0_6_viv(c_latency=...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8_viv [\\floating_point_v7_1_8_viv(c_xde...]\n",
      "Compiling architecture xilinx of entity floating_point_v7_1_8.floating_point_v7_1_8 [\\floating_point_v7_1_8(c_xdevice...]\n",
      "Compiling architecture fpgaconvnet_ip_ap_dcmp_2_no_dsp_64_arch of entity xil_defaultlib.fpgaconvnet_ip_ap_dcmp_2_no_dsp_64 [fpgaconvnet_ip_ap_dcmp_2_no_dsp_...]\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_dcmp_64ns_64ns_1_...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_lshr_32ns_32ns_32...\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip_shl_64ns_32ns_64_...\n",
      "Compiling module xil_defaultlib.relu\n",
      "Compiling module xil_defaultlib.Relu_1_relu197\n",
      "Compiling module xil_defaultlib.Relu_1_relu198\n",
      "Compiling module xil_defaultlib.Relu_1_relu199\n",
      "Compiling module xil_defaultlib.Relu_1_relu200\n",
      "Compiling module xil_defaultlib.Relu_1_relu201\n",
      "Compiling module xil_defaultlib.Relu_1_relu202\n",
      "Compiling module xil_defaultlib.Relu_1_relu203\n",
      "Compiling module xil_defaultlib.Relu_1_relu204\n",
      "Compiling module xil_defaultlib.Relu_1_relu205\n",
      "Compiling module xil_defaultlib.Relu_1_relu206\n",
      "Compiling module xil_defaultlib.Relu_1_relu207\n",
      "Compiling module xil_defaultlib.Relu_1_relu208\n",
      "Compiling module xil_defaultlib.Relu_1_relu209\n",
      "Compiling module xil_defaultlib.Relu_1_relu210\n",
      "Compiling module xil_defaultlib.Relu_1_relu211\n",
      "Compiling module xil_defaultlib.Relu_1_relu212\n",
      "Compiling module xil_defaultlib.Relu_1\n",
      "Compiling module xil_defaultlib.squeeze_in_1\n",
      "Compiling module xil_defaultlib.squeeze_out\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x5_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x5\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_U0_shiftRe...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_out_U0\n",
      "Compiling module xil_defaultlib.squeeze_1\n",
      "Compiling module xil_defaultlib.squeeze_Relu_1\n",
      "Compiling module xil_defaultlib.mem_write\n",
      "Compiling module xil_defaultlib.fifo_w16_d256_A_x\n",
      "Compiling module xil_defaultlib.fifo_w32_d6_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w32_d6_A\n",
      "Compiling module xil_defaultlib.fifo_w29_d6_A_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w29_d6_A\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x6_shiftReg\n",
      "Compiling module xil_defaultlib.fifo_w16_d2_A_x6\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_U0\n",
      "Compiling module xil_defaultlib.start_for_mem_write_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_mem_write_U0\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_squeeze_Relu_16...\n",
      "Compiling module xil_defaultlib.start_for_Conv_0_squeeze_Relu_16...\n",
      "Compiling module xil_defaultlib.start_for_Relu_1_U0_shiftReg\n",
      "Compiling module xil_defaultlib.start_for_Relu_1_U0\n",
      "Compiling module xil_defaultlib.start_for_squeeze_Relu_1_U0_shif...\n",
      "Compiling module xil_defaultlib.start_for_squeeze_Relu_1_U0\n",
      "Compiling module xil_defaultlib.process_r\n",
      "Compiling module xil_defaultlib.mem_read\n",
      "Compiling module xil_defaultlib.weights_reloading\n",
      "Compiling module xil_defaultlib.fifo_w16_d256_A\n",
      "Compiling module xil_defaultlib.start_for_weights_reloading_U0_s...\n",
      "Compiling module xil_defaultlib.start_for_weights_reloading_U0\n",
      "Compiling module xil_defaultlib.reload_weights\n",
      "Compiling module xil_defaultlib.Block_proc\n",
      "Compiling module xil_defaultlib.fpgaconvnet_ip\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_master_fpgaconvnet_port...\n",
      "Compiling module xil_defaultlib.AESL_axi_slave_ctrl\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...\n",
      "Compiling module xil_defaultlib.AESL_deadlock_detector_1\n",
      "Compiling module xil_defaultlib.apatb_fpgaconvnet_ip_top\n",
      "Compiling module work.glbl\n",
      "Built simulation snapshot fpgaconvnet_ip\n",
      "\n",
      "****** Webtalk v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/xsim.dir/fpgaconvnet_ip/webtalk/xsim_webtalk.tcl -notrace\n",
      "INFO: [Common 17-206] Exiting Webtalk at Mon Feb 19 00:31:26 2024...\n",
      "\n",
      "****** xsim v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source xsim.dir/fpgaconvnet_ip/xsim_script.tcl\n",
      "# xsim {fpgaconvnet_ip} -autoloadwcfg -tclbatch {fpgaconvnet_ip.tcl}\n",
      "Vivado Simulator 2019.1\n",
      "Time resolution is 1 ps\n",
      "source fpgaconvnet_ip.tcl\n",
      "## log_wave -r /\n",
      "WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).\n",
      "## set designtopgroup [add_wave_group \"Design Top Signals\"]\n",
      "## set cinoutgroup [add_wave_group \"C InOuts\" -into $designtopgroup]\n",
      "## set mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group [add_wave_group mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return(axi_slave) -into $cinoutgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/interrupt -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BRESP -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_BVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RRESP -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RDATA -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_RVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_ARADDR -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WSTRB -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WDATA -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_WVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWREADY -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWVALID -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/s_axi_ctrl_AWADDR -into $mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## set coutputgroup [add_wave_group \"C Outputs\" -into $designtopgroup]\n",
      "## set fpgaconvnet_out_group [add_wave_group fpgaconvnet_out(axi_master) -into $coutputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_out_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_out_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_out_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_out_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set cinputgroup [add_wave_group \"C Inputs\" -into $designtopgroup]\n",
      "## set fpgaconvnet_in_group [add_wave_group fpgaconvnet_in(axi_master) -into $cinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_in_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_in_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_in_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_in_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set fpgaconvnet_wr_group [add_wave_group fpgaconvnet_wr(axi_master) -into $cinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $fpgaconvnet_wr_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $fpgaconvnet_wr_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $fpgaconvnet_wr_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/m_axi_fpgaconvnet_port_wr_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set blocksiggroup [add_wave_group \"Block-level IO Handshake(internal)\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_done -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_idle -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_ready -into $blocksiggroup\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_start -into $blocksiggroup\n",
      "## set resetgroup [add_wave_group \"Reset\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_rst_n -into $resetgroup\n",
      "## set clockgroup [add_wave_group \"Clock\" -into $designtopgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AESL_inst_fpgaconvnet_ip/ap_clk -into $clockgroup\n",
      "## set testbenchgroup [add_wave_group \"Test Bench Signals\"]\n",
      "## set tbinternalsiggroup [add_wave_group \"Internal Signals\" -into $testbenchgroup]\n",
      "## set tb_simstatus_group [add_wave_group \"Simulation Status\" -into $tbinternalsiggroup]\n",
      "## set tb_portdepth_group [add_wave_group \"Port Depth\" -into $tbinternalsiggroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ready_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/done_cnt -into $tb_simstatus_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_wr -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_in -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_port_out -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_mode -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_weights_reloading_index -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_wr_0 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_in_0 -into $tb_portdepth_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/LENGTH_fpgaconvnet_out_0 -into $tb_portdepth_group -radix hex\n",
      "## set tbcinoutgroup [add_wave_group \"C InOuts\" -into $testbenchgroup]\n",
      "## set tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group [add_wave_group mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return(axi_slave) -into $tbcinoutgroup]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_INTERRUPT -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BRESP -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_BVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RRESP -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RDATA -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_RVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_ARADDR -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WSTRB -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WDATA -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_WVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWREADY -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWVALID -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/ctrl_AWADDR -into $tb_mode__weights_reloading_index__fpgaconvnet_wr_0__fpgaconvnet_in_0__fpgaconvnet_out_0__return_group -radix hex\n",
      "## set tbcoutputgroup [add_wave_group \"C Outputs\" -into $testbenchgroup]\n",
      "## set tb_fpgaconvnet_out_group [add_wave_group fpgaconvnet_out(axi_master) -into $tbcoutputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_out_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_out_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_out_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_out_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set tbcinputgroup [add_wave_group \"C Inputs\" -into $testbenchgroup]\n",
      "## set tb_fpgaconvnet_in_group [add_wave_group fpgaconvnet_in(axi_master) -into $tbcinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_in_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_in_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_in_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_in_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## set tb_fpgaconvnet_wr_group [add_wave_group fpgaconvnet_wr(axi_master) -into $tbcinputgroup]\n",
      "## set rdata_group [add_wave_group \"Read Channel\" -into $tb_fpgaconvnet_wr_group]\n",
      "## set wdata_group [add_wave_group \"Write Channel\" -into $tb_fpgaconvnet_wr_group]\n",
      "## set ctrl_group [add_wave_group \"Handshakes\" -into $tb_fpgaconvnet_wr_group]\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BRESP -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_BVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RRESP -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RDATA -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_RVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARUSER -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARREGION -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARQOS -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARPROT -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARCACHE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARLOCK -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARBURST -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARSIZE -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARLEN -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARID -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARADDR -into $rdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_ARVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WLAST -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WSTRB -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WDATA -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_WVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWUSER -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWREGION -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWQOS -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWPROT -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWCACHE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWLOCK -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWBURST -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWSIZE -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWLEN -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWID -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWADDR -into $wdata_group -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWREADY -into $ctrl_group -color #ffff00 -radix hex\n",
      "## add_wave /apatb_fpgaconvnet_ip_top/fpgaconvnet_port_wr_AWVALID -into $ctrl_group -color #ffff00 -radix hex\n",
      "## save_wave_config fpgaconvnet_ip.wcfg\n",
      "## run all\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// Inter-Transaction Progress: Completed Transaction / Total Transaction\n",
      "// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%\n",
      "//\n",
      "// RTL Simulation : \"Inter-Transaction Progress\" [\"Intra-Transaction Progress\"] @ \"Simulation Time\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "// RTL Simulation : 0 / 1 [0.00%] @ \"113000\"\n",
      "// RTL Simulation : 1 / 1 [100.00%] @ \"48533000\"\n",
      "////////////////////////////////////////////////////////////////////////////////////\n",
      "$finish called at time : 48552500 ps : File \"/home/zy18/codeDev/fpgaconvnet-tutorial/tutorial/1_simple_end_to_end/partition_0/solution/sim/verilog/fpgaconvnet_ip.autotb.v\" Line 750\n",
      "run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1558.586 ; gain = 8.004 ; free physical = 1360 ; free virtual = 60253\n",
      "## quit\n",
      "INFO: [Common 17-206] Exiting xsim at Mon Feb 19 00:32:01 2024...\n",
      "INFO: [COSIM 212-316] Starting C post checking ...\n",
      "LOADING INPUT DATA \n",
      "RUNNING NETWORK \n",
      "PORT 0\n",
      "\t--- PASSED ---\n",
      "INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***\n",
      "INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Mon Feb 19 00:32:01 2024...\n"
     ]
    }
   ],
   "source": [
    "gen_net.run_cosimulation(0, input_image)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8d0cda8d",
   "metadata": {},
   "source": [
    "## Troubleshooting \n",
    "1. In `Module.py` and `Module3D.py` from `/fpgaconvnet-model/fpgaconvnet/models/modules/`, comment out the line:\n",
    "   ```python\n",
    "   # from xgboost import XGBRegressor\n",
    "   ```\n",
    "2. If the version of numpy cannot compile, you may need to uninstall numpy and reinstall a downgraded version. Version 2.0.0 is recommended. \n",
    "3. You may be working on a higher version of Linux OS that doesn't support Vivado 2019.1. In this case, Vivado may fail to simulate. Try deleting the ld folder at: `/Xilinx/Vivado/2019.1/tps/lnx64/binutils-2.26/bin/ld`\n",
    "## What's next\n",
    "Now that an ip has been generated, you may proceed to `hardware-tutorial.ipynb` to integrate the IP to a project. "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
