$date
	Sun Oct 23 03:23:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#750994
b11000 &
b11000 %
1$
b11000 !
1"
#750995
0"
#750998
b1100 &
b1100 %
#751002
b110 &
b110 %
#751006
b11 &
b11 %
#751010
b1010 &
b1010 %
#751014
b101 &
b101 %
#751018
b10000 &
b10000 %
#751022
b1000 &
b1000 %
#751026
b100 &
b100 %
#751030
b10 &
b10 %
#751034
b1 &
b1 %
1#
#751038
b0 &
0#
b0 %
0$
#1708675
b1100 !
1"
#1708678
b1100 &
b1100 %
1$
#1708679
0"
#1708682
b110 &
b110 %
#1708686
b11 &
b11 %
#1708690
b1010 &
b1010 %
#1708694
b101 &
b101 %
#1708698
b10000 &
b10000 %
#1708702
b1000 &
b1000 %
#1708706
b100 &
b100 %
#1708710
b10 &
b10 %
#1708714
b1 &
b1 %
1#
#1708718
b0 &
0#
b0 %
0$
#2739447
b101 !
1"
#2739450
b101 &
b101 %
1$
#2739451
0"
#2739454
b10000 &
b10000 %
#2739458
b1000 &
b1000 %
#2739462
b100 &
b100 %
#2739466
b10 &
b10 %
#2739470
b1 &
1#
b1 %
#2739474
b0 &
b0 %
0#
0$
#4500012
