// Seed: 1221023086
module module_0;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input tri id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6
);
  wor id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_1  = id_12;
  assign id_16 = id_14;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_18 :
  assert property (@(posedge id_17) 1'b0)
  else $display(1, 1, id_3, id_9, id_17, id_16 == id_11);
  uwire id_19 = 1, id_20, id_21;
endmodule
