.TH "tlm::tlm_fifo_put_if< T >" 3 "VHDL simulator" \" -*- nroff -*-
.ad l
.nh
.SH NAME
tlm::tlm_fifo_put_if< T >
.SH SYNOPSIS
.br
.PP
.PP
\fR#include <tlm_fifo_ifs\&.h>\fP
.PP
Inherits \fBtlm::tlm_put_if< T >\fP, and \fBtlm::tlm_fifo_debug_if< T >\fP\&.
.PP
Inherited by \fBtlm::tlm_fifo< REQ >\fP\fR [virtual]\fP, \fBtlm::tlm_fifo< RSP >\fP\fR [virtual]\fP, and \fBtlm::tlm_fifo< T >\fP\fR [virtual]\fP\&.
.SS "Additional Inherited Members"


Public Member Functions inherited from \fBtlm::tlm_blocking_put_if< T >\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBvoid\fP \fBput\fP (\fBconst\fP \fBT\fP &t)=0"
.br
.in -1c

Public Member Functions inherited from \fBsc_core::sc_interface\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBvoid\fP \fBregister_port\fP (\fBsc_port_base\fP &\fBport_\fP, \fBconst\fP \fBchar\fP *\fBif_typename_\fP)"
.br
.ti -1c
.RI "\fBvirtual\fP \fBconst\fP \fBsc_event\fP & \fBdefault_event\fP () \fBconst\fP"
.br
.ti -1c
.RI "\fBvirtual\fP \fB~sc_interface\fP ()"
.br
.in -1c

Public Member Functions inherited from \fBtlm::tlm_nonblocking_put_if< T >\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP \fBbool\fP \fBnb_put\fP (\fBconst\fP \fBT\fP &t)=0"
.br
.ti -1c
.RI "\fBvirtual\fP \fBbool\fP \fBnb_can_put\fP (\fBtlm_tag\fP< \fBT\fP > *t=0) \fBconst\fP =0"
.br
.ti -1c
.RI "\fBvirtual\fP \fBconst\fP \fBsc_core::sc_event\fP & \fBok_to_put\fP (\fBtlm_tag\fP< \fBT\fP > *t=0) \fBconst\fP =0"
.br
.in -1c

Public Member Functions inherited from \fBtlm::tlm_fifo_debug_if< T >\fP
.in +1c
.ti -1c
.RI "\fBvirtual\fP int \fBused\fP () \fBconst\fP =0"
.br
.ti -1c
.RI "\fBvirtual\fP int \fBsize\fP () \fBconst\fP =0"
.br
.ti -1c
.RI "\fBvirtual\fP \fBvoid\fP \fBdebug\fP () \fBconst\fP =0"
.br
.ti -1c
.RI "\fBvirtual\fP \fBbool\fP \fBnb_peek\fP (\fBT\fP &, int \fBn\fP) \fBconst\fP =0"
.br
.ti -1c
.RI "\fBvirtual\fP \fBbool\fP \fBnb_poke\fP (\fBconst\fP \fBT\fP &, int \fBn\fP=0)=0"
.br
.in -1c

Protected Member Functions inherited from \fBsc_core::sc_interface\fP
.in +1c
.ti -1c
.RI "\fBsc_interface\fP ()"
.br
.in -1c

.SH "Author"
.PP 
Generated automatically by Doxygen for VHDL simulator from the source code\&.
