Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Aug 28 21:34:49 2024
| Host         : cadence33 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                68          
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.066        0.000                      0                  715        0.108        0.000                      0                  715        3.000        0.000                       0                   420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk                    {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0   {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk100MHz_clk_wiz_0        4.302        0.000                      0                  354        0.108        0.000                      0                  354        4.500        0.000                       0                   211  
  clk40MHz_clk_wiz_0         1.127        0.000                      0                  361        0.113        0.000                      0                  361       11.520        0.000                       0                   205  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100MHz_clk_wiz_0  clk40MHz_clk_wiz_0         1.066        0.000                      0                   14        0.204        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock           
----------           ----------           --------           
(none)               clk100MHz_clk_wiz_0                       
(none)               clk40MHz_clk_wiz_0                        
(none)               clkfbout_clk_wiz_0                        
(none)                                    clk100MHz_clk_wiz_0  
(none)                                    clk40MHz_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.549ns  (logic 1.275ns (22.979%)  route 4.274ns (77.021%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    -0.960    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.890     0.408    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.301     0.709 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.609     1.318    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     1.442 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.282     1.724    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.848 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.590     2.438    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.562 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.517     4.080    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X36Y62         LUT5 (Prop_lut5_I1_O)        0.124     4.204 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[35]_i_1/O
                         net (fo=1, routed)           0.385     4.589    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_4
    SLICE_X36Y62         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431     8.435    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y62         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]/C
                         clock pessimism              0.577     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X36Y62         FDCE (Setup_fdce_C_D)       -0.047     8.891    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[35]
  -------------------------------------------------------------------
                         required time                          8.891    
                         arrival time                          -4.589    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.399ns (25.061%)  route 4.183ns (74.939%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    -0.960    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.482 f  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.890     0.408    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.301     0.709 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.609     1.318    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     1.442 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.282     1.724    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.848 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.590     2.438    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.562 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.138     3.700    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X36Y62         LUT6 (Prop_lut6_I1_O)        0.124     3.824 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0/O
                         net (fo=1, routed)           0.674     4.499    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2__0_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.623 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.623    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_39
    SLICE_X36Y62         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431     8.435    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y62         FDPE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.577     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X36Y62         FDPE (Setup_fdpe_C_D)        0.029     8.967    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 1.320ns (25.620%)  route 3.832ns (74.380%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.542 r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.122     0.580    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.327     0.907 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.559     1.466    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.326     1.792 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.263     2.055    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.179 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.888     4.067    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.124     4.191 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     4.191    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_5
    SLICE_X37Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430     8.434    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]/C
                         clock pessimism              0.491     8.925    
                         clock uncertainty           -0.074     8.850    
    SLICE_X37Y63         FDCE (Setup_fdce_C_D)        0.032     8.882    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                          8.882    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.196ns  (logic 1.275ns (24.536%)  route 3.921ns (75.464%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    -0.960    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.890     0.408    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.301     0.709 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.609     1.318    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     1.442 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.282     1.724    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.848 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.590     2.438    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.562 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.550     4.112    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[36]
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.236 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[36]_i_1/O
                         net (fo=1, routed)           0.000     4.236    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_3
    SLICE_X36Y62         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.431     8.435    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y62         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]/C
                         clock pessimism              0.577     9.012    
                         clock uncertainty           -0.074     8.938    
    SLICE_X36Y62         FDCE (Setup_fdce_C_D)        0.031     8.969    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[36]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 1.320ns (27.166%)  route 3.539ns (72.834%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.122     0.580    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.327     0.907 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.559     1.466    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.326     1.792 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.263     2.055    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.179 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.595     3.774    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.124     3.898 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000     3.898    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_9
    SLICE_X36Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430     8.434    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]/C
                         clock pessimism              0.491     8.925    
                         clock uncertainty           -0.074     8.850    
    SLICE_X36Y63         FDCE (Setup_fdce_C_D)        0.031     8.881    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                          8.881    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.320ns (27.190%)  route 3.535ns (72.810%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.122     0.580    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.327     0.907 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.559     1.466    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.326     1.792 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.263     2.055    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.179 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.591     3.770    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[29]
    SLICE_X37Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.894 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[29]_i_1/O
                         net (fo=1, routed)           0.000     3.894    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_10
    SLICE_X37Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430     8.434    u_top_vga/u_mouse_ctl/CLK
    SLICE_X37Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]/C
                         clock pessimism              0.491     8.925    
                         clock uncertainty           -0.074     8.850    
    SLICE_X37Y63         FDCE (Setup_fdce_C_D)        0.029     8.879    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[29]
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.275ns (26.036%)  route 3.622ns (73.964%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    -0.960    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.890     0.408    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.301     0.709 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.609     1.318    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     1.442 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.282     1.724    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.848 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.590     2.438    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.562 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.251     3.813    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.124     3.937 r  u_top_vga/u_mouse_ctl/timeout_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     3.937    u_top_vga/u_mouse_ctl/timeout_cnt[7]
    SLICE_X38Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.079     9.021    u_top_vga/u_mouse_ctl/timeout_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.304ns (26.472%)  route 3.622ns (73.528%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    -0.960    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.890     0.408    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.301     0.709 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.609     1.318    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     1.442 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.282     1.724    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.848 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.590     2.438    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.562 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.251     3.813    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.153     3.966 r  u_top_vga/u_mouse_ctl/timeout_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.966    u_top_vga/u_mouse_ctl/timeout_cnt[8]
    SLICE_X38Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.435     8.439    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y56         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.118     9.060    u_top_vga/u_mouse_ctl/timeout_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.060    
                         arrival time                          -3.966    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.275ns (26.944%)  route 3.457ns (73.056%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    -0.960    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y58         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.478    -0.482 r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.890     0.408    u_top_vga/u_mouse_ctl/timeout_cnt_reg_n_0_[16]
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.301     0.709 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9/O
                         net (fo=1, routed)           0.609     1.318    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_9_n_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I4_O)        0.124     1.442 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8/O
                         net (fo=1, routed)           0.282     1.724    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_8_n_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.848 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5/O
                         net (fo=1, routed)           0.590     2.438    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_5_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I5_O)        0.124     2.562 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.086     3.648    u_top_vga/u_mouse_ctl/FSM_onehot_state[36]_i_2_n_0
    SLICE_X38Y60         LUT2 (Prop_lut2_I1_O)        0.124     3.772 r  u_top_vga/u_mouse_ctl/timeout_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.772    u_top_vga/u_mouse_ctl/timeout_cnt[22]
    SLICE_X38Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.433     8.437    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]/C
                         clock pessimism              0.577     9.014    
                         clock uncertainty           -0.074     8.940    
    SLICE_X38Y60         FDRE (Setup_fdre_C_D)        0.077     9.017    u_top_vga/u_mouse_ctl/timeout_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          9.017    
                         arrival time                          -3.772    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.258ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.320ns (28.247%)  route 3.353ns (71.753%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 8.436 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.551    -0.961    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y60         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.419    -0.542 f  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[20]/Q
                         net (fo=2, routed)           1.122     0.580    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg_n_0_[20]
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.327     0.907 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5/O
                         net (fo=1, routed)           0.559     1.466    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_5_n_0
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.326     1.792 r  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.263     2.055    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_3_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I0_O)        0.124     2.179 f  u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2/O
                         net (fo=31, routed)          1.409     3.588    u_top_vga/u_mouse_ctl/FSM_onehot_state[34]_i_2_n_0
    SLICE_X33Y61         LUT2 (Prop_lut2_I1_O)        0.124     3.712 r  u_top_vga/u_mouse_ctl/periodic_check_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.712    u_top_vga/u_mouse_ctl/periodic_check_cnt[23]
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.432     8.436    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/C
                         clock pessimism              0.577     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X33Y61         FDRE (Setup_fdre_C_D)        0.031     8.970    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.970    
                         arrival time                          -3.712    
  -------------------------------------------------------------------
                         slack                                  5.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/haswheel_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.226ns (48.990%)  route 0.235ns (51.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.557    -0.624    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/haswheel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDCE (Prop_fdce_C_Q)         0.128    -0.496 r  u_top_vga/u_mouse_ctl/haswheel_reg/Q
                         net (fo=3, routed)           0.235    -0.261    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/haswheel_reg
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.098    -0.163 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state[32]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    u_top_vga/u_mouse_ctl/Inst_Ps2Interface_n_7
    SLICE_X35Y62         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y62         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X35Y62         FDCE (Hold_fdce_C_D)         0.091    -0.270    u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk/inst/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.577%)  route 0.077ns (35.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X39Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.077    -0.404    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X38Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.862    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.076    -0.533    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.731%)  route 0.101ns (35.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X47Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.101    -0.379    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.045    -0.334 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X46Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.830    -0.860    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X46Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.120    -0.488    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X39Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.111    -0.370    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X38Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.862    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X38Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism              0.253    -0.609    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.085    -0.524    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.759%)  route 0.265ns (65.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y61         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.265    -0.217    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.862    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[18]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X33Y61         FDRE (Hold_fdre_C_R)        -0.018    -0.376    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.759%)  route 0.265ns (65.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y61         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.265    -0.217    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.862    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[21]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X33Y61         FDRE (Hold_fdre_C_R)        -0.018    -0.376    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.759%)  route 0.265ns (65.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y61         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.265    -0.217    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.862    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[22]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X33Y61         FDRE (Hold_fdre_C_R)        -0.018    -0.376    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.759%)  route 0.265ns (65.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y61         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.265    -0.217    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.862    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X33Y61         FDRE (Hold_fdre_C_R)        -0.018    -0.376    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.759%)  route 0.265ns (65.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.559    -0.622    u_top_vga/u_mouse_ctl/CLK
    SLICE_X36Y61         FDPE                                         r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  u_top_vga/u_mouse_ctl/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.265    -0.217    u_top_vga/u_mouse_ctl/reset_periodic_check_cnt__0
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.827    -0.862    u_top_vga/u_mouse_ctl/CLK
    SLICE_X33Y61         FDRE                                         r  u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[24]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X33Y61         FDRE (Hold_fdre_C_R)        -0.018    -0.376    u_top_vga/u_mouse_ctl/periodic_check_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.783ns  (logic 8.900ns (37.422%)  route 14.883ns (62.578%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=3 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.552    -0.960    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y22         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/Q
                         net (fo=117, routed)         1.000     0.497    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0_0
    SLICE_X14Y27         LUT2 (Prop_lut2_I0_O)        0.150     0.647 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_53/O
                         net (fo=9, routed)           1.549     2.196    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.328     2.524 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2283/O
                         net (fo=53, routed)          1.299     3.823    u_top_vga/u_vga_timing/B[3]
    SLICE_X51Y12         LUT4 (Prop_lut4_I3_O)        0.118     3.941 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3502/O
                         net (fo=1, routed)           0.789     4.730    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3502_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326     5.056 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2955/O
                         net (fo=1, routed)           0.000     5.056    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1848_0[3]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2256/CO[3]
                         net (fo=1, routed)           0.000     5.457    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2256_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.679 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3032/O[0]
                         net (fo=2, routed)           0.819     6.498    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3032_n_7
    SLICE_X49Y16         LUT3 (Prop_lut3_I2_O)        0.327     6.825 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2360/O
                         net (fo=2, routed)           0.469     7.294    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2360_n_0
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.326     7.620 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2364/O
                         net (fo=1, routed)           0.000     7.620    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2364_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.260 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1895/O[3]
                         net (fo=2, routed)           0.801     9.061    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1895_n_4
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.331     9.392 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1407/O
                         net (fo=2, routed)           0.594     9.986    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1407_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.318 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1411/O
                         net (fo=1, routed)           0.000    10.318    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1411_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.850 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_968/CO[3]
                         net (fo=1, routed)           0.000    10.850    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_968_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.184 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1402/O[1]
                         net (fo=1, routed)           0.491    11.676    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1402_n_6
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    12.557 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_963/O[2]
                         net (fo=2, routed)           0.771    13.328    u_top_vga/u_draw_bg/PCIN_0[22]
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.697    14.025 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_956/CO[3]
                         net (fo=1, routed)           0.000    14.025    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_956_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.348 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_961/O[1]
                         net (fo=4, routed)           1.248    15.596    u_top_vga/u_draw_bg/p_1_in[26]
    SLICE_X54Y11         LUT3 (Prop_lut3_I1_O)        0.335    15.931 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_614/O
                         net (fo=2, routed)           0.674    16.605    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_614_n_0
    SLICE_X54Y11         LUT4 (Prop_lut4_I3_O)        0.331    16.936 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_618/O
                         net (fo=1, routed)           0.000    16.936    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_618_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.312 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000    17.312    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.531 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_605/O[0]
                         net (fo=1, routed)           0.622    18.154    u_top_vga/u_draw_bg/rgb_nxt44_out[28]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.295    18.449 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_246/O
                         net (fo=1, routed)           0.548    18.997    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_246_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124    19.121 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_96/O
                         net (fo=1, routed)           0.462    19.582    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_96_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.706 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_38/O
                         net (fo=1, routed)           1.697    21.403    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_38_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.124    21.527 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.615    22.142    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.266 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3/O
                         net (fo=1, routed)           0.433    22.699    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I1_O)        0.124    22.823 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    22.823    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_0
    SLICE_X33Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.440    23.445    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X33Y35         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.564    24.008    
                         clock uncertainty           -0.087    23.921    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.029    23.950    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         23.950    
                         arrival time                         -22.823    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.541ns  (logic 8.900ns (37.806%)  route 14.641ns (62.194%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=3 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 23.444 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.552    -0.960    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y22         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/Q
                         net (fo=117, routed)         1.000     0.497    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0_0
    SLICE_X14Y27         LUT2 (Prop_lut2_I0_O)        0.150     0.647 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_53/O
                         net (fo=9, routed)           1.549     2.196    u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0_1
    SLICE_X46Y20         LUT6 (Prop_lut6_I2_O)        0.328     2.524 f  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2283/O
                         net (fo=53, routed)          1.299     3.823    u_top_vga/u_vga_timing/B[3]
    SLICE_X51Y12         LUT4 (Prop_lut4_I3_O)        0.118     3.941 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3502/O
                         net (fo=1, routed)           0.789     4.730    u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_3502_n_0
    SLICE_X51Y15         LUT6 (Prop_lut6_I1_O)        0.326     5.056 r  u_top_vga/u_vga_timing/vga_out\\.rgb[11]_i_2955/O
                         net (fo=1, routed)           0.000     5.056    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1848_0[3]
    SLICE_X51Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.457 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2256/CO[3]
                         net (fo=1, routed)           0.000     5.457    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_2256_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.679 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3032/O[0]
                         net (fo=2, routed)           0.819     6.498    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_3032_n_7
    SLICE_X49Y16         LUT3 (Prop_lut3_I2_O)        0.327     6.825 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2360/O
                         net (fo=2, routed)           0.469     7.294    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2360_n_0
    SLICE_X49Y16         LUT4 (Prop_lut4_I3_O)        0.326     7.620 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2364/O
                         net (fo=1, routed)           0.000     7.620    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_2364_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.260 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1895/O[3]
                         net (fo=2, routed)           0.801     9.061    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1895_n_4
    SLICE_X55Y16         LUT3 (Prop_lut3_I0_O)        0.331     9.392 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1407/O
                         net (fo=2, routed)           0.594     9.986    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1407_n_0
    SLICE_X55Y17         LUT4 (Prop_lut4_I3_O)        0.332    10.318 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1411/O
                         net (fo=1, routed)           0.000    10.318    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_1411_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.850 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_968/CO[3]
                         net (fo=1, routed)           0.000    10.850    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_968_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.184 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1402/O[1]
                         net (fo=1, routed)           0.491    11.676    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_1402_n_6
    SLICE_X54Y18         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.881    12.557 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_963/O[2]
                         net (fo=2, routed)           0.771    13.328    u_top_vga/u_draw_bg/PCIN_0[22]
    SLICE_X54Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.697    14.025 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_956/CO[3]
                         net (fo=1, routed)           0.000    14.025    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_956_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.348 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_961/O[1]
                         net (fo=4, routed)           1.248    15.596    u_top_vga/u_draw_bg/p_1_in[26]
    SLICE_X54Y11         LUT3 (Prop_lut3_I1_O)        0.335    15.931 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_614/O
                         net (fo=2, routed)           0.674    16.605    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_614_n_0
    SLICE_X54Y11         LUT4 (Prop_lut4_I3_O)        0.331    16.936 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_618/O
                         net (fo=1, routed)           0.000    16.936    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_618_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.312 r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_243/CO[3]
                         net (fo=1, routed)           0.000    17.312    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_243_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.531 f  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[11]_i_605/O[0]
                         net (fo=1, routed)           0.622    18.154    u_top_vga/u_draw_bg/rgb_nxt44_out[28]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.295    18.449 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_246/O
                         net (fo=1, routed)           0.548    18.997    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_246_n_0
    SLICE_X55Y10         LUT5 (Prop_lut5_I4_O)        0.124    19.121 f  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_96/O
                         net (fo=1, routed)           0.462    19.582    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_96_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.706 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_38/O
                         net (fo=1, routed)           1.697    21.403    u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_38_n_0
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.124    21.527 r  u_top_vga/u_draw_bg/vga_out\\.rgb[11]_i_13/O
                         net (fo=2, routed)           0.645    22.172    u_top_vga/u_vga_timing/vga_out\\.rgb_reg[7]_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.124    22.296 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5/O
                         net (fo=1, routed)           0.162    22.457    u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_5_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I3_O)        0.124    22.581 r  u_top_vga/u_vga_timing/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    22.581    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]_0
    SLICE_X32Y34         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.439    23.444    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X32Y34         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.564    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.029    23.949    u_top_vga/u_draw_bg/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         23.949    
                         arrival time                         -22.581    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.460ns  (logic 10.437ns (51.012%)  route 10.023ns (48.988%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/Q
                         net (fo=31, routed)          1.607     1.169    u_top_vga/u_draw_rect/Q[5]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.293 r  u_top_vga/u_draw_rect/rgb_nxt4_i_19/O
                         net (fo=1, routed)           0.000     1.293    u_top_vga/u_draw_rect/rgb_nxt4_i_19_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.826 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.266 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.071     3.338    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.556 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.558    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.076 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.436    10.512    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.636 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0/O
                         net (fo=1, routed)           0.000    10.636    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.009    11.295    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0/O[0]
                         net (fo=2, routed)           1.136    12.650    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0_n_7
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.323    12.973 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.668    13.641    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.326    13.967 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0/O
                         net (fo=1, routed)           0.000    13.967    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.517 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    14.517    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.740 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0/O[0]
                         net (fo=1, routed)           1.071    15.811    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0_n_7
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.299    16.110 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.452    16.562    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           0.778    17.464    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.588 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.792    19.380    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y50          LUT6 (Prop_lut6_I3_O)        0.124    19.504 r  u_top_vga/u_draw_rect/vga_out\\.rgb[7]_i_1__2/O
                         net (fo=1, routed)           0.000    19.504    u_top_vga/u_draw_player/D[7]
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508    23.512    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.079    24.066    u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         24.066    
                         arrival time                         -19.504    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.443ns  (logic 10.437ns (51.054%)  route 10.006ns (48.946%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/Q
                         net (fo=31, routed)          1.607     1.169    u_top_vga/u_draw_rect/Q[5]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.293 r  u_top_vga/u_draw_rect/rgb_nxt4_i_19/O
                         net (fo=1, routed)           0.000     1.293    u_top_vga/u_draw_rect/rgb_nxt4_i_19_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.826 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.266 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.071     3.338    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.556 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.558    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.076 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.436    10.512    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.636 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0/O
                         net (fo=1, routed)           0.000    10.636    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.009    11.295    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0/O[0]
                         net (fo=2, routed)           1.136    12.650    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0_n_7
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.323    12.973 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.668    13.641    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.326    13.967 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0/O
                         net (fo=1, routed)           0.000    13.967    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.517 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    14.517    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.740 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0/O[0]
                         net (fo=1, routed)           1.071    15.811    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0_n_7
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.299    16.110 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.452    16.562    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           0.778    17.464    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.588 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.775    19.363    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y50          LUT6 (Prop_lut6_I3_O)        0.124    19.487 r  u_top_vga/u_draw_rect/vga_out\\.rgb[3]_i_1__2/O
                         net (fo=1, routed)           0.000    19.487    u_top_vga/u_draw_player/D[3]
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508    23.512    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.081    24.068    u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         24.068    
                         arrival time                         -19.487    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.256ns  (logic 10.437ns (51.525%)  route 9.819ns (48.475%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 23.445 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/Q
                         net (fo=31, routed)          1.607     1.169    u_top_vga/u_draw_rect/Q[5]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.293 r  u_top_vga/u_draw_rect/rgb_nxt4_i_19/O
                         net (fo=1, routed)           0.000     1.293    u_top_vga/u_draw_rect/rgb_nxt4_i_19_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.826 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.266 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.071     3.338    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.556 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.558    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.076 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.436    10.512    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.636 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0/O
                         net (fo=1, routed)           0.000    10.636    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.009    11.295    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0/O[0]
                         net (fo=2, routed)           1.136    12.650    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0_n_7
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.323    12.973 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.668    13.641    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.326    13.967 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0/O
                         net (fo=1, routed)           0.000    13.967    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.517 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    14.517    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.740 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0/O[0]
                         net (fo=1, routed)           1.071    15.811    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0_n_7
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.299    16.110 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.452    16.562    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           0.778    17.464    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.588 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.588    19.176    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X9Y50          LUT6 (Prop_lut6_I3_O)        0.124    19.300 r  u_top_vga/u_draw_rect/vga_out\\.rgb[4]_i_1__0/O
                         net (fo=1, routed)           0.000    19.300    u_top_vga/u_draw_player/D[4]
    SLICE_X9Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.441    23.445    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                         clock pessimism              0.562    24.007    
                         clock uncertainty           -0.087    23.920    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.031    23.951    u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         23.951    
                         arrival time                         -19.300    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.208ns  (logic 10.437ns (51.647%)  route 9.771ns (48.353%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/Q
                         net (fo=31, routed)          1.607     1.169    u_top_vga/u_draw_rect/Q[5]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.293 r  u_top_vga/u_draw_rect/rgb_nxt4_i_19/O
                         net (fo=1, routed)           0.000     1.293    u_top_vga/u_draw_rect/rgb_nxt4_i_19_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.826 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.266 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.071     3.338    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.556 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.558    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.076 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.436    10.512    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.636 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0/O
                         net (fo=1, routed)           0.000    10.636    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.009    11.295    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0/O[0]
                         net (fo=2, routed)           1.136    12.650    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0_n_7
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.323    12.973 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.668    13.641    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.326    13.967 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0/O
                         net (fo=1, routed)           0.000    13.967    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.517 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    14.517    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.740 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0/O[0]
                         net (fo=1, routed)           1.071    15.811    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0_n_7
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.299    16.110 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.452    16.562    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           0.778    17.464    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.588 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.540    19.128    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124    19.252 r  u_top_vga/u_draw_rect/vga_out\\.rgb[0]_i_1__0/O
                         net (fo=1, routed)           0.000    19.252    u_top_vga/u_draw_player/D[0]
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508    23.512    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.077    24.064    u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         24.064    
                         arrival time                         -19.252    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.206ns  (logic 10.437ns (51.652%)  route 9.769ns (48.348%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/Q
                         net (fo=31, routed)          1.607     1.169    u_top_vga/u_draw_rect/Q[5]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.293 r  u_top_vga/u_draw_rect/rgb_nxt4_i_19/O
                         net (fo=1, routed)           0.000     1.293    u_top_vga/u_draw_rect/rgb_nxt4_i_19_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.826 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.266 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.071     3.338    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.556 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.558    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.076 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.436    10.512    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.636 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0/O
                         net (fo=1, routed)           0.000    10.636    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.009    11.295    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0/O[0]
                         net (fo=2, routed)           1.136    12.650    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0_n_7
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.323    12.973 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.668    13.641    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.326    13.967 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0/O
                         net (fo=1, routed)           0.000    13.967    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.517 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    14.517    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.740 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0/O[0]
                         net (fo=1, routed)           1.071    15.811    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0_n_7
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.299    16.110 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.452    16.562    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           0.778    17.464    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.588 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.538    19.126    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124    19.250 r  u_top_vga/u_draw_rect/vga_out\\.rgb[11]_i_1__2/O
                         net (fo=1, routed)           0.000    19.250    u_top_vga/u_draw_player/D[11]
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508    23.512    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.081    24.068    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         24.068    
                         arrival time                         -19.250    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.159ns  (logic 10.437ns (51.773%)  route 9.722ns (48.227%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/Q
                         net (fo=31, routed)          1.607     1.169    u_top_vga/u_draw_rect/Q[5]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.293 r  u_top_vga/u_draw_rect/rgb_nxt4_i_19/O
                         net (fo=1, routed)           0.000     1.293    u_top_vga/u_draw_rect/rgb_nxt4_i_19_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.826 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.266 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.071     3.338    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.556 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.558    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.076 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.436    10.512    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.636 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0/O
                         net (fo=1, routed)           0.000    10.636    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.009    11.295    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0/O[0]
                         net (fo=2, routed)           1.136    12.650    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0_n_7
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.323    12.973 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.668    13.641    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.326    13.967 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0/O
                         net (fo=1, routed)           0.000    13.967    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.517 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    14.517    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.740 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0/O[0]
                         net (fo=1, routed)           1.071    15.811    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0_n_7
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.299    16.110 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.452    16.562    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           0.778    17.464    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.588 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.491    19.079    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y50          LUT6 (Prop_lut6_I3_O)        0.124    19.203 r  u_top_vga/u_draw_rect/vga_out\\.rgb[1]_i_1__0/O
                         net (fo=1, routed)           0.000    19.203    u_top_vga/u_draw_player/D[1]
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508    23.512    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.077    24.064    u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         24.064    
                         arrival time                         -19.203    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.155ns  (logic 10.437ns (51.784%)  route 9.718ns (48.216%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/Q
                         net (fo=31, routed)          1.607     1.169    u_top_vga/u_draw_rect/Q[5]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.293 r  u_top_vga/u_draw_rect/rgb_nxt4_i_19/O
                         net (fo=1, routed)           0.000     1.293    u_top_vga/u_draw_rect/rgb_nxt4_i_19_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.826 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.266 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.071     3.338    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.556 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.558    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.076 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.436    10.512    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.636 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0/O
                         net (fo=1, routed)           0.000    10.636    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.009    11.295    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0/O[0]
                         net (fo=2, routed)           1.136    12.650    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0_n_7
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.323    12.973 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.668    13.641    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.326    13.967 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0/O
                         net (fo=1, routed)           0.000    13.967    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.517 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    14.517    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.740 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0/O[0]
                         net (fo=1, routed)           1.071    15.811    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0_n_7
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.299    16.110 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.452    16.562    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           0.778    17.464    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.588 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.487    19.075    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y50          LUT6 (Prop_lut6_I3_O)        0.124    19.199 r  u_top_vga/u_draw_rect/vga_out\\.rgb[5]_i_1__0/O
                         net (fo=1, routed)           0.000    19.199    u_top_vga/u_draw_player/D[5]
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508    23.512    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.079    24.066    u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         24.066    
                         arrival time                         -19.199    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.959ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.063ns  (logic 10.437ns (52.021%)  route 9.626ns (47.979%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 23.512 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.556    -0.956    u_top_vga/u_draw_rect/clk40MHz
    SLICE_X12Y57         FDRE                                         r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  u_top_vga/u_draw_rect/vga_out\\.hcount_reg[5]/Q
                         net (fo=31, routed)          1.607     1.169    u_top_vga/u_draw_rect/Q[5]
    SLICE_X12Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.293 r  u_top_vga/u_draw_rect/rgb_nxt4_i_19/O
                         net (fo=1, routed)           0.000     1.293    u_top_vga/u_draw_rect/rgb_nxt4_i_19_n_0
    SLICE_X12Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.826 r  u_top_vga/u_draw_rect/rgb_nxt4_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.826    u_top_vga/u_draw_player_ctl/rgb_nxt4__0_0[0]
    SLICE_X12Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.943 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.943    u_top_vga/u_draw_player_ctl/rgb_nxt4_i_2_n_0
    SLICE_X12Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.266 r  u_top_vga/u_draw_player_ctl/rgb_nxt4_i_1/O[1]
                         net (fo=48, routed)          1.071     3.338    u_top_vga/u_draw_player/rgb_nxt4__0_0[1]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     7.556 r  u_top_vga/u_draw_player/rgb_nxt4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.558    u_top_vga/u_draw_player/rgb_nxt4__0_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.076 r  u_top_vga/u_draw_player/rgb_nxt4__1/P[0]
                         net (fo=2, routed)           1.436    10.512    u_top_vga/u_draw_player/rgb_nxt4__1_n_105
    SLICE_X14Y73         LUT2 (Prop_lut2_I0_O)        0.124    10.636 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0/O
                         net (fo=1, routed)           0.000    10.636    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_346__0_n_0
    SLICE_X14Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.169 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0/CO[3]
                         net (fo=1, routed)           0.000    11.169    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_262__0_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.286 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.009    11.295    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_342_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0/O[0]
                         net (fo=2, routed)           1.136    12.650    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_359__0_n_7
    SLICE_X11Y73         LUT3 (Prop_lut3_I0_O)        0.323    12.973 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350/O
                         net (fo=2, routed)           0.668    13.641    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_350_n_0
    SLICE_X11Y73         LUT4 (Prop_lut4_I3_O)        0.326    13.967 r  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0/O
                         net (fo=1, routed)           0.000    13.967    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_354__0_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.517 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0/CO[3]
                         net (fo=1, routed)           0.000    14.517    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_264__0_n_0
    SLICE_X11Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.740 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0/O[0]
                         net (fo=1, routed)           1.071    15.811    u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]_i_123__0_n_7
    SLICE_X10Y74         LUT5 (Prop_lut5_I0_O)        0.299    16.110 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0/O
                         net (fo=1, routed)           0.452    16.562    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_38__0_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.686 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1/O
                         net (fo=1, routed)           0.778    17.464    u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_12__1_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124    17.588 f  u_top_vga/u_draw_player/vga_out\\.rgb[11]_i_5__1/O
                         net (fo=12, routed)          1.395    18.983    u_top_vga/u_draw_rect/rgb_nxt1
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124    19.107 r  u_top_vga/u_draw_rect/vga_out\\.rgb[8]_i_1__0/O
                         net (fo=1, routed)           0.000    19.107    u_top_vga/u_draw_player/D[8]
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.508    23.512    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                         clock pessimism              0.562    24.074    
                         clock uncertainty           -0.087    23.987    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)        0.079    24.066    u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]
  -------------------------------------------------------------------
                         required time                         24.066    
                         arrival time                         -19.107    
  -------------------------------------------------------------------
                         slack                                  4.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.148ns (33.276%)  route 0.297ns (66.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.565    -0.616    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X14Y50         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.468 r  u_top_vga/u_vga_timing/vga_out\\.vsync_reg/Q
                         net (fo=10, routed)          0.297    -0.172    u_top_vga/u_draw_buttons/vga_tim\\.vsync
    SLICE_X30Y49         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.833    -0.857    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X30Y49         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.508    -0.348    
    SLICE_X30Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.284    u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk/inst/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.386%)  route 0.127ns (40.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]/Q
                         net (fo=126, routed)         0.127    -0.351    u_top_vga/u_vga_timing/vga_out\\.hcount[1]
    SLICE_X30Y40         LUT4 (Prop_lut4_I2_O)        0.045    -0.306 r  u_top_vga/u_vga_timing/vga_out\\.hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    u_top_vga/u_vga_timing/p_0_in__0[3]
    SLICE_X30Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.831    -0.859    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y40         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.120    -0.486    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk/inst/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk/inst/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk/inst/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.563    -0.618    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X9Y58          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[6]/Q
                         net (fo=2, routed)           0.121    -0.356    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]_0[6]
    SLICE_X8Y58          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.832    -0.857    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X8Y58          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[6]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.063    -0.542    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.564    -0.617    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X8Y55          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/Q
                         net (fo=3, routed)           0.094    -0.359    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[10]_0[0]
    SLICE_X9Y55          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.833    -0.856    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X9Y55          FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[0]/C
                         clock pessimism              0.252    -0.604    
    SLICE_X9Y55          FDRE (Hold_fdre_C_D)         0.057    -0.547    u_top_vga/u_draw_buttons/vga_out\\.vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.380%)  route 0.175ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y41         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_vga_timing/vga_out\\.hsync_reg/Q
                         net (fo=2, routed)           0.175    -0.280    u_top_vga/u_draw_buttons/vga_tim\\.hsync
    SLICE_X30Y43         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.832    -0.858    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X30Y43         SRL16E                                       r  u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
                         clock pessimism              0.255    -0.602    
    SLICE_X30Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.485    u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[0]_rep/Q
                         net (fo=31, routed)          0.070    -0.421    u_top_vga/u_vga_timing/A[0]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.099    -0.322 r  u_top_vga/u_vga_timing/vga_out\\.hcount[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.322    u_top_vga/u_vga_timing/vga_out\\.hcount[1]_rep_i_1_n_0
    SLICE_X31Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.831    -0.859    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep/C
                         clock pessimism              0.239    -0.619    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.091    -0.528    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_vga_timing/vga_out\\.hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.817%)  route 0.113ns (35.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.562    -0.619    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[2]/Q
                         net (fo=140, routed)         0.113    -0.342    u_top_vga/u_vga_timing/vga_out\\.hcount[2]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  u_top_vga/u_vga_timing/vga_out\\.hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    u_top_vga/u_vga_timing/p_0_in__0[5]
    SLICE_X31Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.831    -0.859    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X31Y42         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.hcount_reg[5]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X31Y42         FDRE (Hold_fdre_C_D)         0.092    -0.514    u_top_vga/u_vga_timing/vga_out\\.hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.805%)  route 0.135ns (45.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.564    -0.617    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X12Y53         FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  u_top_vga/u_draw_bg/vga_out\\.hcount_reg[5]/Q
                         net (fo=6, routed)           0.135    -0.318    u_top_vga/u_draw_buttons/D[5]
    SLICE_X12Y54         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.833    -0.856    u_top_vga/u_draw_buttons/clk40MHz
    SLICE_X12Y54         FDRE                                         r  u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]/C
                         clock pessimism              0.255    -0.601    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.059    -0.542    u_top_vga/u_draw_buttons/vga_out\\.hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y12     u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y10     u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y9      u_top_vga/u_image_rom/rgb_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11     u_top_vga/u_image_rom/rgb_reg_3/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk/inst/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk40_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y49     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y49     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y43     u_top_vga/u_draw_buttons/vga_out\\.hsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y49     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X30Y49     u_top_vga/u_draw_buttons/vga_out\\.vsync_reg_srl2___u_top_vga_u_draw_buttons_vga_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk/inst/seq_reg2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.354ns  (logic 0.828ns (24.686%)  route 2.526ns (75.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.495    22.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.434    23.438    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[10]/C
                         clock pessimism              0.398    23.836    
                         clock uncertainty           -0.207    23.629    
    SLICE_X14Y65         FDRE (Setup_fdre_C_CE)      -0.169    23.460    u_top_vga/u_draw_player_ctl/xpos_player_reg[10]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -22.394    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.354ns  (logic 0.828ns (24.686%)  route 2.526ns (75.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.495    22.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.434    23.438    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[11]/C
                         clock pessimism              0.398    23.836    
                         clock uncertainty           -0.207    23.629    
    SLICE_X14Y65         FDRE (Setup_fdre_C_CE)      -0.169    23.460    u_top_vga/u_draw_player_ctl/xpos_player_reg[11]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -22.394    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.354ns  (logic 0.828ns (24.686%)  route 2.526ns (75.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.495    22.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.434    23.438    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[8]/C
                         clock pessimism              0.398    23.836    
                         clock uncertainty           -0.207    23.629    
    SLICE_X14Y65         FDRE (Setup_fdre_C_CE)      -0.169    23.460    u_top_vga/u_draw_player_ctl/xpos_player_reg[8]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -22.394    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.354ns  (logic 0.828ns (24.686%)  route 2.526ns (75.314%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 23.438 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.495    22.394    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.434    23.438    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y65         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[9]/C
                         clock pessimism              0.398    23.836    
                         clock uncertainty           -0.207    23.629    
    SLICE_X14Y65         FDRE (Setup_fdre_C_CE)      -0.169    23.460    u_top_vga/u_draw_player_ctl/xpos_player_reg[9]
  -------------------------------------------------------------------
                         required time                         23.460    
                         arrival time                         -22.394    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.212ns  (logic 0.828ns (25.777%)  route 2.384ns (74.223%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.353    22.252    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.435    23.439    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.398    23.837    
                         clock uncertainty           -0.207    23.630    
    SLICE_X14Y63         FDRE (Setup_fdre_C_CE)      -0.169    23.461    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                         23.461    
                         arrival time                         -22.252    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.212ns  (logic 0.828ns (25.777%)  route 2.384ns (74.223%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.353    22.252    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.435    23.439    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.398    23.837    
                         clock uncertainty           -0.207    23.630    
    SLICE_X14Y63         FDRE (Setup_fdre_C_CE)      -0.169    23.461    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                         23.461    
                         arrival time                         -22.252    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.212ns  (logic 0.828ns (25.777%)  route 2.384ns (74.223%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.353    22.252    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.435    23.439    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/C
                         clock pessimism              0.398    23.837    
                         clock uncertainty           -0.207    23.630    
    SLICE_X14Y63         FDRE (Setup_fdre_C_CE)      -0.169    23.461    u_top_vga/u_draw_player_ctl/xpos_player_reg[2]
  -------------------------------------------------------------------
                         required time                         23.461    
                         arrival time                         -22.252    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.212ns  (logic 0.828ns (25.777%)  route 2.384ns (74.223%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.353    22.252    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.435    23.439    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.398    23.837    
                         clock uncertainty           -0.207    23.630    
    SLICE_X14Y63         FDRE (Setup_fdre_C_CE)      -0.169    23.461    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                         23.461    
                         arrival time                         -22.252    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.204ns  (logic 0.828ns (25.840%)  route 2.376ns (74.160%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.345    22.244    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.435    23.439    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.398    23.837    
                         clock uncertainty           -0.207    23.630    
    SLICE_X14Y64         FDRE (Setup_fdre_C_CE)      -0.169    23.461    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                         23.461    
                         arrival time                         -22.244    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk100MHz_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.204ns  (logic 0.828ns (25.840%)  route 2.376ns (74.160%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 23.439 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.960ns = ( 19.040 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    15.731 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    17.392    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    17.488 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.552    19.040    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.456    19.496 r  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.959    20.455    u_top_vga/u_draw_player_ctl/left
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.579 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0/O
                         net (fo=2, routed)           0.627    21.205    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_6__0_n_0
    SLICE_X13Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.329 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.446    21.776    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.900 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.345    22.244    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.005 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.435    23.439    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                         clock pessimism              0.398    23.837    
                         clock uncertainty           -0.207    23.630    
    SLICE_X14Y64         FDRE (Setup_fdre_C_CE)      -0.169    23.461    u_top_vga/u_draw_player_ctl/xpos_player_reg[5]
  -------------------------------------------------------------------
                         required time                         23.461    
                         arrival time                         -22.244    
  -------------------------------------------------------------------
                         slack                                  1.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.186ns (21.976%)  route 0.660ns (78.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           0.660     0.181    u_top_vga/u_draw_player_ctl/right
    SLICE_X12Y62         LUT6 (Prop_lut6_I3_O)        0.045     0.226 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.226    u_top_vga/u_draw_player_ctl/FSM_sequential_state[1]_i_1_n_0
    SLICE_X12Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.829    -0.860    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X12Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.207    -0.098    
    SLICE_X12Y62         FDRE (Hold_fdre_C_D)         0.120     0.022    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/right_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.195%)  route 0.651ns (73.805%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.561    -0.620    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  u_top_vga/u_mouse_ctl/right_reg/Q
                         net (fo=3, routed)           0.351    -0.129    u_top_vga/u_draw_player_ctl/right
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.084 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2__0/O
                         net (fo=1, routed)           0.300     0.217    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X14Y62         LUT4 (Prop_lut4_I0_O)        0.045     0.262 r  u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.262    u_top_vga/u_draw_player_ctl/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X14Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.829    -0.860    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y62         FDRE                                         r  u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.555    -0.305    
                         clock uncertainty            0.207    -0.098    
    SLICE_X14Y62         FDRE (Hold_fdre_C_D)         0.120     0.022    u_top_vga/u_draw_player_ctl/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.231ns (30.236%)  route 0.533ns (69.764%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.254    -0.226    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.181 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.151    -0.030    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.128     0.143    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -0.861    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[4]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.099    
    SLICE_X14Y64         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    u_top_vga/u_draw_player_ctl/xpos_player_reg[4]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.231ns (30.236%)  route 0.533ns (69.764%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.254    -0.226    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.181 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.151    -0.030    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.128     0.143    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -0.861    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[5]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.099    
    SLICE_X14Y64         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    u_top_vga/u_draw_player_ctl/xpos_player_reg[5]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.231ns (30.236%)  route 0.533ns (69.764%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.254    -0.226    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.181 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.151    -0.030    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.128     0.143    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -0.861    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[6]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.099    
    SLICE_X14Y64         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    u_top_vga/u_draw_player_ctl/xpos_player_reg[6]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.231ns (30.236%)  route 0.533ns (69.764%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.254    -0.226    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.181 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.151    -0.030    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.128     0.143    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -0.861    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y64         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[7]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.099    
    SLICE_X14Y64         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    u_top_vga/u_draw_player_ctl/xpos_player_reg[7]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.143    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (30.010%)  route 0.539ns (69.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.254    -0.226    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.181 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.151    -0.030    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.134     0.148    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -0.861    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[0]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.099    
    SLICE_X14Y63         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    u_top_vga/u_draw_player_ctl/xpos_player_reg[0]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (30.010%)  route 0.539ns (69.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.254    -0.226    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.181 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.151    -0.030    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.134     0.148    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -0.861    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[1]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.099    
    SLICE_X14Y63         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    u_top_vga/u_draw_player_ctl/xpos_player_reg[1]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (30.010%)  route 0.539ns (69.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.254    -0.226    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.181 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.151    -0.030    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.134     0.148    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -0.861    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[2]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.099    
    SLICE_X14Y63         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    u_top_vga/u_draw_player_ctl/xpos_player_reg[2]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_top_vga/u_mouse_ctl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.231ns (30.010%)  route 0.539ns (69.990%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.560    -0.621    u_top_vga/u_mouse_ctl/CLK
    SLICE_X15Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  u_top_vga/u_mouse_ctl/left_reg/Q
                         net (fo=5, routed)           0.254    -0.226    u_top_vga/u_draw_player_ctl/left
    SLICE_X13Y62         LUT5 (Prop_lut5_I2_O)        0.045    -0.181 f  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4/O
                         net (fo=1, routed)           0.151    -0.030    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_4_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.015 r  u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1/O
                         net (fo=12, routed)          0.134     0.148    u_top_vga/u_draw_player_ctl/xpos_player[0]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.828    -0.861    u_top_vga/u_draw_player_ctl/clk40MHz
    SLICE_X14Y63         FDRE                                         r  u_top_vga/u_draw_player_ctl/xpos_player_reg[3]/C
                         clock pessimism              0.555    -0.306    
                         clock uncertainty            0.207    -0.099    
    SLICE_X14Y63         FDRE (Hold_fdre_C_CE)       -0.016    -0.115    u_top_vga/u_draw_player_ctl/xpos_player_reg[3]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.263    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.313ns  (logic 3.978ns (47.855%)  route 4.335ns (52.145%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           4.335     3.829    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     7.351 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.351    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 3.975ns (48.150%)  route 4.280ns (51.850%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.550    -0.962    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.506 f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           4.280     3.774    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     7.293 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.293    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 0.965ns (35.116%)  route 1.783ns (64.884%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.783     1.301    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.125 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.125    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.767ns  (logic 0.965ns (34.880%)  route 1.802ns (65.120%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.558    -0.623    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y62         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           1.802     1.319    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.143 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.143    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.191    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.666    11.654    pclk40
    OLOGIC_X1Y93         ODDR                                         f  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.966ns  (logic 4.097ns (58.821%)  route 2.868ns (41.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.566    -0.946    u_top_vga/u_draw_player/clk40MHz
    SLICE_X28Y46         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.419    -0.527 r  u_top_vga/u_draw_player/vga_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.868     2.342    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.678     6.020 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.020    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 3.953ns (57.929%)  route 2.870ns (42.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.566    -0.946    u_top_vga/u_draw_player/clk40MHz
    SLICE_X28Y46         FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.490 r  u_top_vga/u_draw_player/vga_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.870     2.381    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.877 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.877    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.492ns  (logic 3.980ns (61.307%)  route 2.512ns (38.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.558    -0.954    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y52          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[10]/Q
                         net (fo=1, routed)           2.512     2.014    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.538 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.538    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.356ns  (logic 4.020ns (63.250%)  route 2.336ns (36.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.624    -0.888    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           2.336     1.966    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502     5.469 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.469    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.338ns  (logic 4.013ns (63.325%)  route 2.324ns (36.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.624    -0.888    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           2.324     1.954    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495     5.450 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.450    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 4.037ns (63.753%)  route 2.295ns (36.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.624    -0.888    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           2.295     1.925    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     5.444 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.444    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.278ns  (logic 4.021ns (64.059%)  route 2.256ns (35.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.624    -0.888    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    -0.370 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           2.256     1.886    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.503     5.390 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.390    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 3.977ns (62.757%)  route 2.360ns (37.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.558    -0.954    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[4]/Q
                         net (fo=1, routed)           2.360     1.862    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521     5.383 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.383    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.985ns (63.138%)  route 2.327ns (36.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.608    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.558    -0.954    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           2.327     1.829    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.358 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.358    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk40_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.585    -0.596    pclk40
    OLOGIC_X1Y93         ODDR                                         r  pclk40_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk40_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.395ns (78.794%)  route 0.376ns (21.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           0.376    -0.050    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.182 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.182    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.371ns (73.426%)  route 0.496ns (26.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           0.496     0.071    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.207     1.277 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.277    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.390ns (72.984%)  route 0.514ns (27.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           0.514     0.089    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.315 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.315    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.361ns (69.839%)  route 0.588ns (30.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.565    -0.616    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y52          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[9]/Q
                         net (fo=1, routed)           0.588     0.113    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.333 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.333    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.389ns (71.799%)  route 0.545ns (28.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           0.545     0.120    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.345 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.345    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.369ns (70.587%)  route 0.570ns (29.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           0.570     0.145    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.349 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.349    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.361ns (69.383%)  route 0.600ns (30.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/Q
                         net (fo=1, routed)           0.600     0.175    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.372 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.372    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.384ns (70.174%)  route 0.588ns (29.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.592    -0.589    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           0.588     0.163    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.383 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.383    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.371ns (68.291%)  route 0.637ns (31.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.565    -0.616    u_top_vga/u_draw_player/clk40MHz
    SLICE_X9Y50          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[6]/Q
                         net (fo=1, routed)           0.637     0.161    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     1.391 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.391    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.284ns  (logic 1.565ns (21.489%)  route 5.719ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.199     6.640    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.284    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.284ns  (logic 1.565ns (21.489%)  route 5.719ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.199     6.640    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.284    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.284ns  (logic 1.565ns (21.489%)  route 5.719ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.199     6.640    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.284    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.284ns  (logic 1.565ns (21.489%)  route 5.719ns (78.511%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.199     6.640    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.520     7.284    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X39Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.095ns  (logic 1.565ns (22.062%)  route 5.530ns (77.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.199     6.640    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.331     7.095    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.095ns  (logic 1.565ns (22.062%)  route 5.530ns (77.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.199     6.640    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.331     7.095    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.095ns  (logic 1.565ns (22.062%)  route 5.530ns (77.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.199     6.640    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.331     7.095    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.095ns  (logic 1.565ns (22.062%)  route 5.530ns (77.938%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.199     6.640    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X38Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.764 r  u_top_vga/u_mouse_ctl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.331     7.095    u_top_vga/u_mouse_ctl/tx_data[7]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X38Y63         FDRE                                         r  u_top_vga/u_mouse_ctl/tx_data_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.919ns  (logic 1.565ns (22.624%)  route 5.353ns (77.376%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.870     6.311    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X39Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.435 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.484     6.919    u_top_vga/u_mouse_ctl/u_draw_player_ctl/p_0_in
    SLICE_X39Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.430    -1.566    u_top_vga/u_mouse_ctl/CLK
    SLICE_X39Y64         FDRE                                         r  u_top_vga/u_mouse_ctl/write_data_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.825ns  (logic 1.441ns (21.117%)  route 5.384ns (78.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         5.384     6.825    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X43Y61         FDCE                                         f  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         1.434    -1.562    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X43Y61         FDCE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/FSM_onehot_state_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.220ns (13.214%)  route 1.445ns (86.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.445     1.666    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X41Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X41Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_inter_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.217ns (12.602%)  route 1.502ns (87.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.502     1.719    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X41Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.867    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X41Y67         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.794ns  (logic 0.265ns (14.779%)  route 1.529ns (85.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.529     1.749    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.800ns  (logic 0.265ns (14.726%)  route 1.535ns (85.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.535     1.755    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.800    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.265ns (14.241%)  route 1.596ns (85.759%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.596     1.817    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X41Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X41Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.862ns  (logic 0.265ns (14.241%)  route 1.596ns (85.759%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.596     1.817    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X41Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X41Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X41Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.262ns (13.727%)  route 1.644ns (86.273%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.644     1.861    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.906 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.906    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[0]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.262ns (13.719%)  route 1.645ns (86.281%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           1.645     1.862    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.907 r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.907    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count[3]_i_1_n_0
    SLICE_X40Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.822    -0.868    u_top_vga/u_mouse_ctl/Inst_Ps2Interface/CLK
    SLICE_X40Y68         FDRE                                         r  u_top_vga/u_mouse_ctl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.974ns  (logic 0.210ns (10.614%)  route 1.764ns (89.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.764     1.974    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X35Y63         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.823    -0.866    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y63         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.210ns (10.597%)  route 1.768ns (89.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.768     1.977    u_top_vga/u_mouse_ctl/btnC_IBUF
    SLICE_X35Y62         FDCE                                         f  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout1_buf/O
                         net (fo=200, routed)         0.824    -0.865    u_top_vga/u_mouse_ctl/CLK
    SLICE_X35Y62         FDCE                                         r  u_top_vga/u_mouse_ctl/FSM_onehot_state_reg[32]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40MHz_clk_wiz_0

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.580ns  (logic 1.565ns (14.794%)  route 9.015ns (85.206%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          4.111    10.580    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y25         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.433    -1.562    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y25         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 1.565ns (15.020%)  route 8.856ns (84.980%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.952    10.421    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y22         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.436    -1.559    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y22         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.421ns  (logic 1.565ns (15.020%)  route 8.856ns (84.980%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.952    10.421    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y22         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.436    -1.559    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y22         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.952ns  (logic 1.565ns (15.728%)  route 8.387ns (84.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.483     9.952    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X15Y19         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.439    -1.556    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X15Y19         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[5]_rep__0/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.476ns  (logic 1.565ns (16.519%)  route 7.910ns (83.481%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          3.007     9.476    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X29Y19         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.436    -1.559    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X29Y19         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[2]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.387ns  (logic 1.565ns (16.675%)  route 7.822ns (83.325%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.918     9.387    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X28Y26         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.432    -1.563    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y26         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.322ns  (logic 1.565ns (16.792%)  route 7.756ns (83.208%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.853     9.322    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X29Y21         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.435    -1.560    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X29Y21         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[4]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.046ns  (logic 1.565ns (17.304%)  route 7.481ns (82.696%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.577     9.046    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X28Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.432    -1.563    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X28Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.005ns  (logic 1.565ns (17.382%)  route 7.440ns (82.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.536     9.005    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X30Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.430    -1.565    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X30Y23         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[3]_rep__1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.990ns  (logic 1.565ns (17.411%)  route 7.425ns (82.589%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         4.904     6.345    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X42Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.469 r  u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1/O
                         net (fo=36, routed)          2.521     8.990    u_top_vga/u_vga_timing/vga_out\\.vcount[10]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    -3.086    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         1.430    -1.565    u_top_vga/u_vga_timing/clk40MHz
    SLICE_X38Y26         FDRE                                         r  u_top_vga/u_vga_timing/vga_out\\.vcount_reg[1]_rep__4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.067%)  route 0.835ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.835     1.044    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.863    -0.827    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.067%)  route 0.835ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.835     1.044    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.863    -0.827    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[11]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.067%)  route 0.835ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.835     1.044    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.863    -0.827    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.067%)  route 0.835ns (79.933%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         0.835     1.044    u_top_vga/u_draw_player/btnC_IBUF
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.863    -0.827    u_top_vga/u_draw_player/clk40MHz
    SLICE_X6Y51          FDRE                                         r  u_top_vga/u_draw_player/vga_out\\.rgb_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_rect_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.210ns (17.235%)  route 1.006ns (82.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.006     1.216    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y58          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.860    -0.829    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X6Y58          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_rect_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.210ns (17.235%)  route 1.006ns (82.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.006     1.216    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y58          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.860    -0.829    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X6Y58          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_rect_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.210ns (17.235%)  route 1.006ns (82.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.006     1.216    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y58          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.860    -0.829    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X6Y58          FDRE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/ypos_rect_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.210ns (17.235%)  route 1.006ns (82.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.006     1.216    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y58          FDSE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.860    -0.829    u_top_vga/u_draw_rect_ctl/clk40MHz
    SLICE_X6Y58          FDSE                                         r  u_top_vga/u_draw_rect_ctl/ypos_rect_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.047%)  route 1.020ns (82.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.020     1.229    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X8Y55          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.833    -0.856    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X8Y55          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.210ns (17.047%)  route 1.020ns (82.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=198, routed)         1.020     1.229    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X8Y55          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u_clk/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk/inst/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk/inst/clkout2_buf/O
                         net (fo=194, routed)         0.833    -0.856    u_top_vga/u_draw_bg/clk40MHz
    SLICE_X8Y55          FDRE                                         r  u_top_vga/u_draw_bg/vga_out\\.vcount_reg[1]/C





