#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-462-gfbd69e1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f854bd024f0 .scope module, "Mux5Bit2to1test" "Mux5Bit2to1test" 2 1;
 .timescale 0 0;
v0x7f854bd1c370_0 .var "Clk", 0 0;
v0x7f854bd1c430_0 .net "ReadData1", 31 0, L_0x7f854bd1cb60;  1 drivers
v0x7f854bd1c4c0_0 .net "ReadData2", 31 0, L_0x7f854bd1ce50;  1 drivers
v0x7f854bd1c570_0 .var "ReadRegister1", 4 0;
v0x7f854bd1c620_0 .var "ReadRegister2", 4 0;
v0x7f854bd1c6f0_0 .var "RegWrite", 0 0;
v0x7f854bd1c7a0_0 .var "WriteData", 31 0;
v0x7f854bd1c850_0 .var "WriteRegister", 4 0;
S_0x7f854bd00040 .scope module, "test" "RegisterFile" 2 50, 3 1 0, S_0x7f854bd024f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadRegister1"
    .port_info 1 /INPUT 5 "ReadRegister2"
    .port_info 2 /INPUT 5 "WriteRegister"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "RegWrite"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "ReadData1"
    .port_info 7 /OUTPUT 32 "ReadData2"
L_0x7f854bd1cb60 .functor BUFZ 32, L_0x7f854bd1c900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f854bd1ce50 .functor BUFZ 32, L_0x7f854bd1cc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f854bd00270_0 .net "Clk", 0 0, v0x7f854bd1c370_0;  1 drivers
v0x7f854bd1b8e0_0 .net "ReadData1", 31 0, L_0x7f854bd1cb60;  alias, 1 drivers
v0x7f854bd1b980_0 .net "ReadData2", 31 0, L_0x7f854bd1ce50;  alias, 1 drivers
v0x7f854bd1ba30_0 .net "ReadRegister1", 4 0, v0x7f854bd1c570_0;  1 drivers
v0x7f854bd1bae0_0 .net "ReadRegister2", 4 0, v0x7f854bd1c620_0;  1 drivers
v0x7f854bd1bbd0 .array "RegFile", 31 0, 31 0;
v0x7f854bd1bc70_0 .net "RegWrite", 0 0, v0x7f854bd1c6f0_0;  1 drivers
v0x7f854bd1bd10_0 .net "WriteData", 31 0, v0x7f854bd1c7a0_0;  1 drivers
v0x7f854bd1bdc0_0 .net "WriteRegister", 4 0, v0x7f854bd1c850_0;  1 drivers
v0x7f854bd1bed0_0 .net *"_s0", 31 0, L_0x7f854bd1c900;  1 drivers
v0x7f854bd1bf80_0 .net *"_s10", 6 0, L_0x7f854bd1ccf0;  1 drivers
L_0x106083050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f854bd1c030_0 .net *"_s13", 1 0, L_0x106083050;  1 drivers
v0x7f854bd1c0e0_0 .net *"_s2", 6 0, L_0x7f854bd1c9e0;  1 drivers
L_0x106083008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f854bd1c190_0 .net *"_s5", 1 0, L_0x106083008;  1 drivers
v0x7f854bd1c240_0 .net *"_s8", 31 0, L_0x7f854bd1cc50;  1 drivers
E_0x7f854bd00c30 .event posedge, v0x7f854bd00270_0;
L_0x7f854bd1c900 .array/port v0x7f854bd1bbd0, L_0x7f854bd1c9e0;
L_0x7f854bd1c9e0 .concat [ 5 2 0 0], v0x7f854bd1c570_0, L_0x106083008;
L_0x7f854bd1cc50 .array/port v0x7f854bd1bbd0, L_0x7f854bd1ccf0;
L_0x7f854bd1ccf0 .concat [ 5 2 0 0], v0x7f854bd1c620_0, L_0x106083050;
    .scope S_0x7f854bd00040;
T_0 ;
    %wait E_0x7f854bd00c30;
    %load/vec4 v0x7f854bd1bc70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f854bd1bd10_0;
    %load/vec4 v0x7f854bd1bdc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f854bd1bbd0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f854bd024f0;
T_1 ;
    %vpi_call 2 13 "$dumpfile", "wave" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f854bd00040 {0 0 0};
    %vpi_call 2 16 "$display", "time\011ReadRegister1\011ReadRegister2\011WriteRegister\011WriteData\011RegWrite\011Clk\011ReadData1\011ReadData2" {0 0 0};
    %vpi_call 2 17 "$monitor", "%g\011%b\011%b\011%b\011%b\011%b\011%b\011%b\011%b", $time, v0x7f854bd1c570_0, v0x7f854bd1c620_0, v0x7f854bd1c850_0, v0x7f854bd1c7a0_0, v0x7f854bd1c6f0_0, v0x7f854bd1c370_0, v0x7f854bd1c430_0, v0x7f854bd1c4c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f854bd1c370_0, 0, 1;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x7f854bd1c570_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x7f854bd1c620_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x7f854bd1c850_0, 0, 5;
    %pushi/vec4 2147483775, 0, 32;
    %store/vec4 v0x7f854bd1c7a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f854bd1c6f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x7f854bd1c570_0, 0, 5;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x7f854bd1c620_0, 0, 5;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x7f854bd1c850_0, 0, 5;
    %pushi/vec4 2147483775, 0, 32;
    %store/vec4 v0x7f854bd1c7a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f854bd1c6f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f854bd024f0;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0x7f854bd1c370_0;
    %inv;
    %store/vec4 v0x7f854bd1c370_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFile_tb.v";
    "RegisterFile.v";
