Compile Report
Microsemi Corporation - Microsemi Libero Software Release v11.7 (Version 11.7.0.119)
Date: Fri Mar 04 13:33:33 2016

Device Selection
+--------------------------------+----------------+
| Family                         | SmartFusion2   |
| Device                         | M2S150         |
| Package                        | 1152 FC        |
| Speed Grade                    | STD            |
| Temp                           | 0:25:85        |
| Voltage                        | 1.26:1.20:1.14 |
| Core Voltage                   | 1.2V           |
| Ramp Rate                      | 100ms Minimum  |
| System Controller Suspend Mode | No             |
| PLL Supply Voltage             | 2.5V           |
| Default I/O technology         | LVCMOS 3.3V    |
| Restrict Probe Pins            | Yes            |
| Restrict SPI Pins              | No             |
+--------------------------------+----------------+

Source Files
+---------+---------------------------------------------------------------------------------------+
| Topcell | TDR                                                                                   |
| Format  | EDIF                                                                                  |
| Source  | D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\TDR.edn        |
| Source  | D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\constraint\fp\TDR.fp.pdc |
+---------+---------------------------------------------------------------------------------------+

Options
+---------------------------------------------------------+-------+
| Merge User SDC file(s) with Existing Timing Constraints | true  |
| Abort Compile if errors are found in PDC file(s)        | true  |
| Enable Single Event Transient mitigation                | false |
| Enable Design Separation Methodology                    | false |
| Limit the number of high fanout nets to display to      | 10    |
+---------------------------------------------------------+-------+

Resource Usage
+---------------------------+------+--------+------------+
| Type                      | Used | Total  | Percentage |
+---------------------------+------+--------+------------+
| 4LUT                      | 169  | 146124 | 0.12       |
| DFF                       | 119  | 146124 | 0.08       |
| I/O Register              | 0    | 1716   | 0.00       |
| User I/O                  | 147  | 572    | 25.70      |
| -- Single-ended I/O       | 147  | 572    | 25.70      |
| -- Differential I/O Pairs | 0    | 286    | 0.00       |
| RAM64x18                  | 0    | 240    | 0.00       |
| RAM1K18                   | 0    | 236    | 0.00       |
| MACC                      | 0    | 240    | 0.00       |
| Chip Globals              | 1    | 16     | 6.25       |
| CCC                       | 0    | 8      | 0.00       |
| RCOSC_25_50MHZ            | 0    | 1      | 0.00       |
| RCOSC_1MHZ                | 0    | 1      | 0.00       |
| XTLOSC                    | 0    | 1      | 0.00       |
| FDDR                      | 0    | 1      | 0.00       |
| MSS                       | 0    | 1      | 0.00       |
+---------------------------+------+--------+------------+

Detailed Logic Resource Usage
+--------------------------+------+-----+
| Type                     | 4LUT | DFF |
+--------------------------+------+-----+
| Fabric Logic             | 169  | 119 |
| RAM64x18 Interface Logic | 0    | 0   |
| RAM1K18 Interface Logic  | 0    | 0   |
| MACC Interface Logic     | 0    | 0   |
| Total Used               | 169  | 119 |
+--------------------------+------+-----+

Detailed Carry Chains Resource Usage
+--------+------+
| Length | Used |
| 16     | 2    |
| Total  | 2    |
+--------+------+

I/O Function
+-------------------------------+--------------+-------------+-----------------+
| Type                          | w/o register | w/ register | w/ DDR register |
+-------------------------------+--------------+-------------+-----------------+
| Input I/O                     | 11           | 0           | 0               |
| Output I/O                    | 136          | 0           | 0               |
| Bidirectional I/O             | 0            | 0           | 0               |
| Differential Input I/O Pairs  | 0            | 0           | 0               |
| Differential Output I/O Pairs | 0            | 0           | 0               |
+-------------------------------+--------------+-------------+-----------------+

I/O Technology
+--------------+--------+------+-------+--------+---------------+
| I/O Standard | Vddi   | Vref | Input | Output | Bidirectional |
+--------------+--------+------+-------+--------+---------------+
| LVCMOS33     |  3.30v |  N/A |  11   |  136   |  0            |
+--------------+--------+------+-------+--------+---------------+

I/O Placement
+----------+-------+------------+
| Type     | Count | Percentage |
+----------+-------+------------+
| Locked   |  0    | 0.00%      |
| Placed   |  0    | 0.00%      |
| UnPlaced |  147  | 100.00%    |
+----------+-------+------------+

Nets assigned to chip global resources
+--------+---------+----------------------------------+
| Fanout | Type    | Name                             |
+--------+---------+----------------------------------+
| 119    | INT_NET | Net   : clk_c                    |
|        |         | Driver: clk_ibuf_RNIVTI2/U0_RGB1 |
|        |         | Source: NETLIST                  |
+--------+---------+----------------------------------+

Nets assigned to row global resources
+--------+------+------+
| Fanout | Type | Name |
+--------+------+------+
+--------+------+------+

High fanout nets
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 82     | INT_NET | Net   : Core_sb_0_POWER_ON_RESET_N                         |
|        |         | Driver: Core_sb_0/SYSRESET_POR                             |
| 16     | INT_NET | Net   : DACController_0/un2_sclock_counter_i_0_i           |
|        |         | Driver: DACController_0/un2_sclock_counterlto14_RNILM26    |
| 16     | INT_NET | Net   : BiasController_0/un2_sclock_counter_i_0_i          |
|        |         | Driver: BiasController_0/un2_sclock_counterlto14_0_RNIMUUD |
| 8      | INT_NET | Net   : JTAG_3.next_TAP_state[8]                           |
|        |         | Driver: JTAG_0/next_TAP_state[8]                           |
| 8      | INT_NET | Net   : ren_c                                              |
|        |         | Driver: ren_ibuf                                           |
| 6      | INT_NET | Net   : JTAG_0/N_3970                                      |
|        |         | Driver: JTAG_0/un14_o2[2]                                  |
| 6      | INT_NET | Net   : JTAG_2/N_3555                                      |
|        |         | Driver: JTAG_2/un14_o2[2]                                  |
| 6      | INT_NET | Net   : JTAG_3/N_3376                                      |
|        |         | Driver: JTAG_3/un14_o2[2]                                  |
| 6      | INT_NET | Net   : JTAG_1/N_3752                                      |
|        |         | Driver: JTAG_1/un14_o2[2]                                  |
| 5      | INT_NET | Net   : SClock_1_c                                         |
|        |         | Driver: BiasController_0/sclockv                           |
+--------+---------+------------------------------------------------------------+

High fanout nets (through buffer trees)
+--------+---------+------------------------------------------------------------+
| Fanout | Type    | Name                                                       |
+--------+---------+------------------------------------------------------------+
| 82     | INT_NET | Net   : Core_sb_0_POWER_ON_RESET_N                         |
|        |         | Driver: Core_sb_0/SYSRESET_POR                             |
| 16     | INT_NET | Net   : DACController_0/un2_sclock_counter_i_0_i           |
|        |         | Driver: DACController_0/un2_sclock_counterlto14_RNILM26    |
| 16     | INT_NET | Net   : BiasController_0/un2_sclock_counter_i_0_i          |
|        |         | Driver: BiasController_0/un2_sclock_counterlto14_0_RNIMUUD |
| 8      | INT_NET | Net   : JTAG_3.next_TAP_state[8]                           |
|        |         | Driver: JTAG_0/next_TAP_state[8]                           |
| 8      | INT_NET | Net   : ren_c                                              |
|        |         | Driver: ren_ibuf                                           |
| 6      | INT_NET | Net   : JTAG_0/N_3970                                      |
|        |         | Driver: JTAG_0/un14_o2[2]                                  |
| 6      | INT_NET | Net   : JTAG_2/N_3555                                      |
|        |         | Driver: JTAG_2/un14_o2[2]                                  |
| 6      | INT_NET | Net   : JTAG_3/N_3376                                      |
|        |         | Driver: JTAG_3/un14_o2[2]                                  |
| 6      | INT_NET | Net   : JTAG_1/N_3752                                      |
|        |         | Driver: JTAG_1/un14_o2[2]                                  |
| 5      | INT_NET | Net   : SClock_1_c                                         |
|        |         | Driver: BiasController_0/sclockv                           |
+--------+---------+------------------------------------------------------------+

