$date
	Wed Sep 11 18:36:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfAdder_tb $end
$var wire 1 ! sum_st $end
$var wire 1 " sum_df $end
$var wire 1 # sum_bh $end
$var wire 1 $ carry_st $end
$var wire 1 % carry_df $end
$var wire 1 & carry_bh $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module hf_bh $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var reg 1 & carry $end
$var reg 1 # sum $end
$upscope $end
$scope module hf_df $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 % carry $end
$var wire 1 " sum $end
$upscope $end
$scope module hf_st $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ! sum $end
$var wire 1 $ carry $end
$scope module and1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 $ c $end
$upscope $end
$scope module xor1 $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1#
1"
1!
1(
#10
0(
1'
#15
1&
0#
0"
1%
1$
0!
1(
#20
