#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001ebbd76be60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ebbd76bff0 .scope module, "tb" "tb" 3 50;
 .timescale -12 -12;
L_000001ebbd7ac6f0 .functor NOT 1, L_000001ebbd82e480, C4<0>, C4<0>, C4<0>;
L_000001ebbd830060 .functor XOR 2, L_000001ebbd82d940, L_000001ebbd82f4c0, C4<00>, C4<00>;
L_000001ebbd82fff0 .functor XOR 2, L_000001ebbd830060, L_000001ebbd82e2a0, C4<00>, C4<00>;
v000001ebbd82e520_0 .net "Y1_dut", 0 0, L_000001ebbd82fe30;  1 drivers
v000001ebbd82f600_0 .net "Y1_ref", 0 0, L_000001ebbd7ac840;  1 drivers
v000001ebbd82f1a0_0 .net "Y3_dut", 0 0, L_000001ebbd830370;  1 drivers
v000001ebbd82f240_0 .net "Y3_ref", 0 0, L_000001ebbd7b9eb0;  1 drivers
v000001ebbd82ed40_0 .net *"_ivl_10", 1 0, L_000001ebbd82e2a0;  1 drivers
v000001ebbd82ef20_0 .net *"_ivl_12", 1 0, L_000001ebbd82fff0;  1 drivers
v000001ebbd82eac0_0 .net *"_ivl_2", 1 0, L_000001ebbd82e980;  1 drivers
v000001ebbd82d800_0 .net *"_ivl_4", 1 0, L_000001ebbd82d940;  1 drivers
v000001ebbd82f2e0_0 .net *"_ivl_6", 1 0, L_000001ebbd82f4c0;  1 drivers
v000001ebbd82e0c0_0 .net *"_ivl_8", 1 0, L_000001ebbd830060;  1 drivers
v000001ebbd82ec00_0 .var "clk", 0 0;
v000001ebbd82efc0_0 .var/2u "stats1", 223 0;
v000001ebbd82ede0_0 .var/2u "strobe", 0 0;
v000001ebbd82f420_0 .net "tb_match", 0 0, L_000001ebbd82e480;  1 drivers
v000001ebbd82e3e0_0 .net "tb_mismatch", 0 0, L_000001ebbd7ac6f0;  1 drivers
v000001ebbd82d9e0_0 .net "w", 0 0, v000001ebbd7d0440_0;  1 drivers
v000001ebbd82dda0_0 .net "y", 5 0, v000001ebbd7d0800_0;  1 drivers
L_000001ebbd82e980 .concat [ 1 1 0 0], L_000001ebbd7b9eb0, L_000001ebbd7ac840;
L_000001ebbd82d940 .concat [ 1 1 0 0], L_000001ebbd7b9eb0, L_000001ebbd7ac840;
L_000001ebbd82f4c0 .concat [ 1 1 0 0], L_000001ebbd830370, L_000001ebbd82fe30;
L_000001ebbd82e2a0 .concat [ 1 1 0 0], L_000001ebbd7b9eb0, L_000001ebbd7ac840;
L_000001ebbd82e480 .cmp/eeq 2, L_000001ebbd82e980, L_000001ebbd82fff0;
S_000001ebbd7b3ff0 .scope module, "good1" "RefModule" 3 95, 4 2 0, S_000001ebbd76bff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_000001ebbd7ac840 .functor AND 1, L_000001ebbd82e5c0, v000001ebbd7d0440_0, C4<1>, C4<1>;
L_000001ebbd7ac300 .functor OR 1, L_000001ebbd82f560, L_000001ebbd82dbc0, C4<0>, C4<0>;
L_000001ebbd7ac370 .functor OR 1, L_000001ebbd7ac300, L_000001ebbd82e7a0, C4<0>, C4<0>;
L_000001ebbd7ac3e0 .functor OR 1, L_000001ebbd7ac370, L_000001ebbd82dee0, C4<0>, C4<0>;
L_000001ebbd7ac450 .functor NOT 1, v000001ebbd7d0440_0, C4<0>, C4<0>, C4<0>;
L_000001ebbd7b9eb0 .functor AND 1, L_000001ebbd7ac3e0, L_000001ebbd7ac450, C4<1>, C4<1>;
v000001ebbd7cf7c0_0 .net "Y1", 0 0, L_000001ebbd7ac840;  alias, 1 drivers
v000001ebbd7cfc20_0 .net "Y3", 0 0, L_000001ebbd7b9eb0;  alias, 1 drivers
v000001ebbd7d01c0_0 .net *"_ivl_1", 0 0, L_000001ebbd82e5c0;  1 drivers
v000001ebbd7d0260_0 .net *"_ivl_11", 0 0, L_000001ebbd82e7a0;  1 drivers
v000001ebbd7d0e40_0 .net *"_ivl_12", 0 0, L_000001ebbd7ac370;  1 drivers
v000001ebbd7d0080_0 .net *"_ivl_15", 0 0, L_000001ebbd82dee0;  1 drivers
v000001ebbd7d0580_0 .net *"_ivl_16", 0 0, L_000001ebbd7ac3e0;  1 drivers
v000001ebbd7cf680_0 .net *"_ivl_18", 0 0, L_000001ebbd7ac450;  1 drivers
v000001ebbd7cf860_0 .net *"_ivl_5", 0 0, L_000001ebbd82f560;  1 drivers
v000001ebbd7cfcc0_0 .net *"_ivl_7", 0 0, L_000001ebbd82dbc0;  1 drivers
v000001ebbd7d03a0_0 .net *"_ivl_8", 0 0, L_000001ebbd7ac300;  1 drivers
v000001ebbd7d0c60_0 .net "w", 0 0, v000001ebbd7d0440_0;  alias, 1 drivers
v000001ebbd7cf040_0 .net "y", 5 0, v000001ebbd7d0800_0;  alias, 1 drivers
L_000001ebbd82e5c0 .part v000001ebbd7d0800_0, 0, 1;
L_000001ebbd82f560 .part v000001ebbd7d0800_0, 1, 1;
L_000001ebbd82dbc0 .part v000001ebbd7d0800_0, 2, 1;
L_000001ebbd82e7a0 .part v000001ebbd7d0800_0, 4, 1;
L_000001ebbd82dee0 .part v000001ebbd7d0800_0, 5, 1;
S_000001ebbd7b4180 .scope module, "stim1" "stimulus_gen" 3 90, 3 6 0, S_000001ebbd76bff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v000001ebbd7cfae0_0 .net "clk", 0 0, v000001ebbd82ec00_0;  1 drivers
v000001ebbd7d0d00_0 .var/2s "errored1", 31 0;
v000001ebbd7cf5e0_0 .var/2s "onehot_error", 31 0;
v000001ebbd7d09e0_0 .net "tb_match", 0 0, L_000001ebbd82e480;  alias, 1 drivers
v000001ebbd7cfd60_0 .var/2s "temp", 31 0;
v000001ebbd7d0440_0 .var "w", 0 0;
v000001ebbd7d0800_0 .var "y", 5 0;
E_000001ebbd7cd040/0 .event negedge, v000001ebbd7cfae0_0;
E_000001ebbd7cd040/1 .event posedge, v000001ebbd7cfae0_0;
E_000001ebbd7cd040 .event/or E_000001ebbd7cd040/0, E_000001ebbd7cd040/1;
S_000001ebbd76cca0 .scope module, "top_module1" "TopModule" 3 101, 5 3 0, S_000001ebbd76bff0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_000001ebbd7bdb10 .functor NOT 1, v000001ebbd7d0440_0, C4<0>, C4<0>, C4<0>;
L_000001ebbd830610 .functor AND 1, L_000001ebbd82e8e0, L_000001ebbd7bdb10, C4<1>, C4<1>;
L_000001ebbd830530 .functor AND 1, L_000001ebbd82eca0, v000001ebbd7d0440_0, C4<1>, C4<1>;
L_000001ebbd8303e0 .functor OR 1, L_000001ebbd830610, L_000001ebbd830530, C4<0>, C4<0>;
L_000001ebbd830450 .functor AND 1, L_000001ebbd82e840, v000001ebbd7d0440_0, C4<1>, C4<1>;
L_000001ebbd82fe30 .functor OR 1, L_000001ebbd8303e0, L_000001ebbd830450, C4<0>, C4<0>;
L_000001ebbd82fa40 .functor NOT 1, L_000001ebbd82e660, C4<0>, C4<0>, C4<0>;
L_000001ebbd8304c0 .functor NOT 1, v000001ebbd7d0440_0, C4<0>, C4<0>, C4<0>;
L_000001ebbd8301b0 .functor AND 1, L_000001ebbd82fa40, L_000001ebbd8304c0, C4<1>, C4<1>;
L_000001ebbd82fc70 .functor AND 1, L_000001ebbd82f380, v000001ebbd7d0440_0, C4<1>, C4<1>;
L_000001ebbd830220 .functor OR 1, L_000001ebbd8301b0, L_000001ebbd82fc70, C4<0>, C4<0>;
L_000001ebbd8305a0 .functor NOT 1, v000001ebbd7d0440_0, C4<0>, C4<0>, C4<0>;
L_000001ebbd82fea0 .functor AND 1, L_000001ebbd82ea20, L_000001ebbd8305a0, C4<1>, C4<1>;
L_000001ebbd830680 .functor OR 1, L_000001ebbd830220, L_000001ebbd82fea0, C4<0>, C4<0>;
L_000001ebbd82ff10 .functor NOT 1, v000001ebbd7d0440_0, C4<0>, C4<0>, C4<0>;
L_000001ebbd82fab0 .functor AND 1, L_000001ebbd82dc60, L_000001ebbd82ff10, C4<1>, C4<1>;
L_000001ebbd830370 .functor OR 1, L_000001ebbd830680, L_000001ebbd82fab0, C4<0>, C4<0>;
v000001ebbd7cf900_0 .net "Y1", 0 0, L_000001ebbd82fe30;  alias, 1 drivers
v000001ebbd7cf0e0_0 .net "Y3", 0 0, L_000001ebbd830370;  alias, 1 drivers
v000001ebbd7d0da0_0 .net *"_ivl_1", 0 0, L_000001ebbd82e8e0;  1 drivers
v000001ebbd7cf9a0_0 .net *"_ivl_10", 0 0, L_000001ebbd8303e0;  1 drivers
v000001ebbd7d0940_0 .net *"_ivl_13", 0 0, L_000001ebbd82e840;  1 drivers
v000001ebbd7cf400_0 .net *"_ivl_14", 0 0, L_000001ebbd830450;  1 drivers
v000001ebbd7cfe00_0 .net *"_ivl_19", 0 0, L_000001ebbd82e660;  1 drivers
v000001ebbd7d0a80_0 .net *"_ivl_2", 0 0, L_000001ebbd7bdb10;  1 drivers
v000001ebbd7cffe0_0 .net *"_ivl_20", 0 0, L_000001ebbd82fa40;  1 drivers
v000001ebbd7d0120_0 .net *"_ivl_22", 0 0, L_000001ebbd8304c0;  1 drivers
v000001ebbd7cf180_0 .net *"_ivl_24", 0 0, L_000001ebbd8301b0;  1 drivers
v000001ebbd7cfa40_0 .net *"_ivl_27", 0 0, L_000001ebbd82f380;  1 drivers
v000001ebbd7d0b20_0 .net *"_ivl_28", 0 0, L_000001ebbd82fc70;  1 drivers
v000001ebbd7cfea0_0 .net *"_ivl_30", 0 0, L_000001ebbd830220;  1 drivers
v000001ebbd7cf540_0 .net *"_ivl_33", 0 0, L_000001ebbd82ea20;  1 drivers
v000001ebbd7cff40_0 .net *"_ivl_34", 0 0, L_000001ebbd8305a0;  1 drivers
v000001ebbd7cf220_0 .net *"_ivl_36", 0 0, L_000001ebbd82fea0;  1 drivers
v000001ebbd7d0300_0 .net *"_ivl_38", 0 0, L_000001ebbd830680;  1 drivers
v000001ebbd7d04e0_0 .net *"_ivl_4", 0 0, L_000001ebbd830610;  1 drivers
v000001ebbd7cf2c0_0 .net *"_ivl_41", 0 0, L_000001ebbd82dc60;  1 drivers
v000001ebbd7cf360_0 .net *"_ivl_42", 0 0, L_000001ebbd82ff10;  1 drivers
v000001ebbd7d0620_0 .net *"_ivl_44", 0 0, L_000001ebbd82fab0;  1 drivers
v000001ebbd7d06c0_0 .net *"_ivl_7", 0 0, L_000001ebbd82eca0;  1 drivers
v000001ebbd82d8a0_0 .net *"_ivl_8", 0 0, L_000001ebbd830530;  1 drivers
v000001ebbd82f060_0 .net "w", 0 0, v000001ebbd7d0440_0;  alias, 1 drivers
v000001ebbd82f100_0 .net "y", 5 0, v000001ebbd7d0800_0;  alias, 1 drivers
L_000001ebbd82e8e0 .part v000001ebbd7d0800_0, 0, 1;
L_000001ebbd82eca0 .part v000001ebbd7d0800_0, 2, 1;
L_000001ebbd82e840 .part v000001ebbd7d0800_0, 4, 1;
L_000001ebbd82e660 .part v000001ebbd7d0800_0, 0, 1;
L_000001ebbd82f380 .part v000001ebbd7d0800_0, 1, 1;
L_000001ebbd82ea20 .part v000001ebbd7d0800_0, 2, 1;
L_000001ebbd82dc60 .part v000001ebbd7d0800_0, 4, 1;
S_000001ebbd76ce30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_000001ebbd76bff0;
 .timescale -12 -12;
E_000001ebbd7cd940 .event edge, v000001ebbd82ede0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001ebbd82ede0_0;
    %nor/r;
    %assign/vec4 v000001ebbd82ede0_0, 0;
    %wait E_000001ebbd7cd940;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ebbd7b4180;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ebbd7d0d00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ebbd7cf5e0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_000001ebbd7b4180;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ebbd7cd040;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 20 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v000001ebbd7d0800_0, 0;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001ebbd7d0440_0, 0;
    %load/vec4 v000001ebbd7d09e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ebbd7cf5e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ebbd7cf5e0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ebbd7d0d00_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ebbd7cd040;
T_2.6 ;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v000001ebbd7cfd60_0, 0, 32;
    %load/vec4 v000001ebbd7cfd60_0;
    %parti/s 2, 4, 4;
    %load/vec4 v000001ebbd7cfd60_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v000001ebbd7cfd60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001ebbd7cfd60_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
    %load/vec4 v000001ebbd7cfd60_0;
    %pad/s 6;
    %assign/vec4 v000001ebbd7d0800_0, 0;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v000001ebbd7d0440_0, 0;
    %load/vec4 v000001ebbd7d09e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ebbd7d0d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ebbd7d0d00_0, 0, 32;
T_2.7 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v000001ebbd7cf5e0_0;
    %nor/r;
    %load/vec4 v000001ebbd7d0d00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %vpi_call/w 3 40 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.9 ;
    %load/vec4 v000001ebbd7cf5e0_0;
    %nor/r;
    %load/vec4 v000001ebbd7d0d00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 43 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.11 ;
    %delay 1, 0;
    %vpi_call/w 3 45 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001ebbd76bff0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ebbd82ec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ebbd82ede0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_000001ebbd76bff0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v000001ebbd82ec00_0;
    %inv;
    %store/vec4 v000001ebbd82ec00_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000001ebbd76bff0;
T_5 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v000001ebbd7cfae0_0, v000001ebbd82e3e0_0, v000001ebbd82dda0_0, v000001ebbd82d9e0_0, v000001ebbd82f600_0, v000001ebbd82e520_0, v000001ebbd82f240_0, v000001ebbd82f1a0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001ebbd76bff0;
T_6 ;
    %load/vec4 v000001ebbd82efc0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", &PV<v000001ebbd82efc0_0, 128, 32>, &PV<v000001ebbd82efc0_0, 96, 32> {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v000001ebbd82efc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", &PV<v000001ebbd82efc0_0, 64, 32>, &PV<v000001ebbd82efc0_0, 32, 32> {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 121 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %vpi_call/w 3 123 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001ebbd82efc0_0, 192, 32>, &PV<v000001ebbd82efc0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 124 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 125 "$display", "Mismatches: %1d in %1d samples", &PV<v000001ebbd82efc0_0, 192, 32>, &PV<v000001ebbd82efc0_0, 0, 32> {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_000001ebbd76bff0;
T_7 ;
    %wait E_000001ebbd7cd040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ebbd82efc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebbd82efc0_0, 4, 32;
    %load/vec4 v000001ebbd82f420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ebbd82efc0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 136 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebbd82efc0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ebbd82efc0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebbd82efc0_0, 4, 32;
T_7.0 ;
    %load/vec4 v000001ebbd82f600_0;
    %load/vec4 v000001ebbd82f600_0;
    %load/vec4 v000001ebbd82e520_0;
    %xor;
    %load/vec4 v000001ebbd82f600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v000001ebbd82efc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebbd82efc0_0, 4, 32;
T_7.6 ;
    %load/vec4 v000001ebbd82efc0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebbd82efc0_0, 4, 32;
T_7.4 ;
    %load/vec4 v000001ebbd82f240_0;
    %load/vec4 v000001ebbd82f240_0;
    %load/vec4 v000001ebbd82f1a0_0;
    %xor;
    %load/vec4 v000001ebbd82f240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v000001ebbd82efc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebbd82efc0_0, 4, 32;
T_7.10 ;
    %load/vec4 v000001ebbd82efc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebbd82efc0_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ebbd76bff0;
T_8 ;
    %delay 1000000, 0;
    %vpi_call/w 3 151 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 152 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob091_2012_q2b_test.sv";
    "dataset_code-complete-iccad2023/Prob091_2012_q2b_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob091_2012_q2b/Prob091_2012_q2b_sample01.sv";
