{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 20:32:17 2022 " "Info: Processing started: Thu Nov 03 20:32:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 128 48 216 144 "clk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "readclk " "Info: Assuming node \"readclk\" is an undefined clock" {  } { { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } } { "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "readclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\] " "Info: Detected ripple clock \"time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]\" as buffer" {  } { { "db/mux_fle.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/mux_fle.tdf" 30 14 0 } } { "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/software_installation/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] register time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\|safe_q\[7\] 460.41 MHz 2.172 ns Internal " "Info: Clock \"clk\" has Internal fmax of 460.41 MHz between source register \"time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]\" and destination register \"time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\|safe_q\[7\]\" (period= 2.172 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.982 ns + Longest register register " "Info: + Longest register to register delay is 0.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X6_Y8_N21 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y8_N21; Fanout = 28; REG Node = 'time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_p3i.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_p3i.tdf" 49 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.746 ns) 0.982 ns time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\|safe_q\[7\] 2 REG LCFF_X6_Y8_N15 2 " "Info: 2: + IC(0.236 ns) + CELL(0.746 ns) = 0.982 ns; Loc. = LCFF_X6_Y8_N15; Fanout = 2; REG Node = 'time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\|safe_q\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_0oj.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_0oj.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 75.97 % ) " "Info: Total cell delay = 0.746 ns ( 75.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.236 ns ( 24.03 % ) " "Info: Total interconnect delay = 0.236 ns ( 24.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "0.982 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] {} } { 0.000ns 0.236ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.006 ns - Smallest " "Info: - Smallest clock skew is -1.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.474 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 128 48 216 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'clk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 128 48 216 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.618 ns) 2.474 ns time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\|safe_q\[7\] 3 REG LCFF_X6_Y8_N15 2 " "Info: 3: + IC(0.659 ns) + CELL(0.618 ns) = 2.474 ns; Loc. = LCFF_X6_Y8_N15; Fanout = 2; REG Node = 'time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\|safe_q\[7\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { clk~clkctrl time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_0oj.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_0oj.tdf" 92 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.50 % ) " "Info: Total cell delay = 1.472 ns ( 59.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.002 ns ( 40.50 % ) " "Info: Total interconnect delay = 1.002 ns ( 40.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.480 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 128 48 216 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.712 ns) 2.556 ns time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\] 2 REG LCFF_X5_Y8_N17 1 " "Info: 2: + IC(0.990 ns) + CELL(0.712 ns) = 2.556 ns; Loc. = LCFF_X5_Y8_N17; Fanout = 1; REG Node = 'time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } } { "db/mux_fle.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/mux_fle.tdf" 30 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.618 ns) 3.480 ns time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] 3 REG LCFF_X6_Y8_N21 28 " "Info: 3: + IC(0.306 ns) + CELL(0.618 ns) = 3.480 ns; Loc. = LCFF_X6_Y8_N21; Fanout = 28; REG Node = 'time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_p3i.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_p3i.tdf" 49 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 62.76 % ) " "Info: Total cell delay = 2.184 ns ( 62.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 37.24 % ) " "Info: Total interconnect delay = 1.296 ns ( 37.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { clk {} clk~combout {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.990ns 0.306ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { clk {} clk~combout {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.990ns 0.306ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_p3i.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_p3i.tdf" 49 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_0oj.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_0oj.tdf" 92 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.982 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "0.982 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] {} } { 0.000ns 0.236ns } { 0.000ns 0.746ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { clk clk~clkctrl time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.474 ns" { clk {} clk~combout {} clk~clkctrl {} time:inst9|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_0oj:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.659ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { clk {} clk~combout {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.990ns 0.306ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "readclk memory memory buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg0 buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|q_b\[0\] 500.0 MHz Internal " "Info: Clock \"readclk\" Internal fmax is restricted to 500.0 MHz between source memory \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination memory \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|q_b\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.0 ns 1.0 ns 2.0 ns " "Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.720 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M512_X16_Y2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y2; Fanout = 8; MEM Node = 'buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.720 ns) 1.720 ns buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|q_b\[0\] 2 MEM M512_X16_Y2 1 " "Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|q_b\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.720 ns ( 100.00 % ) " "Info: Total cell delay = 1.720 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.058 ns - Smallest " "Info: - Smallest clock skew is -0.058 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "readclk destination 2.277 ns + Shortest memory " "Info: + Shortest clock path from clock \"readclk\" to destination memory is 2.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns readclk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'readclk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readclk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns readclk~clkctrl 2 COMB CLKCTRL_G1 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'readclk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { readclk readclk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.413 ns) 2.277 ns buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|q_b\[0\] 3 MEM M512_X16_Y2 1 " "Info: 3: + IC(0.657 ns) + CELL(0.413 ns) = 2.277 ns; Loc. = M512_X16_Y2; Fanout = 1; MEM Node = 'buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|q_b\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 56.08 % ) " "Info: Total cell delay = 1.277 ns ( 56.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 43.92 % ) " "Info: Total interconnect delay = 1.000 ns ( 43.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { readclk readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { readclk {} readclk~combout {} readclk~clkctrl {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "readclk source 2.335 ns - Longest memory " "Info: - Longest clock path from clock \"readclk\" to source memory is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns readclk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'readclk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readclk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns readclk~clkctrl 2 COMB CLKCTRL_G1 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'readclk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { readclk readclk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.471 ns) 2.335 ns buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X16_Y2 8 " "Info: 3: + IC(0.657 ns) + CELL(0.471 ns) = 2.335 ns; Loc. = M512_X16_Y2; Fanout = 8; MEM Node = 'buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.17 % ) " "Info: Total cell delay = 1.335 ns ( 57.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 42.83 % ) " "Info: Total interconnect delay = 1.000 ns ( 42.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { readclk readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { readclk {} readclk~combout {} readclk~clkctrl {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { readclk readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { readclk {} readclk~combout {} readclk~clkctrl {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.413ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { readclk readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { readclk {} readclk~combout {} readclk~clkctrl {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.471ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "1.720 ns" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns } { 0.000ns 1.720ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { readclk readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.277 ns" { readclk {} readclk~combout {} readclk~clkctrl {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.413ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { readclk readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { readclk {} readclk~combout {} readclk~clkctrl {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.471ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|q_b[0] {} } { 0.000ns } { 0.065ns } "" } } { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\] trig\[6\] clk 3.832 ns register " "Info: tsu for register \"time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]\" (data pin = \"trig\[6\]\", clock pin = \"clk\") is 3.832 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.204 ns + Longest pin register " "Info: + Longest pin to register delay is 6.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns trig\[6\] 1 PIN PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 2; PIN Node = 'trig\[6\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { trig[6] } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 160 48 216 176 "trig\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.523 ns) + CELL(0.154 ns) 5.541 ns time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~543 2 COMB LCCOMB_X5_Y8_N4 1 " "Info: 2: + IC(4.523 ns) + CELL(0.154 ns) = 5.541 ns; Loc. = LCCOMB_X5_Y8_N4; Fanout = 1; COMB Node = 'time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~543'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.677 ns" { trig[6] time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~543 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.272 ns) 6.049 ns time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~547 3 COMB LCCOMB_X5_Y8_N16 1 " "Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 6.049 ns; Loc. = LCCOMB_X5_Y8_N16; Fanout = 1; COMB Node = 'time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\|op_1~547'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.508 ns" { time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~543 time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~547 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.204 ns time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\] 4 REG LCFF_X5_Y8_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.204 ns; Loc. = LCFF_X5_Y8_N17; Fanout = 1; REG Node = 'time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~547 time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } } { "db/mux_fle.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/mux_fle.tdf" 30 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.445 ns ( 23.29 % ) " "Info: Total cell delay = 1.445 ns ( 23.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.759 ns ( 76.71 % ) " "Info: Total interconnect delay = 4.759 ns ( 76.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { trig[6] time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~543 time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~547 time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { trig[6] {} trig[6]~combout {} time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~543 {} time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~547 {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} } { 0.000ns 0.000ns 4.523ns 0.236ns 0.000ns } { 0.000ns 0.864ns 0.154ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/mux_fle.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/mux_fle.tdf" 30 14 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.462 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 128 48 216 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.618 ns) 2.462 ns time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\] 2 REG LCFF_X5_Y8_N17 1 " "Info: 2: + IC(0.990 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X5_Y8_N17; Fanout = 1; REG Node = 'time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } } { "db/mux_fle.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/mux_fle.tdf" 30 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.79 % ) " "Info: Total cell delay = 1.472 ns ( 59.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.990 ns ( 40.21 % ) " "Info: Total interconnect delay = 0.990 ns ( 40.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { clk {} clk~combout {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.204 ns" { trig[6] time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~543 time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~547 time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "6.204 ns" { trig[6] {} trig[6]~combout {} time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~543 {} time:inst9|lpm_compare0:inst1|lpm_compare:lpm_compare_component|cmpr_hig:auto_generated|op_1~547 {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} } { 0.000ns 0.000ns 4.523ns 0.236ns 0.000ns } { 0.000ns 0.864ns 0.154ns 0.272ns 0.155ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.462 ns" { clk {} clk~combout {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} } { 0.000ns 0.000ns 0.990ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk timeout time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] 7.494 ns register " "Info: tco from clock \"clk\" to destination pin \"timeout\" through register \"time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]\" is 7.494 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.480 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 128 48 216 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.712 ns) 2.556 ns time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\] 2 REG LCFF_X5_Y8_N17 1 " "Info: 2: + IC(0.990 ns) + CELL(0.712 ns) = 2.556 ns; Loc. = LCFF_X5_Y8_N17; Fanout = 1; REG Node = 'time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\|external_reg\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] } "NODE_NAME" } } { "db/mux_fle.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/mux_fle.tdf" 30 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.618 ns) 3.480 ns time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] 3 REG LCFF_X6_Y8_N21 28 " "Info: 3: + IC(0.306 ns) + CELL(0.618 ns) = 3.480 ns; Loc. = LCFF_X6_Y8_N21; Fanout = 28; REG Node = 'time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_p3i.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_p3i.tdf" 49 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 62.76 % ) " "Info: Total cell delay = 2.184 ns ( 62.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.296 ns ( 37.24 % ) " "Info: Total interconnect delay = 1.296 ns ( 37.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { clk {} clk~combout {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.990ns 0.306ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_p3i.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_p3i.tdf" 49 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.920 ns + Longest register pin " "Info: + Longest register to pin delay is 3.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X6_Y8_N21 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y8_N21; Fanout = 28; REG Node = 'time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_p3i.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_p3i.tdf" 49 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(1.998 ns) 3.920 ns timeout 2 PIN PIN_AB13 0 " "Info: 2: + IC(1.922 ns) + CELL(1.998 ns) = 3.920 ns; Loc. = PIN_AB13; Fanout = 0; PIN Node = 'timeout'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] timeout } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 128 680 856 144 "timeout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 50.97 % ) " "Info: Total cell delay = 1.998 ns ( 50.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.922 ns ( 49.03 % ) " "Info: Total interconnect delay = 1.922 ns ( 49.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] timeout } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} timeout {} } { 0.000ns 1.922ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { clk time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { clk {} clk~combout {} time:inst9|lpm_mux0:inst2|lpm_mux:lpm_mux_component|mux_fle:auto_generated|external_reg[0] {} time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.990ns 0.306ns } { 0.000ns 0.854ns 0.712ns 0.618ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] timeout } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "3.920 ns" { time:inst9|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0] {} timeout {} } { 0.000ns 1.922ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg5 readaddres\[5\] readclk -2.194 ns memory " "Info: th for memory \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg5\" (data pin = \"readaddres\[5\]\", clock pin = \"readclk\") is -2.194 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "readclk destination 2.335 ns + Longest memory " "Info: + Longest clock path from clock \"readclk\" to destination memory is 2.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns readclk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'readclk'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readclk } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns readclk~clkctrl 2 COMB CLKCTRL_G1 14 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 14; COMB Node = 'readclk~clkctrl'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { readclk readclk~clkctrl } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 336 232 400 352 "readclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.471 ns) 2.335 ns buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg5 3 MEM M512_X16_Y2 8 " "Info: 3: + IC(0.657 ns) + CELL(0.471 ns) = 2.335 ns; Loc. = M512_X16_Y2; Fanout = 8; MEM Node = 'buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg5'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.17 % ) " "Info: Total cell delay = 1.335 ns ( 57.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 42.83 % ) " "Info: Total interconnect delay = 1.000 ns ( 42.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { readclk readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { readclk {} readclk~combout {} readclk~clkctrl {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.732 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns readaddres\[5\] 1 PIN PIN_V11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 1; PIN Node = 'readaddres\[5\]'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { readaddres[5] } "NODE_NAME" } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 304 192 360 320 "readaddres\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.776 ns) + CELL(0.129 ns) 4.732 ns buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg5 2 MEM M512_X16_Y2 8 " "Info: 2: + IC(3.776 ns) + CELL(0.129 ns) = 4.732 ns; Loc. = M512_X16_Y2; Fanout = 8; MEM Node = 'buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0~portb_address_reg5'" {  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.905 ns" { readaddres[5] buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.956 ns ( 20.20 % ) " "Info: Total cell delay = 0.956 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.776 ns ( 79.80 % ) " "Info: Total interconnect delay = 3.776 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { readaddres[5] buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { readaddres[5] {} readaddres[5]~combout {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 3.776ns } { 0.000ns 0.827ns 0.129ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.335 ns" { readclk readclk~clkctrl buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "2.335 ns" { readclk {} readclk~combout {} readclk~clkctrl {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.471ns } "" } } { "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/software_installation/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.732 ns" { readaddres[5] buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 } "NODE_NAME" } } { "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/software_installation/altera/81/quartus/bin/Technology_Viewer.qrui" "4.732 ns" { readaddres[5] {} readaddres[5]~combout {} buff:inst|lpm_ram_dp0:inst1|altsyncram:altsyncram_component|altsyncram_g7k1:auto_generated|ram_block1a0~portb_address_reg5 {} } { 0.000ns 0.000ns 3.776ns } { 0.000ns 0.827ns 0.129ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 20:32:18 2022 " "Info: Processing ended: Thu Nov 03 20:32:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
