$VERSION 1

$INFO_BLOCK stage

$NMOS n12 
$PMOS p12 
$NPN  
$PNP  

$POWER 
$GROUND 

$INOUT_PORT
$CELL n12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL p12
$TYPE MOS
$INPUT GATE 
$OUTPUT DRN SRC 
$PINCLASS DRN 1 SRC 1 GATE 4 BULK 42 
$BULKPINS BULK 

$CELL stage
$TYPE CELL
$INPUT Input CLK2 CLK1 
$OUTPUT Output gnd! vdd! 
$PINCLASS Input 1 Output 4 CLK2 6 gnd! 2 CLK1 3 vdd! 5 

