--- stats_original.txt	2020-11-28 23:42:07.401717429 -0600
+++ stats_VI.txt	2020-11-29 21:22:49.661747951 -0600
@@ -1,25 +1,25 @@
 
 ---------- Begin Simulation Statistics ----------
-final_tick                               202456649500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-host_inst_rate                                 603944                       # Simulator instruction rate (inst/s)
-host_mem_usage                                 654608                       # Number of bytes of host memory used
-host_op_rate                                   877641                       # Simulator op (including micro ops) rate (op/s)
-host_seconds                                   165.58                       # Real time elapsed on the host
-host_tick_rate                             1222724413                       # Simulator tick rate (ticks/s)
+final_tick                               200682332500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+host_inst_rate                                 637428                       # Simulator instruction rate (inst/s)
+host_mem_usage                                 652052                       # Number of bytes of host memory used
+host_op_rate                                   926300                       # Simulator op (including micro ops) rate (op/s)
+host_seconds                                   156.88                       # Real time elapsed on the host
+host_tick_rate                             1279205088                       # Simulator tick rate (ticks/s)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
 sim_insts                                   100000001                       # Number of instructions simulated
 sim_ops                                     145318341                       # Number of ops (including micro ops) simulated
-sim_seconds                                  0.202457                       # Number of seconds simulated
-sim_ticks                                202456649500                       # Number of ticks simulated
+sim_seconds                                  0.200682                       # Number of seconds simulated
+sim_ticks                                200682332500                       # Number of ticks simulated
 system.cpu.Branches                           8195186                       # Number of branches fetched
 system.cpu.committedInsts                   100000001                       # Number of instructions committed
 system.cpu.committedOps                     145318341                       # Number of ops (including micro ops) committed
 system.cpu.idle_fraction                            0                       # Percentage of idle cycles
 system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.numCycles                        404913299                       # number of cpu cycles simulated
+system.cpu.numCycles                        401364665                       # number of cpu cycles simulated
 system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
 system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.num_busy_cycles                  404913299                       # Number of busy cycles
+system.cpu.num_busy_cycles                  401364665                       # Number of busy cycles
 system.cpu.num_cc_register_reads             39537544                       # number of times the CC registers were read
 system.cpu.num_cc_register_writes            53965566                       # number of times the CC registers were written
 system.cpu.num_conditional_control_insts      6832024                       # number of instructions that are conditional controls
@@ -97,152 +97,152 @@
 system.cpu.workload.numSyscalls                    23                       # Number of system calls
 system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.hit_single_requests        25536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_single_requests        14216                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
 system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.tot_requests         68253                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.tot_requests         37087                       # Total number of requests made to the snoop filter.
 system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
 system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.tol2bus.snoop_filter.hit_single_requests       419592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.tol2bus.snoop_filter.hit_single_snoops        12602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.tol2bus.snoop_filter.tot_requests       842262                       # Total number of requests made to the snoop filter.
-system.tol2bus.snoop_filter.tot_snoops          12602                       # Total number of snoops made to the snoop filter.
+system.tol2bus.snoop_filter.hit_single_requests       374538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.tol2bus.snoop_filter.hit_single_snoops         7293                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.tol2bus.snoop_filter.tot_requests       750672                       # Total number of requests made to the snoop filter.
+system.tol2bus.snoop_filter.tot_snoops           7293                       # Total number of snoops made to the snoop filter.
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.cpu.dcache.demand_hits::.cpu.data     55549570                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         55549570                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::.cpu.data     55549879                       # number of overall hits
-system.cpu.dcache.overall_hits::total        55549879                       # number of overall hits
-system.cpu.dcache.demand_misses::.cpu.data       419672                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         419672                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::.cpu.data       423398                       # number of overall misses
-system.cpu.dcache.overall_misses::total        423398                       # number of overall misses
-system.cpu.dcache.demand_miss_latency::.cpu.data   8334854000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total   8334854000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::.cpu.data   8334854000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total   8334854000                       # number of overall miss cycles
-system.cpu.dcache.demand_accesses::.cpu.data     55969242                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     55969242                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::.cpu.data     55973277                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     55973277                       # number of overall (read+write) accesses
-system.cpu.dcache.demand_miss_rate::.cpu.data     0.007498                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.007498                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::.cpu.data     0.007564                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.007564                       # miss rate for overall accesses
-system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19860.400503                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 19860.400503                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19685.624401                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 19685.624401                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs          548                       # number of cycles access was blocked
+system.cpu.dcache.demand_hits::.cpu.data     55594634                       # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total         55594634                       # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::.cpu.data     55595816                       # number of overall hits
+system.cpu.dcache.overall_hits::total        55595816                       # number of overall hits
+system.cpu.dcache.demand_misses::.cpu.data       374602                       # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total         374602                       # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::.cpu.data       377455                       # number of overall misses
+system.cpu.dcache.overall_misses::total        377455                       # number of overall misses
+system.cpu.dcache.demand_miss_latency::.cpu.data   6546014500                       # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total   6546014500                       # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::.cpu.data   6546014500                       # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total   6546014500                       # number of overall miss cycles
+system.cpu.dcache.demand_accesses::.cpu.data     55969236                       # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total     55969236                       # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::.cpu.data     55973271                       # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total     55973271                       # number of overall (read+write) accesses
+system.cpu.dcache.demand_miss_rate::.cpu.data     0.006693                       # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total     0.006693                       # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::.cpu.data     0.006743                       # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total     0.006743                       # miss rate for overall accesses
+system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17474.585026                       # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 17474.585026                       # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17342.503080                       # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 17342.503080                       # average overall miss latency
+system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
 system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          137                       # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::.writebacks       340683                       # number of writebacks
-system.cpu.dcache.writebacks::total            340683                       # number of writebacks
-system.cpu.dcache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
-system.cpu.dcache.demand_mshr_misses::.cpu.data       419663                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       419663                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::.cpu.data       421590                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       421590                       # number of overall MSHR misses
-system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7913053000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total   7913053000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8058100500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total   8058100500                       # number of overall MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007498                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.007498                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007532                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.007532                       # mshr miss rate for overall accesses
-system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18855.731861                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 18855.731861                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19113.594962                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 19113.594962                       # average overall mshr miss latency
-system.cpu.dcache.replacements                 419542                       # number of replacements
-system.cpu.dcache.ReadReq_hits::.cpu.data     42138978                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        42138978                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_misses::.cpu.data       300715                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        300715                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5218021000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   5218021000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_accesses::.cpu.data     42439693                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     42439693                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007086                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.007086                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17352.047620                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 17352.047620                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       300706                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       300706                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4915177000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   4915177000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007085                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007085                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16345.457024                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16345.457024                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_hits::.cpu.data     13410592                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       13410592                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_misses::.cpu.data       118957                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       118957                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3116833000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   3116833000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_accesses::.cpu.data     13529549                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     13529549                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008792                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.008792                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26201.341661                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 26201.341661                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       118957                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       118957                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2997876000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   2997876000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008792                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008792                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25201.341661                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25201.341661                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_hits::.cpu.data          309                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total           309                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_misses::.cpu.data         3726                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total         3726                       # number of SoftPFReq misses
+system.cpu.dcache.writebacks::.writebacks       312608                       # number of writebacks
+system.cpu.dcache.writebacks::total            312608                       # number of writebacks
+system.cpu.dcache.demand_mshr_hits::.cpu.data           39                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total           39                       # number of demand (read+write) MSHR hits
+system.cpu.dcache.overall_mshr_hits::.cpu.data           39                       # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total           39                       # number of overall MSHR hits
+system.cpu.dcache.demand_mshr_misses::.cpu.data       374563                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total       374563                       # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::.cpu.data       375518                       # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total       375518                       # number of overall MSHR misses
+system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6167571500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total   6167571500                       # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6246489500                       # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total   6246489500                       # number of overall MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006692                       # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total     0.006692                       # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006709                       # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total     0.006709                       # mshr miss rate for overall accesses
+system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16466.045765                       # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 16466.045765                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16634.327782                       # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 16634.327782                       # average overall mshr miss latency
+system.cpu.dcache.replacements                 374494                       # number of replacements
+system.cpu.dcache.ReadReq_hits::.cpu.data     42171402                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total        42171402                       # number of ReadReq hits
+system.cpu.dcache.ReadReq_misses::.cpu.data       268288                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total        268288                       # number of ReadReq misses
+system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4274023000                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total   4274023000                       # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_accesses::.cpu.data     42439690                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total     42439690                       # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006322                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total     0.006322                       # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15930.727427                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 15930.727427                       # average ReadReq miss latency
+system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       268249                       # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total       268249                       # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4001894000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total   4001894000                       # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006321                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006321                       # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14918.579380                       # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14918.579380                       # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_hits::.cpu.data     13423232                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total       13423232                       # number of WriteReq hits
+system.cpu.dcache.WriteReq_misses::.cpu.data       106314                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total       106314                       # number of WriteReq misses
+system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2271991500                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total   2271991500                       # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_accesses::.cpu.data     13529546                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total     13529546                       # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007858                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total     0.007858                       # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21370.576782                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 21370.576782                       # average WriteReq miss latency
+system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       106314                       # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total       106314                       # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2165677500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total   2165677500                       # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007858                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007858                       # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20370.576782                       # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20370.576782                       # average WriteReq mshr miss latency
+system.cpu.dcache.SoftPFReq_hits::.cpu.data         1182                       # number of SoftPFReq hits
+system.cpu.dcache.SoftPFReq_hits::total          1182                       # number of SoftPFReq hits
+system.cpu.dcache.SoftPFReq_misses::.cpu.data         2853                       # number of SoftPFReq misses
+system.cpu.dcache.SoftPFReq_misses::total         2853                       # number of SoftPFReq misses
 system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4035                       # number of SoftPFReq accesses(hits+misses)
 system.cpu.dcache.SoftPFReq_accesses::total         4035                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.923420                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.923420                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1927                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total         1927                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    145047500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    145047500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.477571                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.477571                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75271.146860                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75271.146860                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.tagsinuse          2003.085851                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            55971469                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            421590                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            132.762800                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::.cpu.data  2003.085851                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::.cpu.data     0.978069                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.978069                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          841                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4          927                       # Occupied blocks per task id
+system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.707063                       # miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_miss_rate::total     0.707063                       # miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          955                       # number of SoftPFReq MSHR misses
+system.cpu.dcache.SoftPFReq_mshr_misses::total          955                       # number of SoftPFReq MSHR misses
+system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     78918000                       # number of SoftPFReq MSHR miss cycles
+system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     78918000                       # number of SoftPFReq MSHR miss cycles
+system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236679                       # mshr miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236679                       # mshr miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82636.649215                       # average SoftPFReq mshr miss latency
+system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82636.649215                       # average SoftPFReq mshr miss latency
+system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.cpu.dcache.tags.tagsinuse          1003.598992                       # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs            55971334                       # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs            375518                       # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs            149.051002                       # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::.cpu.data  1003.598992                       # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::.cpu.data     0.980077                       # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total     0.980077                       # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3          419                       # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
 system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         112368144                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        112368144                       # Number of data accesses
-system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.dtb.rdAccesses                    42443730                       # TLB accesses on read requests
-system.cpu.dtb.wrAccesses                    13537941                       # TLB accesses on write requests
+system.cpu.dcache.tags.tag_accesses         112322060                       # Number of tag accesses
+system.cpu.dcache.tags.data_accesses        112322060                       # Number of data accesses
+system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.cpu.dtb.rdAccesses                    42443727                       # TLB accesses on read requests
+system.cpu.dtb.wrAccesses                    13537938                       # TLB accesses on write requests
 system.cpu.dtb.rdMisses                         77228                       # TLB misses on read requests
 system.cpu.dtb.wrMisses                         75333                       # TLB misses on write requests
-system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
 system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
@@ -250,7 +250,7 @@
 system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
-system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
 system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
 system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
 system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
@@ -258,98 +258,98 @@
 system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
 system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
 system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
-system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.demand_hits::.cpu.inst    138482181                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        138482181                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::.cpu.inst    138482181                       # number of overall hits
-system.cpu.icache.overall_hits::total       138482181                       # number of overall hits
-system.cpu.icache.demand_misses::.cpu.inst         1080                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           1080                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::.cpu.inst         1080                       # number of overall misses
-system.cpu.icache.overall_misses::total          1080                       # number of overall misses
-system.cpu.icache.demand_miss_latency::.cpu.inst     85801500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     85801500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::.cpu.inst     85801500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     85801500                       # number of overall miss cycles
+system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.demand_hits::.cpu.inst    138482645                       # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total        138482645                       # number of demand (read+write) hits
+system.cpu.icache.overall_hits::.cpu.inst    138482645                       # number of overall hits
+system.cpu.icache.overall_hits::total       138482645                       # number of overall hits
+system.cpu.icache.demand_misses::.cpu.inst          616                       # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total            616                       # number of demand (read+write) misses
+system.cpu.icache.overall_misses::.cpu.inst          616                       # number of overall misses
+system.cpu.icache.overall_misses::total           616                       # number of overall misses
+system.cpu.icache.demand_miss_latency::.cpu.inst     54142000                       # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total     54142000                       # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::.cpu.inst     54142000                       # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total     54142000                       # number of overall miss cycles
 system.cpu.icache.demand_accesses::.cpu.inst    138483261                       # number of demand (read+write) accesses
 system.cpu.icache.demand_accesses::total    138483261                       # number of demand (read+write) accesses
 system.cpu.icache.overall_accesses::.cpu.inst    138483261                       # number of overall (read+write) accesses
 system.cpu.icache.overall_accesses::total    138483261                       # number of overall (read+write) accesses
-system.cpu.icache.demand_miss_rate::.cpu.inst     0.000008                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::.cpu.inst     0.000008                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
-system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79445.833333                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 79445.833333                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79445.833333                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 79445.833333                       # average overall miss latency
+system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
+system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87892.857143                       # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 87892.857143                       # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87892.857143                       # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 87892.857143                       # average overall miss latency
 system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
 system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
 system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::.writebacks           50                       # number of writebacks
-system.cpu.icache.writebacks::total                50                       # number of writebacks
-system.cpu.icache.demand_mshr_misses::.cpu.inst         1080                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         1080                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::.cpu.inst         1080                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         1080                       # number of overall MSHR misses
-system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84721500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     84721500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84721500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     84721500                       # number of overall MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
-system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78445.833333                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 78445.833333                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78445.833333                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 78445.833333                       # average overall mshr miss latency
-system.cpu.icache.replacements                     50                       # number of replacements
-system.cpu.icache.ReadReq_hits::.cpu.inst    138482181                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       138482181                       # number of ReadReq hits
-system.cpu.icache.ReadReq_misses::.cpu.inst         1080                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          1080                       # number of ReadReq misses
-system.cpu.icache.ReadReq_miss_latency::.cpu.inst     85801500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     85801500                       # number of ReadReq miss cycles
+system.cpu.icache.writebacks::.writebacks           44                       # number of writebacks
+system.cpu.icache.writebacks::total                44                       # number of writebacks
+system.cpu.icache.demand_mshr_misses::.cpu.inst          616                       # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses::.cpu.inst          616                       # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
+system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53526000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total     53526000                       # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53526000                       # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total     53526000                       # number of overall MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
+system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86892.857143                       # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 86892.857143                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86892.857143                       # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 86892.857143                       # average overall mshr miss latency
+system.cpu.icache.replacements                     44                       # number of replacements
+system.cpu.icache.ReadReq_hits::.cpu.inst    138482645                       # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total       138482645                       # number of ReadReq hits
+system.cpu.icache.ReadReq_misses::.cpu.inst          616                       # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total           616                       # number of ReadReq misses
+system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54142000                       # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total     54142000                       # number of ReadReq miss cycles
 system.cpu.icache.ReadReq_accesses::.cpu.inst    138483261                       # number of ReadReq accesses(hits+misses)
 system.cpu.icache.ReadReq_accesses::total    138483261                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000008                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79445.833333                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 79445.833333                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1080                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         1080                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84721500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     84721500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78445.833333                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78445.833333                       # average ReadReq mshr miss latency
-system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.tagsinuse           742.732482                       # Cycle average of tags in use
+system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87892.857143                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 87892.857143                       # average ReadReq miss latency
+system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          616                       # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53526000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total     53526000                       # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86892.857143                       # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86892.857143                       # average ReadReq mshr miss latency
+system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.tags.tagsinuse           429.662771                       # Cycle average of tags in use
 system.cpu.icache.tags.total_refs           138483261                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              1080                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          128225.241667                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::.cpu.inst   742.732482                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::.cpu.inst     0.362662                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.362662                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1030                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1026                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.502930                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         276967602                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        276967602                       # Number of data accesses
-system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.icache.tags.sampled_refs               616                       # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs          224810.488636                       # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::.cpu.inst   429.662771                       # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::.cpu.inst     0.419593                       # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total     0.419593                       # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4          569                       # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses         276967138                       # Number of tag accesses
+system.cpu.icache.tags.data_accesses        276967138                       # Number of data accesses
+system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
 system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
 system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
 system.cpu.itb.wrAccesses                   138483261                       # TLB accesses on write requests
 system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
 system.cpu.itb.wrMisses                            64                       # TLB misses on write requests
-system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
 system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
@@ -357,7 +357,7 @@
 system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu.itb_walker_cache.replacements            0                       # number of replacements
-system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
 system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
 system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
 system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
@@ -365,193 +365,192 @@
 system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
 system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
 system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
-system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.cpu.power_state.pwrStateResidencyTicks::ON 202456649500                       # Cumulative time (in ticks) in various power states
+system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.cpu.power_state.pwrStateResidencyTicks::ON 200682332500                       # Cumulative time (in ticks) in various power states
 system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
 system.cpu.thread_0.numOps                          0                       # Number of Ops committed
 system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
-system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
-system.l2.demand_hits::.cpu.data               379947                       # number of demand (read+write) hits
-system.l2.demand_hits::total                   379953                       # number of demand (read+write) hits
-system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
-system.l2.overall_hits::.cpu.data              379947                       # number of overall hits
-system.l2.overall_hits::total                  379953                       # number of overall hits
-system.l2.demand_misses::.cpu.inst               1074                       # number of demand (read+write) misses
-system.l2.demand_misses::.cpu.data              41643                       # number of demand (read+write) misses
-system.l2.demand_misses::total                  42717                       # number of demand (read+write) misses
-system.l2.overall_misses::.cpu.inst              1074                       # number of overall misses
-system.l2.overall_misses::.cpu.data             41643                       # number of overall misses
-system.l2.overall_misses::total                 42717                       # number of overall misses
-system.l2.demand_miss_latency::.cpu.inst     83037500                       # number of demand (read+write) miss cycles
-system.l2.demand_miss_latency::.cpu.data   3436260000                       # number of demand (read+write) miss cycles
-system.l2.demand_miss_latency::total       3519297500                       # number of demand (read+write) miss cycles
-system.l2.overall_miss_latency::.cpu.inst     83037500                       # number of overall miss cycles
-system.l2.overall_miss_latency::.cpu.data   3436260000                       # number of overall miss cycles
-system.l2.overall_miss_latency::total      3519297500                       # number of overall miss cycles
-system.l2.demand_accesses::.cpu.inst             1080                       # number of demand (read+write) accesses
-system.l2.demand_accesses::.cpu.data           421590                       # number of demand (read+write) accesses
-system.l2.demand_accesses::total               422670                       # number of demand (read+write) accesses
-system.l2.overall_accesses::.cpu.inst            1080                       # number of overall (read+write) accesses
-system.l2.overall_accesses::.cpu.data          421590                       # number of overall (read+write) accesses
-system.l2.overall_accesses::total              422670                       # number of overall (read+write) accesses
-system.l2.demand_miss_rate::.cpu.inst        0.994444                       # miss rate for demand accesses
-system.l2.demand_miss_rate::.cpu.data        0.098776                       # miss rate for demand accesses
-system.l2.demand_miss_rate::total            0.101065                       # miss rate for demand accesses
-system.l2.overall_miss_rate::.cpu.inst       0.994444                       # miss rate for overall accesses
-system.l2.overall_miss_rate::.cpu.data       0.098776                       # miss rate for overall accesses
-system.l2.overall_miss_rate::total           0.101065                       # miss rate for overall accesses
-system.l2.demand_avg_miss_latency::.cpu.inst 77316.108007                       # average overall miss latency
-system.l2.demand_avg_miss_latency::.cpu.data 82517.109718                       # average overall miss latency
-system.l2.demand_avg_miss_latency::total 82386.345015                       # average overall miss latency
-system.l2.overall_avg_miss_latency::.cpu.inst 77316.108007                       # average overall miss latency
-system.l2.overall_avg_miss_latency::.cpu.data 82517.109718                       # average overall miss latency
-system.l2.overall_avg_miss_latency::total 82386.345015                       # average overall miss latency
+system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
+system.l2.demand_hits::.cpu.data               353258                       # number of demand (read+write) hits
+system.l2.demand_hits::total                   353263                       # number of demand (read+write) hits
+system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
+system.l2.overall_hits::.cpu.data              353258                       # number of overall hits
+system.l2.overall_hits::total                  353263                       # number of overall hits
+system.l2.demand_misses::.cpu.inst                611                       # number of demand (read+write) misses
+system.l2.demand_misses::.cpu.data              22260                       # number of demand (read+write) misses
+system.l2.demand_misses::total                  22871                       # number of demand (read+write) misses
+system.l2.overall_misses::.cpu.inst               611                       # number of overall misses
+system.l2.overall_misses::.cpu.data             22260                       # number of overall misses
+system.l2.overall_misses::total                 22871                       # number of overall misses
+system.l2.demand_miss_latency::.cpu.inst     52545500                       # number of demand (read+write) miss cycles
+system.l2.demand_miss_latency::.cpu.data   1973974000                       # number of demand (read+write) miss cycles
+system.l2.demand_miss_latency::total       2026519500                       # number of demand (read+write) miss cycles
+system.l2.overall_miss_latency::.cpu.inst     52545500                       # number of overall miss cycles
+system.l2.overall_miss_latency::.cpu.data   1973974000                       # number of overall miss cycles
+system.l2.overall_miss_latency::total      2026519500                       # number of overall miss cycles
+system.l2.demand_accesses::.cpu.inst              616                       # number of demand (read+write) accesses
+system.l2.demand_accesses::.cpu.data           375518                       # number of demand (read+write) accesses
+system.l2.demand_accesses::total               376134                       # number of demand (read+write) accesses
+system.l2.overall_accesses::.cpu.inst             616                       # number of overall (read+write) accesses
+system.l2.overall_accesses::.cpu.data          375518                       # number of overall (read+write) accesses
+system.l2.overall_accesses::total              376134                       # number of overall (read+write) accesses
+system.l2.demand_miss_rate::.cpu.inst        0.991883                       # miss rate for demand accesses
+system.l2.demand_miss_rate::.cpu.data        0.059278                       # miss rate for demand accesses
+system.l2.demand_miss_rate::total            0.060805                       # miss rate for demand accesses
+system.l2.overall_miss_rate::.cpu.inst       0.991883                       # miss rate for overall accesses
+system.l2.overall_miss_rate::.cpu.data       0.059278                       # miss rate for overall accesses
+system.l2.overall_miss_rate::total           0.060805                       # miss rate for overall accesses
+system.l2.demand_avg_miss_latency::.cpu.inst 85999.181669                       # average overall miss latency
+system.l2.demand_avg_miss_latency::.cpu.data 88678.077269                       # average overall miss latency
+system.l2.demand_avg_miss_latency::total 88606.510428                       # average overall miss latency
+system.l2.overall_avg_miss_latency::.cpu.inst 85999.181669                       # average overall miss latency
+system.l2.overall_avg_miss_latency::.cpu.data 88678.077269                       # average overall miss latency
+system.l2.overall_avg_miss_latency::total 88606.510428                       # average overall miss latency
 system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
 system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
 system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
 system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
 system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
 system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2.writebacks::.writebacks                8794                       # number of writebacks
-system.l2.writebacks::total                      8794                       # number of writebacks
-system.l2.demand_mshr_misses::.cpu.inst          1074                       # number of demand (read+write) MSHR misses
-system.l2.demand_mshr_misses::.cpu.data         41643                       # number of demand (read+write) MSHR misses
-system.l2.demand_mshr_misses::total             42717                       # number of demand (read+write) MSHR misses
-system.l2.overall_mshr_misses::.cpu.inst         1074                       # number of overall MSHR misses
-system.l2.overall_mshr_misses::.cpu.data        41643                       # number of overall MSHR misses
-system.l2.overall_mshr_misses::total            42717                       # number of overall MSHR misses
-system.l2.demand_mshr_miss_latency::.cpu.inst     72297500                       # number of demand (read+write) MSHR miss cycles
-system.l2.demand_mshr_miss_latency::.cpu.data   3019830000                       # number of demand (read+write) MSHR miss cycles
-system.l2.demand_mshr_miss_latency::total   3092127500                       # number of demand (read+write) MSHR miss cycles
-system.l2.overall_mshr_miss_latency::.cpu.inst     72297500                       # number of overall MSHR miss cycles
-system.l2.overall_mshr_miss_latency::.cpu.data   3019830000                       # number of overall MSHR miss cycles
-system.l2.overall_mshr_miss_latency::total   3092127500                       # number of overall MSHR miss cycles
-system.l2.demand_mshr_miss_rate::.cpu.inst     0.994444                       # mshr miss rate for demand accesses
-system.l2.demand_mshr_miss_rate::.cpu.data     0.098776                       # mshr miss rate for demand accesses
-system.l2.demand_mshr_miss_rate::total       0.101065                       # mshr miss rate for demand accesses
-system.l2.overall_mshr_miss_rate::.cpu.inst     0.994444                       # mshr miss rate for overall accesses
-system.l2.overall_mshr_miss_rate::.cpu.data     0.098776                       # mshr miss rate for overall accesses
-system.l2.overall_mshr_miss_rate::total      0.101065                       # mshr miss rate for overall accesses
-system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67316.108007                       # average overall mshr miss latency
-system.l2.demand_avg_mshr_miss_latency::.cpu.data 72517.109718                       # average overall mshr miss latency
-system.l2.demand_avg_mshr_miss_latency::total 72386.345015                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67316.108007                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::.cpu.data 72517.109718                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::total 72386.345015                       # average overall mshr miss latency
-system.l2.replacements                          29481                       # number of replacements
-system.l2.WritebackDirty_hits::.writebacks       340683                       # number of WritebackDirty hits
-system.l2.WritebackDirty_hits::total           340683                       # number of WritebackDirty hits
-system.l2.WritebackDirty_accesses::.writebacks       340683                       # number of WritebackDirty accesses(hits+misses)
-system.l2.WritebackDirty_accesses::total       340683                       # number of WritebackDirty accesses(hits+misses)
-system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
-system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
-system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
-system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
-system.l2.CleanEvict_mshr_misses::.writebacks         8657                       # number of CleanEvict MSHR misses
-system.l2.CleanEvict_mshr_misses::total          8657                       # number of CleanEvict MSHR misses
+system.l2.writebacks::.writebacks                4974                       # number of writebacks
+system.l2.writebacks::total                      4974                       # number of writebacks
+system.l2.demand_mshr_misses::.cpu.inst           611                       # number of demand (read+write) MSHR misses
+system.l2.demand_mshr_misses::.cpu.data         22260                       # number of demand (read+write) MSHR misses
+system.l2.demand_mshr_misses::total             22871                       # number of demand (read+write) MSHR misses
+system.l2.overall_mshr_misses::.cpu.inst          611                       # number of overall MSHR misses
+system.l2.overall_mshr_misses::.cpu.data        22260                       # number of overall MSHR misses
+system.l2.overall_mshr_misses::total            22871                       # number of overall MSHR misses
+system.l2.demand_mshr_miss_latency::.cpu.inst     46435500                       # number of demand (read+write) MSHR miss cycles
+system.l2.demand_mshr_miss_latency::.cpu.data   1751374000                       # number of demand (read+write) MSHR miss cycles
+system.l2.demand_mshr_miss_latency::total   1797809500                       # number of demand (read+write) MSHR miss cycles
+system.l2.overall_mshr_miss_latency::.cpu.inst     46435500                       # number of overall MSHR miss cycles
+system.l2.overall_mshr_miss_latency::.cpu.data   1751374000                       # number of overall MSHR miss cycles
+system.l2.overall_mshr_miss_latency::total   1797809500                       # number of overall MSHR miss cycles
+system.l2.demand_mshr_miss_rate::.cpu.inst     0.991883                       # mshr miss rate for demand accesses
+system.l2.demand_mshr_miss_rate::.cpu.data     0.059278                       # mshr miss rate for demand accesses
+system.l2.demand_mshr_miss_rate::total       0.060805                       # mshr miss rate for demand accesses
+system.l2.overall_mshr_miss_rate::.cpu.inst     0.991883                       # mshr miss rate for overall accesses
+system.l2.overall_mshr_miss_rate::.cpu.data     0.059278                       # mshr miss rate for overall accesses
+system.l2.overall_mshr_miss_rate::total      0.060805                       # mshr miss rate for overall accesses
+system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75999.181669                       # average overall mshr miss latency
+system.l2.demand_avg_mshr_miss_latency::.cpu.data 78678.077269                       # average overall mshr miss latency
+system.l2.demand_avg_mshr_miss_latency::total 78606.510428                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75999.181669                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::.cpu.data 78678.077269                       # average overall mshr miss latency
+system.l2.overall_avg_mshr_miss_latency::total 78606.510428                       # average overall mshr miss latency
+system.l2.replacements                          16548                       # number of replacements
+system.l2.WritebackDirty_hits::.writebacks       312608                       # number of WritebackDirty hits
+system.l2.WritebackDirty_hits::total           312608                       # number of WritebackDirty hits
+system.l2.WritebackDirty_accesses::.writebacks       312608                       # number of WritebackDirty accesses(hits+misses)
+system.l2.WritebackDirty_accesses::total       312608                       # number of WritebackDirty accesses(hits+misses)
+system.l2.WritebackClean_hits::.writebacks           44                       # number of WritebackClean hits
+system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
+system.l2.WritebackClean_accesses::.writebacks           44                       # number of WritebackClean accesses(hits+misses)
+system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
+system.l2.CleanEvict_mshr_misses::.writebacks         4961                       # number of CleanEvict MSHR misses
+system.l2.CleanEvict_mshr_misses::total          4961                       # number of CleanEvict MSHR misses
 system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2.ReadExReq_hits::.cpu.data             97307                       # number of ReadExReq hits
-system.l2.ReadExReq_hits::total                 97307                       # number of ReadExReq hits
-system.l2.ReadExReq_misses::.cpu.data           21650                       # number of ReadExReq misses
-system.l2.ReadExReq_misses::total               21650                       # number of ReadExReq misses
-system.l2.ReadExReq_miss_latency::.cpu.data   1797717000                       # number of ReadExReq miss cycles
-system.l2.ReadExReq_miss_latency::total    1797717000                       # number of ReadExReq miss cycles
-system.l2.ReadExReq_accesses::.cpu.data        118957                       # number of ReadExReq accesses(hits+misses)
-system.l2.ReadExReq_accesses::total            118957                       # number of ReadExReq accesses(hits+misses)
-system.l2.ReadExReq_miss_rate::.cpu.data     0.181999                       # miss rate for ReadExReq accesses
-system.l2.ReadExReq_miss_rate::total         0.181999                       # miss rate for ReadExReq accesses
-system.l2.ReadExReq_avg_miss_latency::.cpu.data 83035.427252                       # average ReadExReq miss latency
-system.l2.ReadExReq_avg_miss_latency::total 83035.427252                       # average ReadExReq miss latency
-system.l2.ReadExReq_mshr_misses::.cpu.data        21650                       # number of ReadExReq MSHR misses
-system.l2.ReadExReq_mshr_misses::total          21650                       # number of ReadExReq MSHR misses
-system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1581217000                       # number of ReadExReq MSHR miss cycles
-system.l2.ReadExReq_mshr_miss_latency::total   1581217000                       # number of ReadExReq MSHR miss cycles
-system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.181999                       # mshr miss rate for ReadExReq accesses
-system.l2.ReadExReq_mshr_miss_rate::total     0.181999                       # mshr miss rate for ReadExReq accesses
-system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73035.427252                       # average ReadExReq mshr miss latency
-system.l2.ReadExReq_avg_mshr_miss_latency::total 73035.427252                       # average ReadExReq mshr miss latency
-system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
-system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
-system.l2.ReadCleanReq_misses::.cpu.inst         1074                       # number of ReadCleanReq misses
-system.l2.ReadCleanReq_misses::total             1074                       # number of ReadCleanReq misses
-system.l2.ReadCleanReq_miss_latency::.cpu.inst     83037500                       # number of ReadCleanReq miss cycles
-system.l2.ReadCleanReq_miss_latency::total     83037500                       # number of ReadCleanReq miss cycles
-system.l2.ReadCleanReq_accesses::.cpu.inst         1080                       # number of ReadCleanReq accesses(hits+misses)
-system.l2.ReadCleanReq_accesses::total           1080                       # number of ReadCleanReq accesses(hits+misses)
-system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994444                       # miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_miss_rate::total      0.994444                       # miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77316.108007                       # average ReadCleanReq miss latency
-system.l2.ReadCleanReq_avg_miss_latency::total 77316.108007                       # average ReadCleanReq miss latency
-system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1074                       # number of ReadCleanReq MSHR misses
-system.l2.ReadCleanReq_mshr_misses::total         1074                       # number of ReadCleanReq MSHR misses
-system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     72297500                       # number of ReadCleanReq MSHR miss cycles
-system.l2.ReadCleanReq_mshr_miss_latency::total     72297500                       # number of ReadCleanReq MSHR miss cycles
-system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994444                       # mshr miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_mshr_miss_rate::total     0.994444                       # mshr miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67316.108007                       # average ReadCleanReq mshr miss latency
-system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67316.108007                       # average ReadCleanReq mshr miss latency
-system.l2.ReadSharedReq_hits::.cpu.data        282640                       # number of ReadSharedReq hits
-system.l2.ReadSharedReq_hits::total            282640                       # number of ReadSharedReq hits
-system.l2.ReadSharedReq_misses::.cpu.data        19993                       # number of ReadSharedReq misses
-system.l2.ReadSharedReq_misses::total           19993                       # number of ReadSharedReq misses
-system.l2.ReadSharedReq_miss_latency::.cpu.data   1638543000                       # number of ReadSharedReq miss cycles
-system.l2.ReadSharedReq_miss_latency::total   1638543000                       # number of ReadSharedReq miss cycles
-system.l2.ReadSharedReq_accesses::.cpu.data       302633                       # number of ReadSharedReq accesses(hits+misses)
-system.l2.ReadSharedReq_accesses::total        302633                       # number of ReadSharedReq accesses(hits+misses)
-system.l2.ReadSharedReq_miss_rate::.cpu.data     0.066064                       # miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_miss_rate::total     0.066064                       # miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81955.834542                       # average ReadSharedReq miss latency
-system.l2.ReadSharedReq_avg_miss_latency::total 81955.834542                       # average ReadSharedReq miss latency
-system.l2.ReadSharedReq_mshr_misses::.cpu.data        19993                       # number of ReadSharedReq MSHR misses
-system.l2.ReadSharedReq_mshr_misses::total        19993                       # number of ReadSharedReq MSHR misses
-system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1438613000                       # number of ReadSharedReq MSHR miss cycles
-system.l2.ReadSharedReq_mshr_miss_latency::total   1438613000                       # number of ReadSharedReq MSHR miss cycles
-system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.066064                       # mshr miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_mshr_miss_rate::total     0.066064                       # mshr miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71955.834542                       # average ReadSharedReq mshr miss latency
-system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71955.834542                       # average ReadSharedReq mshr miss latency
-system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.l2.tags.tagsinuse                 14251.566986                       # Cycle average of tags in use
-system.l2.tags.total_refs                      833605                       # Total number of references to valid blocks.
-system.l2.tags.sampled_refs                     45737                       # Sample count of references to valid blocks.
-system.l2.tags.avg_refs                     18.226053                       # Average number of references to valid blocks.
-system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
-system.l2.tags.occ_blocks::.writebacks     100.796915                       # Average occupied blocks per requestor
-system.l2.tags.occ_blocks::.cpu.inst       109.605463                       # Average occupied blocks per requestor
-system.l2.tags.occ_blocks::.cpu.data     14041.164608                       # Average occupied blocks per requestor
-system.l2.tags.occ_percent::.writebacks      0.006152                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::.cpu.inst        0.006690                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::.cpu.data        0.857005                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::total            0.869847                       # Average percentage of cache occupancy
-system.l2.tags.occ_task_id_blocks::1024         16256                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::4        16207                       # Occupied blocks per task id
-system.l2.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
-system.l2.tags.tag_accesses                    887999                       # Number of tag accesses
-system.l2.tags.data_accesses                   887999                       # Number of data accesses
-system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.avgPriority_.writebacks::samples      8790.00                       # Average QoS priority value for accepted requests
-system.mem_ctrls.avgPriority_.cpu.inst::samples      1074.00                       # Average QoS priority value for accepted requests
-system.mem_ctrls.avgPriority_.cpu.data::samples     41436.00                       # Average QoS priority value for accepted requests
+system.l2.ReadExReq_hits::.cpu.data             94962                       # number of ReadExReq hits
+system.l2.ReadExReq_hits::total                 94962                       # number of ReadExReq hits
+system.l2.ReadExReq_misses::.cpu.data           11352                       # number of ReadExReq misses
+system.l2.ReadExReq_misses::total               11352                       # number of ReadExReq misses
+system.l2.ReadExReq_miss_latency::.cpu.data   1009099000                       # number of ReadExReq miss cycles
+system.l2.ReadExReq_miss_latency::total    1009099000                       # number of ReadExReq miss cycles
+system.l2.ReadExReq_accesses::.cpu.data        106314                       # number of ReadExReq accesses(hits+misses)
+system.l2.ReadExReq_accesses::total            106314                       # number of ReadExReq accesses(hits+misses)
+system.l2.ReadExReq_miss_rate::.cpu.data     0.106778                       # miss rate for ReadExReq accesses
+system.l2.ReadExReq_miss_rate::total         0.106778                       # miss rate for ReadExReq accesses
+system.l2.ReadExReq_avg_miss_latency::.cpu.data 88891.737139                       # average ReadExReq miss latency
+system.l2.ReadExReq_avg_miss_latency::total 88891.737139                       # average ReadExReq miss latency
+system.l2.ReadExReq_mshr_misses::.cpu.data        11352                       # number of ReadExReq MSHR misses
+system.l2.ReadExReq_mshr_misses::total          11352                       # number of ReadExReq MSHR misses
+system.l2.ReadExReq_mshr_miss_latency::.cpu.data    895579000                       # number of ReadExReq MSHR miss cycles
+system.l2.ReadExReq_mshr_miss_latency::total    895579000                       # number of ReadExReq MSHR miss cycles
+system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.106778                       # mshr miss rate for ReadExReq accesses
+system.l2.ReadExReq_mshr_miss_rate::total     0.106778                       # mshr miss rate for ReadExReq accesses
+system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78891.737139                       # average ReadExReq mshr miss latency
+system.l2.ReadExReq_avg_mshr_miss_latency::total 78891.737139                       # average ReadExReq mshr miss latency
+system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
+system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
+system.l2.ReadCleanReq_misses::.cpu.inst          611                       # number of ReadCleanReq misses
+system.l2.ReadCleanReq_misses::total              611                       # number of ReadCleanReq misses
+system.l2.ReadCleanReq_miss_latency::.cpu.inst     52545500                       # number of ReadCleanReq miss cycles
+system.l2.ReadCleanReq_miss_latency::total     52545500                       # number of ReadCleanReq miss cycles
+system.l2.ReadCleanReq_accesses::.cpu.inst          616                       # number of ReadCleanReq accesses(hits+misses)
+system.l2.ReadCleanReq_accesses::total            616                       # number of ReadCleanReq accesses(hits+misses)
+system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991883                       # miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_miss_rate::total      0.991883                       # miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85999.181669                       # average ReadCleanReq miss latency
+system.l2.ReadCleanReq_avg_miss_latency::total 85999.181669                       # average ReadCleanReq miss latency
+system.l2.ReadCleanReq_mshr_misses::.cpu.inst          611                       # number of ReadCleanReq MSHR misses
+system.l2.ReadCleanReq_mshr_misses::total          611                       # number of ReadCleanReq MSHR misses
+system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46435500                       # number of ReadCleanReq MSHR miss cycles
+system.l2.ReadCleanReq_mshr_miss_latency::total     46435500                       # number of ReadCleanReq MSHR miss cycles
+system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991883                       # mshr miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_mshr_miss_rate::total     0.991883                       # mshr miss rate for ReadCleanReq accesses
+system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75999.181669                       # average ReadCleanReq mshr miss latency
+system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75999.181669                       # average ReadCleanReq mshr miss latency
+system.l2.ReadSharedReq_hits::.cpu.data        258296                       # number of ReadSharedReq hits
+system.l2.ReadSharedReq_hits::total            258296                       # number of ReadSharedReq hits
+system.l2.ReadSharedReq_misses::.cpu.data        10908                       # number of ReadSharedReq misses
+system.l2.ReadSharedReq_misses::total           10908                       # number of ReadSharedReq misses
+system.l2.ReadSharedReq_miss_latency::.cpu.data    964875000                       # number of ReadSharedReq miss cycles
+system.l2.ReadSharedReq_miss_latency::total    964875000                       # number of ReadSharedReq miss cycles
+system.l2.ReadSharedReq_accesses::.cpu.data       269204                       # number of ReadSharedReq accesses(hits+misses)
+system.l2.ReadSharedReq_accesses::total        269204                       # number of ReadSharedReq accesses(hits+misses)
+system.l2.ReadSharedReq_miss_rate::.cpu.data     0.040519                       # miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_miss_rate::total     0.040519                       # miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88455.720572                       # average ReadSharedReq miss latency
+system.l2.ReadSharedReq_avg_miss_latency::total 88455.720572                       # average ReadSharedReq miss latency
+system.l2.ReadSharedReq_mshr_misses::.cpu.data        10908                       # number of ReadSharedReq MSHR misses
+system.l2.ReadSharedReq_mshr_misses::total        10908                       # number of ReadSharedReq MSHR misses
+system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    855795000                       # number of ReadSharedReq MSHR miss cycles
+system.l2.ReadSharedReq_mshr_miss_latency::total    855795000                       # number of ReadSharedReq MSHR miss cycles
+system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.040519                       # mshr miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_mshr_miss_rate::total     0.040519                       # mshr miss rate for ReadSharedReq accesses
+system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78455.720572                       # average ReadSharedReq mshr miss latency
+system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78455.720572                       # average ReadSharedReq mshr miss latency
+system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.l2.tags.tagsinuse                  7154.062204                       # Cycle average of tags in use
+system.l2.tags.total_refs                      745711                       # Total number of references to valid blocks.
+system.l2.tags.sampled_refs                     24677                       # Sample count of references to valid blocks.
+system.l2.tags.avg_refs                     30.218868                       # Average number of references to valid blocks.
+system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
+system.l2.tags.occ_blocks::.writebacks      47.861865                       # Average occupied blocks per requestor
+system.l2.tags.occ_blocks::.cpu.inst        62.630884                       # Average occupied blocks per requestor
+system.l2.tags.occ_blocks::.cpu.data      7043.569455                       # Average occupied blocks per requestor
+system.l2.tags.occ_percent::.writebacks      0.005843                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::.cpu.inst        0.007645                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::.cpu.data        0.859811                       # Average percentage of cache occupancy
+system.l2.tags.occ_percent::total            0.873299                       # Average percentage of cache occupancy
+system.l2.tags.occ_task_id_blocks::1024          8129                       # Occupied blocks per task id
+system.l2.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
+system.l2.tags.age_task_id_blocks_1024::4         8104                       # Occupied blocks per task id
+system.l2.tags.occ_task_id_percent::1024     0.992310                       # Percentage of cache occupancy per task id
+system.l2.tags.tag_accesses                    775349                       # Number of tag accesses
+system.l2.tags.data_accesses                   775349                       # Number of data accesses
+system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.mem_ctrls.avgPriority_.writebacks::samples      9914.00                       # Average QoS priority value for accepted requests
+system.mem_ctrls.avgPriority_.cpu.inst::samples      1222.00                       # Average QoS priority value for accepted requests
+system.mem_ctrls.avgPriority_.cpu.data::samples     44092.00                       # Average QoS priority value for accepted requests
 system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
-system.mem_ctrls.priorityMaxLatency      0.022858006500                       # per QoS priority maximum request to response latency (s)
-system.mem_ctrls.numReadWriteTurnArounds          490                       # Number of turnarounds from READ to WRITE
-system.mem_ctrls.numWriteReadTurnArounds          490                       # Number of turnarounds from WRITE to READ
-system.mem_ctrls.numStayReadState              145766                       # Number of times bus staying in READ state
-system.mem_ctrls.numStayWriteState               8278                       # Number of times bus staying in WRITE state
-system.mem_ctrls.readReqs                       42717                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                       8794                       # Number of write requests accepted
-system.mem_ctrls.readBursts                     42717                       # Number of controller read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                     8794                       # Number of controller write bursts, including those merged in the write queue
-system.mem_ctrls.servicedByWrQ                    207                       # Number of controller read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                     4                       # Number of controller write bursts merged with an existing one
+system.mem_ctrls.priorityMaxLatency      0.022835985500                       # per QoS priority maximum request to response latency (s)
+system.mem_ctrls.numReadWriteTurnArounds          553                       # Number of turnarounds from READ to WRITE
+system.mem_ctrls.numWriteReadTurnArounds          553                       # Number of turnarounds from WRITE to READ
+system.mem_ctrls.numStayReadState              124443                       # Number of times bus staying in READ state
+system.mem_ctrls.numStayWriteState               9348                       # Number of times bus staying in WRITE state
+system.mem_ctrls.readReqs                       22871                       # Number of read requests accepted
+system.mem_ctrls.writeReqs                       4974                       # Number of write requests accepted
+system.mem_ctrls.readBursts                     45742                       # Number of controller read bursts, including those serviced by the write queue
+system.mem_ctrls.writeBursts                     9948                       # Number of controller write bursts, including those merged in the write queue
+system.mem_ctrls.servicedByWrQ                    428                       # Number of controller read bursts serviced by the write queue
+system.mem_ctrls.mergedWrBursts                    34                       # Number of controller write bursts merged with an existing one
 system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
-system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                      20.13                       # Average write queue length when enqueuing
+system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
+system.mem_ctrls.avgWrQLen                      20.37                       # Average write queue length when enqueuing
 system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
 system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
 system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
@@ -560,20 +559,22 @@
 system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
 system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
 system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6                 42717                       # Read request sizes (log2)
+system.mem_ctrls.readPktSize::6                 45742                       # Read request sizes (log2)
+system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
 system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
 system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6                 8794                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                   42434                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::1                      43                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::2                      32                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
+system.mem_ctrls.writePktSize::6                 9948                       # Write request sizes (log2)
+system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
+system.mem_ctrls.rdQLenPdf::0                   22632                       # What read queue length does an incoming req see
+system.mem_ctrls.rdQLenPdf::1                   22622                       # What read queue length does an incoming req see
+system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
+system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
+system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
+system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
 system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
@@ -615,25 +616,25 @@
 system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                    461                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                    464                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23                    492                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26                    491                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                    490                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::15                    520                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::16                    523                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::17                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::18                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::19                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::20                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::21                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::22                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::23                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::24                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::25                    554                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::26                    554                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::27                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::28                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::29                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::30                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::31                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::32                    553                       # What write queue length does an incoming req see
+system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
@@ -664,240 +665,240 @@
 system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
 system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.rdPerTurnAround::samples          490                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::mean      86.736735                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::stdev    616.673037                       # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::0-511           484     98.78%     98.78% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::512-1023            4      0.82%     99.59% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.20%     99.80% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.20%    100.00% # Reads before turning the bus around for writes
-system.mem_ctrls.rdPerTurnAround::total           490                       # Reads before turning the bus around for writes
-system.mem_ctrls.wrPerTurnAround::samples          490                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::mean      17.889796                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::gmean     17.883218                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::stdev      0.470063                       # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::16               27      5.51%      5.51% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::17                3      0.61%      6.12% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::18              457     93.27%     99.39% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::19                3      0.61%    100.00% # Writes before turning the bus around for reads
-system.mem_ctrls.wrPerTurnAround::total           490                       # Writes before turning the bus around for reads
-system.mem_ctrls.bytesReadWrQ                   13248                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesReadSys                 2733888                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys               562816                       # Total written bytes from the system interface side
-system.mem_ctrls.avgRdBWSys                     13.50                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                      2.78                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.totGap                  202170497500                       # Total gap between requests
-system.mem_ctrls.avgGap                    3924802.42                       # Average gap between requests
-system.mem_ctrls.requestorReadBytes::.cpu.inst        68736                       # Per-requestor bytes read from memory
-system.mem_ctrls.requestorReadBytes::.cpu.data      2651904                       # Per-requestor bytes read from memory
-system.mem_ctrls.requestorWriteBytes::.writebacks       561024                       # Per-requestor bytes write to memory
-system.mem_ctrls.requestorReadRate::.cpu.inst 339509.718103874882                       # Per-requestor bytes read from memory rate (Bytes/sec)
-system.mem_ctrls.requestorReadRate::.cpu.data 13098626.330867931247                       # Per-requestor bytes read from memory rate (Bytes/sec)
-system.mem_ctrls.requestorWriteRate::.writebacks 2771082.112568498123                       # Per-requestor bytes write to memory rate (Bytes/sec)
-system.mem_ctrls.requestorReadAccesses::.cpu.inst         1074                       # Per-requestor read serviced memory accesses
-system.mem_ctrls.requestorReadAccesses::.cpu.data        41643                       # Per-requestor read serviced memory accesses
-system.mem_ctrls.requestorWriteAccesses::.writebacks         8794                       # Per-requestor write serviced memory accesses
-system.mem_ctrls.requestorReadTotalLat::.cpu.inst     28467500                       # Per-requestor read total memory access latency
-system.mem_ctrls.requestorReadTotalLat::.cpu.data   1318731750                       # Per-requestor read total memory access latency
-system.mem_ctrls.requestorWriteTotalLat::.writebacks 3777224676000                       # Per-requestor write total memory access latency
-system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26506.05                       # Per-requestor read average memory access latency
-system.mem_ctrls.requestorReadAvgLat::.cpu.data     31667.55                       # Per-requestor read average memory access latency
-system.mem_ctrls.requestorWriteAvgLat::.writebacks 429522933.36                       # Per-requestor write average memory access latency
-system.mem_ctrls.dram.bytes_read::.cpu.inst        68736                       # Number of bytes read from this memory
-system.mem_ctrls.dram.bytes_read::.cpu.data      2665152                       # Number of bytes read from this memory
-system.mem_ctrls.dram.bytes_read::total       2733888                       # Number of bytes read from this memory
-system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        68736                       # Number of instructions bytes read from this memory
-system.mem_ctrls.dram.bytes_inst_read::total        68736                       # Number of instructions bytes read from this memory
-system.mem_ctrls.dram.bytes_written::.writebacks       562816                       # Number of bytes written to this memory
-system.mem_ctrls.dram.bytes_written::total       562816                       # Number of bytes written to this memory
-system.mem_ctrls.dram.num_reads::.cpu.inst         1074                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_reads::.cpu.data        41643                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_reads::total          42717                       # Number of read requests responded to by this memory
-system.mem_ctrls.dram.num_writes::.writebacks         8794                       # Number of write requests responded to by this memory
-system.mem_ctrls.dram.num_writes::total          8794                       # Number of write requests responded to by this memory
-system.mem_ctrls.dram.bw_read::.cpu.inst       339510                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_read::.cpu.data     13164063                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_read::total         13503572                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_inst_read::.cpu.inst       339510                       # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_inst_read::total       339510                       # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_write::.writebacks      2779933                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_write::total         2779933                       # Write bandwidth from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.writebacks      2779933                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.cpu.inst       339510                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::.cpu.data     13164063                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.bw_total::total        16283506                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.dram.readBursts                42510                       # Number of DRAM read bursts
-system.mem_ctrls.dram.writeBursts                8766                       # Number of DRAM write bursts
-system.mem_ctrls.dram.perBankRdBursts::0         2596                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::1         2621                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::2         3114                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::3         2681                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::4         2980                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::5         2782                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::6         2771                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::7         2951                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::8         2756                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::9         2861                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::10         2749                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::11         2699                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::12         2368                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::13         2100                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::14         2725                       # Per bank write bursts
-system.mem_ctrls.dram.perBankRdBursts::15         1756                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::0          503                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::1          522                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::2          754                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::3          549                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::4          530                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::5          502                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::6          574                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::7          606                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::8          506                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::9          526                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::10          456                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::11          497                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::12          516                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::13          592                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::14          798                       # Per bank write bursts
-system.mem_ctrls.dram.perBankWrBursts::15          335                       # Per bank write bursts
-system.mem_ctrls.dram.totQLat               550136750                       # Total ticks spent queuing
-system.mem_ctrls.dram.totBusLat             212550000                       # Total ticks spent in databus transfers
-system.mem_ctrls.dram.totMemAccLat         1347199250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.dram.avgQLat                12941.35                       # Average queueing delay per DRAM burst
+system.mem_ctrls.rdPerTurnAround::samples          553                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::mean      81.934901                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::stdev    594.142122                       # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::0-511           548     99.10%     99.10% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::512-1023            3      0.54%     99.64% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.18%     99.82% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.18%    100.00% # Reads before turning the bus around for writes
+system.mem_ctrls.rdPerTurnAround::total           553                       # Reads before turning the bus around for writes
+system.mem_ctrls.wrPerTurnAround::samples          553                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::mean      17.893309                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::gmean     17.886701                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::stdev      0.471479                       # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::16               30      5.42%      5.42% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::17                4      0.72%      6.15% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::18              514     92.95%     99.10% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::19                5      0.90%    100.00% # Writes before turning the bus around for reads
+system.mem_ctrls.wrPerTurnAround::total           553                       # Writes before turning the bus around for reads
+system.mem_ctrls.bytesReadWrQ                   27392                       # Total number of bytes read from write queue
+system.mem_ctrls.bytesReadSys                 2927488                       # Total read bytes from the system interface side
+system.mem_ctrls.bytesWrittenSys               636672                       # Total written bytes from the system interface side
+system.mem_ctrls.avgRdBWSys                     14.59                       # Average system read bandwidth in MiByte/s
+system.mem_ctrls.avgWrBWSys                      3.17                       # Average system write bandwidth in MiByte/s
+system.mem_ctrls.totGap                  197211261500                       # Total gap between requests
+system.mem_ctrls.avgGap                    7082465.85                       # Average gap between requests
+system.mem_ctrls.requestorReadBytes::.cpu.inst        78208                       # Per-requestor bytes read from memory
+system.mem_ctrls.requestorReadBytes::.cpu.data      2821888                       # Per-requestor bytes read from memory
+system.mem_ctrls.requestorWriteBytes::.writebacks       633280                       # Per-requestor bytes write to memory
+system.mem_ctrls.requestorReadRate::.cpu.inst 389710.439507673145                       # Per-requestor bytes read from memory rate (Bytes/sec)
+system.mem_ctrls.requestorReadRate::.cpu.data 14061467.020271951333                       # Per-requestor bytes read from memory rate (Bytes/sec)
+system.mem_ctrls.requestorWriteRate::.writebacks 3155634.041676289402                       # Per-requestor bytes write to memory rate (Bytes/sec)
+system.mem_ctrls.requestorReadAccesses::.cpu.inst         1222                       # Per-requestor read serviced memory accesses
+system.mem_ctrls.requestorReadAccesses::.cpu.data        44520                       # Per-requestor read serviced memory accesses
+system.mem_ctrls.requestorWriteAccesses::.writebacks         9948                       # Per-requestor write serviced memory accesses
+system.mem_ctrls.requestorReadTotalLat::.cpu.inst     39900500                       # Per-requestor read total memory access latency
+system.mem_ctrls.requestorReadTotalLat::.cpu.data   1574373500                       # Per-requestor read total memory access latency
+system.mem_ctrls.requestorWriteTotalLat::.writebacks 3655144763000                       # Per-requestor write total memory access latency
+system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32651.80                       # Per-requestor read average memory access latency
+system.mem_ctrls.requestorReadAvgLat::.cpu.data     35363.29                       # Per-requestor read average memory access latency
+system.mem_ctrls.requestorWriteAvgLat::.writebacks 367425086.75                       # Per-requestor write average memory access latency
+system.mem_ctrls.dram.bytes_read::.cpu.inst        78208                       # Number of bytes read from this memory
+system.mem_ctrls.dram.bytes_read::.cpu.data      2849280                       # Number of bytes read from this memory
+system.mem_ctrls.dram.bytes_read::total       2927488                       # Number of bytes read from this memory
+system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        78208                       # Number of instructions bytes read from this memory
+system.mem_ctrls.dram.bytes_inst_read::total        78208                       # Number of instructions bytes read from this memory
+system.mem_ctrls.dram.bytes_written::.writebacks       636672                       # Number of bytes written to this memory
+system.mem_ctrls.dram.bytes_written::total       636672                       # Number of bytes written to this memory
+system.mem_ctrls.dram.num_reads::.cpu.inst          611                       # Number of read requests responded to by this memory
+system.mem_ctrls.dram.num_reads::.cpu.data        22260                       # Number of read requests responded to by this memory
+system.mem_ctrls.dram.num_reads::total          22871                       # Number of read requests responded to by this memory
+system.mem_ctrls.dram.num_writes::.writebacks         4974                       # Number of write requests responded to by this memory
+system.mem_ctrls.dram.num_writes::total          4974                       # Number of write requests responded to by this memory
+system.mem_ctrls.dram.bw_read::.cpu.inst       389710                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_read::.cpu.data     14197961                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_read::total         14587672                       # Total read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_inst_read::.cpu.inst       389710                       # Instruction read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_inst_read::total       389710                       # Instruction read bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_write::.writebacks      3172536                       # Write bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_write::total         3172536                       # Write bandwidth from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.writebacks      3172536                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.cpu.inst       389710                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::.cpu.data     14197961                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.bw_total::total        17760208                       # Total bandwidth to/from this memory (bytes/s)
+system.mem_ctrls.dram.readBursts                45314                       # Number of DRAM read bursts
+system.mem_ctrls.dram.writeBursts                9895                       # Number of DRAM write bursts
+system.mem_ctrls.dram.perBankRdBursts::0         2883                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::1         2849                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::2         3245                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::3         2910                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::4         3177                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::5         3022                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::6         3035                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::7         3028                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::8         2770                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::9         2926                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::10         2838                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::11         2892                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::12         2496                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::13         2170                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::14         3125                       # Per bank write bursts
+system.mem_ctrls.dram.perBankRdBursts::15         1948                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::0          618                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::1          618                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::2          807                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::3          644                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::4          622                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::5          607                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::6          700                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::7          645                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::8          518                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::9          534                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::10          464                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::11          514                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::12          534                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::13          612                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::14         1028                       # Per bank write bursts
+system.mem_ctrls.dram.perBankWrBursts::15          430                       # Per bank write bursts
+system.mem_ctrls.dram.totQLat               764636500                       # Total ticks spent queuing
+system.mem_ctrls.dram.totBusLat             226570000                       # Total ticks spent in databus transfers
+system.mem_ctrls.dram.totMemAccLat         1614274000                       # Total ticks spent from burst creation until serviced by the DRAM
+system.mem_ctrls.dram.avgQLat                16874.18                       # Average queueing delay per DRAM burst
 system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.dram.avgMemAccLat           31691.35                       # Average memory access latency per DRAM burst
-system.mem_ctrls.dram.readRowHits               19304                       # Number of row buffer hits during reads
-system.mem_ctrls.dram.writeRowHits               6416                       # Number of row buffer hits during writes
-system.mem_ctrls.dram.readRowHitRate            45.41                       # Row buffer hit rate for reads
-system.mem_ctrls.dram.writeRowHitRate           73.19                       # Row buffer hit rate for writes
-system.mem_ctrls.dram.bytesPerActivate::samples        25556                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::mean   128.410706                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::gmean    93.164590                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::stdev   162.165279                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::0-127        17711     69.30%     69.30% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::128-255         4644     18.17%     87.47% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::256-383         1898      7.43%     94.90% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::384-511          387      1.51%     96.42% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::512-639          191      0.75%     97.16% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::640-767          106      0.41%     97.58% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::768-895           80      0.31%     97.89% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::896-1023           85      0.33%     98.22% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::1024-1151          454      1.78%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesPerActivate::total        25556                       # Bytes accessed per row activation
-system.mem_ctrls.dram.bytesRead               2720640                       # Total number of bytes read from DRAM
-system.mem_ctrls.dram.bytesWritten             561024                       # Total number of bytes written to DRAM
-system.mem_ctrls.dram.avgRdBW               13.438136                       # Average DRAM read bandwidth in MiBytes/s
-system.mem_ctrls.dram.avgWrBW                2.771082                       # Average DRAM write bandwidth in MiBytes/s
+system.mem_ctrls.dram.avgMemAccLat           35624.18                       # Average memory access latency per DRAM burst
+system.mem_ctrls.dram.readRowHits               30555                       # Number of row buffer hits during reads
+system.mem_ctrls.dram.writeRowHits               7718                       # Number of row buffer hits during writes
+system.mem_ctrls.dram.readRowHitRate            67.43                       # Row buffer hit rate for reads
+system.mem_ctrls.dram.writeRowHitRate           78.00                       # Row buffer hit rate for writes
+system.mem_ctrls.dram.bytesPerActivate::samples        16936                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::mean   208.631082                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::gmean   170.323884                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::stdev   186.934847                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::0-127          253      1.49%      1.49% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::128-255        11972     70.69%     72.18% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::256-383         2616     15.45%     87.63% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::384-511          941      5.56%     93.19% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::512-639          298      1.76%     94.95% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::640-767          156      0.92%     95.87% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::768-895          104      0.61%     96.48% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::896-1023          103      0.61%     97.09% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::1024-1151          493      2.91%    100.00% # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesPerActivate::total        16936                       # Bytes accessed per row activation
+system.mem_ctrls.dram.bytesRead               2900096                       # Total number of bytes read from DRAM
+system.mem_ctrls.dram.bytesWritten             633280                       # Total number of bytes written to DRAM
+system.mem_ctrls.dram.avgRdBW               14.451177                       # Average DRAM read bandwidth in MiBytes/s
+system.mem_ctrls.dram.avgWrBW                3.155634                       # Average DRAM write bandwidth in MiBytes/s
 system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.dram.busUtil                    0.13                       # Data bus utilization in percentage
-system.mem_ctrls.dram.busUtilRead                0.10                       # Data bus utilization in percentage for reads
+system.mem_ctrls.dram.busUtil                    0.14                       # Data bus utilization in percentage
+system.mem_ctrls.dram.busUtilRead                0.11                       # Data bus utilization in percentage for reads
 system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
-system.mem_ctrls.dram.pageHitRate               50.16                       # Row buffer hit rate, read and write combined
-system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.dram.rank0.actEnergy        96047280                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls.dram.rank0.preEnergy        51050340                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls.dram.rank0.readEnergy      160621440                       # Energy for read commands per rank (pJ)
-system.mem_ctrls.dram.rank0.writeEnergy      23698800                       # Energy for write commands per rank (pJ)
-system.mem_ctrls.dram.rank0.refreshEnergy 15981254640.000002                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls.dram.rank0.actBackEnergy  18196440600                       # Energy for active background per rank (pJ)
-system.mem_ctrls.dram.rank0.preBackEnergy  62420035200                       # Energy for precharge background per rank (pJ)
+system.mem_ctrls.dram.pageHitRate               69.32                       # Row buffer hit rate, read and write combined
+system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.mem_ctrls.dram.rank0.actEnergy        64445640                       # Energy for activate commands per rank (pJ)
+system.mem_ctrls.dram.rank0.preEnergy        34253670                       # Energy for precharge commands per rank (pJ)
+system.mem_ctrls.dram.rank0.readEnergy      172423860                       # Energy for read commands per rank (pJ)
+system.mem_ctrls.dram.rank0.writeEnergy      27462420                       # Energy for write commands per rank (pJ)
+system.mem_ctrls.dram.rank0.refreshEnergy 15841116720.000002                       # Energy for refresh commands per rank (pJ)
+system.mem_ctrls.dram.rank0.actBackEnergy  13596725850                       # Energy for active background per rank (pJ)
+system.mem_ctrls.dram.rank0.preBackEnergy  65612141280                       # Energy for precharge background per rank (pJ)
 system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
 system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
 system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls.dram.rank0.totalEnergy   96929148300                       # Total energy per rank (pJ)
-system.mem_ctrls.dram.rank0.averagePower   478.764953                       # Core power per rank (mW)
+system.mem_ctrls.dram.rank0.totalEnergy   95348569440                       # Total energy per rank (pJ)
+system.mem_ctrls.dram.rank0.averagePower   475.121892                       # Core power per rank (mW)
 system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
-system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 162093660500                       # Time in different power states
-system.mem_ctrls.dram.rank0.pwrStateTime::REF   6760260000                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 170435125000                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::REF   6700980000                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank0.pwrStateTime::ACT  33602729000                       # Time in different power states
+system.mem_ctrls.dram.rank0.pwrStateTime::ACT  23546227500                       # Time in different power states
 system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank1.actEnergy        86422560                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls.dram.rank1.preEnergy        45934680                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls.dram.rank1.readEnergy      142899960                       # Energy for read commands per rank (pJ)
-system.mem_ctrls.dram.rank1.writeEnergy      22059720                       # Energy for write commands per rank (pJ)
-system.mem_ctrls.dram.rank1.refreshEnergy 15981254640.000002                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls.dram.rank1.actBackEnergy  17246846250                       # Energy for active background per rank (pJ)
-system.mem_ctrls.dram.rank1.preBackEnergy  63219693600                       # Energy for precharge background per rank (pJ)
+system.mem_ctrls.dram.rank1.actEnergy        56477400                       # Energy for activate commands per rank (pJ)
+system.mem_ctrls.dram.rank1.preEnergy        30018450                       # Energy for precharge commands per rank (pJ)
+system.mem_ctrls.dram.rank1.readEnergy      151118100                       # Energy for read commands per rank (pJ)
+system.mem_ctrls.dram.rank1.writeEnergy      24189480                       # Energy for write commands per rank (pJ)
+system.mem_ctrls.dram.rank1.refreshEnergy 15841116720.000002                       # Energy for refresh commands per rank (pJ)
+system.mem_ctrls.dram.rank1.actBackEnergy  12971535030                       # Energy for active background per rank (pJ)
+system.mem_ctrls.dram.rank1.preBackEnergy  66138617760                       # Energy for precharge background per rank (pJ)
 system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
 system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
 system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls.dram.rank1.totalEnergy   96745111410                       # Total energy per rank (pJ)
-system.mem_ctrls.dram.rank1.averagePower   477.855934                       # Core power per rank (mW)
+system.mem_ctrls.dram.rank1.totalEnergy   95213072940                       # Total energy per rank (pJ)
+system.mem_ctrls.dram.rank1.averagePower   474.446713                       # Core power per rank (mW)
 system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
-system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 164182260000                       # Time in different power states
-system.mem_ctrls.dram.rank1.pwrStateTime::REF   6760260000                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 171810010250                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::REF   6700980000                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
-system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31514129500                       # Time in different power states
+system.mem_ctrls.dram.rank1.pwrStateTime::ACT  22171342250                       # Time in different power states
 system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
-system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp              21067                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty         8794                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            16742                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             21650                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            21650                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         21067                       # Transaction distribution
-system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       110970                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_count_system.l2.mem_side_port::total       110970                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_count::total                 110970                       # Packet count per connected requestor and responder (bytes)
-system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3296704                       # Cumulative packet size per connected requestor and responder (bytes)
-system.membus.pkt_size_system.l2.mem_side_port::total      3296704                       # Cumulative packet size per connected requestor and responder (bytes)
-system.membus.pkt_size::total                 3296704                       # Cumulative packet size per connected requestor and responder (bytes)
+system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.membus.trans_dist::ReadResp              11519                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty         4974                       # Transaction distribution
+system.membus.trans_dist::CleanEvict             9242                       # Transaction distribution
+system.membus.trans_dist::ReadExReq             11352                       # Transaction distribution
+system.membus.trans_dist::ReadExResp            11352                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq         11519                       # Transaction distribution
+system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        59958                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_count_system.l2.mem_side_port::total        59958                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_count::total                  59958                       # Packet count per connected requestor and responder (bytes)
+system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3564160                       # Cumulative packet size per connected requestor and responder (bytes)
+system.membus.pkt_size_system.l2.mem_side_port::total      3564160                       # Cumulative packet size per connected requestor and responder (bytes)
+system.membus.pkt_size::total                 3564160                       # Cumulative packet size per connected requestor and responder (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
 system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples             42717                       # Request fanout histogram
+system.membus.snoop_fanout::samples             22871                       # Request fanout histogram
 system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
 system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   42717    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                   22871    100.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               42717                       # Request fanout histogram
-system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.membus.reqLayer2.occupancy           103462000                       # Layer occupancy (ticks)
-system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          230489750                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total               22871                       # Request fanout histogram
+system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.membus.reqLayer2.occupancy            76889500                       # Layer occupancy (ticks)
+system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
+system.membus.respLayer1.occupancy          215445500                       # Layer occupancy (ticks)
 system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-system.tol2bus.trans_dist::ReadResp            303713                       # Transaction distribution
-system.tol2bus.trans_dist::WritebackDirty       349477                       # Transaction distribution
-system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
-system.tol2bus.trans_dist::CleanEvict           99546                       # Transaction distribution
-system.tol2bus.trans_dist::ReadExReq           118957                       # Transaction distribution
-system.tol2bus.trans_dist::ReadExResp          118957                       # Transaction distribution
-system.tol2bus.trans_dist::ReadCleanReq          1080                       # Transaction distribution
-system.tol2bus.trans_dist::ReadSharedReq       302633                       # Transaction distribution
-system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2210                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1262722                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_count::total               1264932                       # Packet count per connected requestor and responder (bytes)
-system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        72320                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     48785472                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.pkt_size::total               48857792                       # Cumulative packet size per connected requestor and responder (bytes)
-system.tol2bus.snoops                           29481                       # Total snoops (count)
-system.tol2bus.snoopTraffic                    562816                       # Total snoop traffic (bytes)
-system.tol2bus.snoop_fanout::samples           452151                       # Request fanout histogram
-system.tol2bus.snoop_fanout::mean            0.027871                       # Request fanout histogram
-system.tol2bus.snoop_fanout::stdev           0.164604                       # Request fanout histogram
+system.tol2bus.trans_dist::ReadResp            269820                       # Transaction distribution
+system.tol2bus.trans_dist::WritebackDirty       317582                       # Transaction distribution
+system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
+system.tol2bus.trans_dist::CleanEvict           73460                       # Transaction distribution
+system.tol2bus.trans_dist::ReadExReq           106314                       # Transaction distribution
+system.tol2bus.trans_dist::ReadExResp          106314                       # Transaction distribution
+system.tol2bus.trans_dist::ReadCleanReq           616                       # Transaction distribution
+system.tol2bus.trans_dist::ReadSharedReq       269204                       # Transaction distribution
+system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1276                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1125530                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_count::total               1126806                       # Packet count per connected requestor and responder (bytes)
+system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        84480                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     88080128                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.pkt_size::total               88164608                       # Cumulative packet size per connected requestor and responder (bytes)
+system.tol2bus.snoops                           16548                       # Total snoops (count)
+system.tol2bus.snoopTraffic                    636672                       # Total snoop traffic (bytes)
+system.tol2bus.snoop_fanout::samples           392682                       # Request fanout histogram
+system.tol2bus.snoop_fanout::mean            0.018572                       # Request fanout histogram
+system.tol2bus.snoop_fanout::stdev           0.135009                       # Request fanout histogram
 system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::0                 439549     97.21%     97.21% # Request fanout histogram
-system.tol2bus.snoop_fanout::1                  12602      2.79%    100.00% # Request fanout histogram
+system.tol2bus.snoop_fanout::0                 385389     98.14%     98.14% # Request fanout histogram
+system.tol2bus.snoop_fanout::1                   7293      1.86%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.tol2bus.snoop_fanout::total             452151                       # Request fanout histogram
-system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 202456649500                       # Cumulative time (in ticks) in various power states
-system.tol2bus.reqLayer0.occupancy          761864000                       # Layer occupancy (ticks)
-system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
-system.tol2bus.respLayer0.occupancy           1620000                       # Layer occupancy (ticks)
+system.tol2bus.snoop_fanout::total             392682                       # Request fanout histogram
+system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 200682332500                       # Cumulative time (in ticks) in various power states
+system.tol2bus.reqLayer0.occupancy         1000640000                       # Layer occupancy (ticks)
+system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
+system.tol2bus.respLayer0.occupancy           1540000                       # Layer occupancy (ticks)
 system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.tol2bus.respLayer1.occupancy         632385000                       # Layer occupancy (ticks)
-system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
+system.tol2bus.respLayer1.occupancy         938795000                       # Layer occupancy (ticks)
+system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 
 ---------- End Simulation Statistics   ----------
