# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nano_processor.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../nano_processor.srcs/sources_1/new/Decorder_2_to_4.vhd" \
"../../../../nano_processor.srcs/sources_1/new/Reg_bank.vhd" \
"../../../../nano_processor.srcs/sources_1/new/register4.vhd" \
"../../../../nano_processor.srcs/sim_1/new/tb_Reg_Bank.vhd" \

# Do not sort compile order
nosort
