<?xml version="1.0" encoding="UTF-8"?>
<definitions publication-date="2025-01-01" publication-type="official">
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H01L</classification-symbol><definition-title>SEMICONDUCTOR DEVICES NOT COVERED BY CLASS <class-ref scheme="cpc">H10</class-ref>  (use of semiconductor devices for measuring <class-ref scheme="cpc">G01</class-ref>; resistors in general <class-ref scheme="cpc">H01C</class-ref>; magnets, inductors or transformers <class-ref scheme="cpc">H01F</class-ref>; capacitors in general <class-ref scheme="cpc">H01G</class-ref>; electrolytic devices <class-ref scheme="cpc">H01G9/00</class-ref>; batteries or accumulators <class-ref scheme="cpc">H01M</class-ref>; waveguides, resonators or lines of the waveguide type <class-ref scheme="cpc">H01P</class-ref>; line connectors or current collectors <class-ref scheme="cpc">H01R</class-ref>; stimulated-emission devices <class-ref scheme="cpc">H01S</class-ref>; electromechanical resonators <class-ref scheme="cpc">H03H</class-ref>; loudspeakers, microphones, gramophone pick-ups or like acoustic electromechanical transducers <class-ref scheme="cpc">H04R</class-ref>; electric light sources in general <class-ref scheme="cpc">H05B</class-ref>; printed circuits, hybrid circuits, casings or constructional details of electrical apparatus, manufacture of assemblages of electrical components <class-ref scheme="cpc">H05K</class-ref>; use of semiconductor devices in circuits having a particular application, see the subclass for the application)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">in general</paragraph-text><list><list-item><paragraph-text type="body">discrete and integrated semiconductor devices and</paragraph-text></list-item><list-item><paragraph-text type="body">other electric solid state devices (as far as not provided for in another subclass) and</paragraph-text></list-item><list-item><paragraph-text type="body">details thereof.</paragraph-text></list-item></list><paragraph-text type="body">This includes the following kind of devices:</paragraph-text><list><list-item><paragraph-text type="body">integrated circuit devices, e.g. CMOS integrated devices, DRAM, EPROM or CCD;</paragraph-text></list-item><list-item><paragraph-text type="body">semiconductor devices (e.g. field-effect, bipolar) adapted for rectifying, amplifying, oscillating or switching, e.g. diodes, transistors or thyristors;</paragraph-text></list-item><list-item><paragraph-text type="body">semiconductor devices sensitive to radiation, e.g. photo diodes, photo transistors or solar cells;</paragraph-text></list-item><list-item><paragraph-text type="body">incoherent light emitting diodes, e.g. LED;</paragraph-text></list-item><list-item><paragraph-text type="body">solid state devices using organic materials as the active part or using a combination of organic materials with other materials as the active part, e.g. organic LED or polymer LED;</paragraph-text></list-item><list-item><paragraph-text type="body">electric solid state devices using thermoelectric, superconductive, piezoelectric, electrostrictive, magnetostrictive, galvano-magnetic or bulk negative resistance effects, e.g. thermo couples, Peltier elements, Josephson elements, piezo elements;</paragraph-text></list-item><list-item><paragraph-text type="body">photo-resistors, magnetic field dependent resistors or field effect resistors;</paragraph-text></list-item><list-item><paragraph-text type="body">capacitors having potential barriers or resistors having potential barriers;</paragraph-text></list-item><list-item><paragraph-text type="body">thin-film or thick-film circuits;</paragraph-text></list-item><list-item><paragraph-text type="body">processes and apparatus adapted for the manufacture or treatment of such devices, except where such processes relate to single step processes for which provision exists elsewhere.</paragraph-text></list-item></list></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Microstructural devices or systems are classified in subclass <class-ref scheme="cpc">B81B</class-ref>, and the processes and apparatus specially adapted for the manufacture or treatment thereof are classified in subclass <class-ref scheme="cpc">B81C</class-ref>. So, by way of example, microelectro-mechanical devices (MEMS), containing microelectronic and mechanical components, are classified in group <class-ref scheme="cpc">B81B7/02</class-ref>, and their manufacture, treatment or assembling in the relevant groups of <class-ref scheme="cpc">B81C</class-ref>. Microstructural devices or systems working purely electrically or electronically, or related processes or apparatus for the manufacture or treatment thereof are, however, not covered by <class-ref scheme="cpc">B81B</class-ref> or <class-ref scheme="cpc">B81C</class-ref> and are classified in section&#160;<class-ref scheme="cpc">H</class-ref>, for example in the groups of the current subclass <class-ref scheme="cpc">H01L</class-ref>.</paragraph-text><paragraph-text type="body">Microstructural devices or systems being of other than purely electrical or electronically type, and apparatus or processes for the manufacture or treatment thereof, which are normally classified in the subclasses <class-ref scheme="cpc">B81B</class-ref> and <class-ref scheme="cpc">B81C</class-ref>, may be also classified in those groups of <class-ref scheme="cpc">H01L</class-ref> providing for their structural or functional features, whenever such features are of interest per se.</paragraph-text><paragraph-text type="body">Nanostructures, which are normally classified in subclass <class-ref scheme="cpc">B82B</class-ref>, may be also classified in those groups of <class-ref scheme="cpc">H01L</class-ref> providing for their structural or functional features, whenever such features are of interest per se.</paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Use of semiconductor devices for measuring</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Non-adjustable resistors from semiconductor material</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01C7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Magnets, inductors, transformers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01F</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Capacitors in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01G</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electrolytic devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01G9/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Batteries, accumulators</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01M</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Waveguides, resonators or lines of the waveguide type</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01P</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Line connectors, current collectors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01R</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lasers, stimulated emission devices, e.g. semiconductor laser</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01S</class-ref>, <class-ref scheme="cpc">H01S5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electromechanical resonators; impedance networks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03H</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Loudspeakers, microphones, gramophone pick-ups or like acoustic electromechanical transducers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04R</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electric light sources in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Printed circuits, hybrid circuits, casings or constructional details of electric apparatus, manufacture of assemblages of electrical components</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Containers merely intended for transport or storage of wafers except during manufacture or finishing devices thereon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B65D85/30</class-ref> </paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Conveying systems for semiconductor wafers except during manufacture or treatment of semiconductor or electric solid state devices or components thereon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B65G49/07</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Micromechanical Devices (MEMS)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B81B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes and apparatus specially adapted for the manufacture or treatment of microstructural devices or systems</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B81C</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Coating Material</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Non-mechanical removal of metallic material from surface</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23F</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Measurement of Mechanical Vibrations or Ultrasonic, Sonic or Infrasonic Waves</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01H</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Measurement of Intensity, velocity, Spectral, Content, Polarization, Phase or Pulse Characteristic of Infrared, Visible or Ultraviolet Light</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01J</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Measuring Electrical or Magnetic Variables</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01P</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details of scanning-probe apparatus, in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01Q10/00</class-ref> - <class-ref scheme="cpc">G01Q90/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Radio Direction-Finding; Radio Navigation; Determining Distance or Velocity by Use of Radio Waves; Locating or Presence-Detecting by Use of the Reflection or Reradiation of Radio Waves; Analogous Arrangements Using Other Waves</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01S</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Measuring Nuclear or X-Radiation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01T</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electro photography</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03G</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Systems for Regulating Electrical or Magnetic Variables</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05F</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Digital Computers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Static Stores</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Conductive and Insulating Materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electric discharge tubes or discharge lamps</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Amplifiers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03F</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pictorial Communication, e.g. Television</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04N</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In this subclass, Indexing Codes are mainly attributed with a view to allow retrieval of documents comprising a combination of technical characteristics, some of them being unimportant per se, and, hence, identified as additional information rather than invention information.</paragraph-text><paragraph-text type="body">In this subclass, both the process and apparatus for the manufacture or treatment of a device and the device itself are classified, whenever both of these are described sufficiently to be of interest.</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">assembly of a device</paragraph-text></table-column><table-column><paragraph-text type="body">the &quot;assembly&quot; of a device is the building up of the device from its component constructional units and includes the provision of fillings in containers.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">complete device</paragraph-text></table-column><table-column><paragraph-text type="body">a &quot;complete device&quot; is a device in its fully assembled state which may or may not require further treatment, e.g. electro-forming, before it is ready for use but which does not require the addition of further structural units.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">component</paragraph-text></table-column><table-column><paragraph-text type="body">a &quot;component&quot; is one electric circuit element of a plurality of elements formed in or on a common substrate.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">container</paragraph-text></table-column><table-column><paragraph-text type="body">a &quot;container&quot; is an enclosure forming part of the complete device and is essentially a solid construction in which the body of the device is placed, or which is formed around the body without forming an intimate layer thereon.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">device</paragraph-text></table-column><table-column><paragraph-text type="body">the term &quot;device&quot; refers to an electric circuit element; where an electric circuit element is one of a plurality of elements formed in or on a common substrate it is referred to as a &quot;component&quot;.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">electrodes</paragraph-text></table-column><table-column><paragraph-text type="body">&quot;electrodes&quot; are regions in or on the body of the device (other than the solid-state body itself), which exert an influence on the solid-state body electrically, whether or not an external electrical connection is made thereto. An electrode may include several portions and the term includes metallic regions which exert influence on the solid-state body through an insulating region (e.g. capacitive coupling) and inductive coupling arrangements to the body. The dielectric region in a capacitive arrangement is regarded as part of the electrode. In arrangements including several portions only those portions which exert an influence on the solid-state body by virtue of their shape, size or disposition or the material of which they are formed are considered to be part of the electrode. The other portions are considered to be &quot;arrangements for conducting electric current to or from the solid-state body&quot; or &quot;interconnections between solid state components formed in or on a common substrate&quot;, i.e. leads.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">encapsulation</paragraph-text></table-column><table-column><paragraph-text type="body">an &quot;encapsulation&quot; is an enclosure which consists of one or more layers formed on the body and in intimate contact therewith.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">integrated circuit</paragraph-text></table-column><table-column><paragraph-text type="body">an &quot;integrated circuit&quot; is a device where all components, e.g. diodes, resistors, are built up on a common substrate and form the device including interconnections between the components.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">integration process</paragraph-text></table-column><table-column><paragraph-text type="body">processes for the manufacture of at least two different components where the process is especially adapted to their integration, e.g. to take advantage of the integration or to reduce their manufacturing cost. Example: in a CMOS process, the same ion implant dopes the p-MOS gate and the n-MOS source and drain. Consequently, a process for the manufacture of a component per se is not considered as an integration process, even though that component will be part of an integrated circuit.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">interconnection </paragraph-text></table-column><table-column><paragraph-text type="body">refers to the arrangement of conductive and insulating regions aimed at electrically connecting the respective electrodes of at least two device units, e.g. two transistors. </paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">parts</paragraph-text></table-column><table-column><paragraph-text type="body">the term &quot;parts&quot; includes all structural units which are included in a complete &quot;device&quot;.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">solid state body</paragraph-text></table-column><table-column><paragraph-text type="body">the expression &quot;solid state body&quot; refers to the body of material within which, or at the surface of which, the physical effects characteristic of the device occur. In thermoelectric devices it includes all materials in the current path.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">wafer</paragraph-text></table-column><table-column><paragraph-text type="body">a &quot;wafer&quot; means a slice of semiconductor or crystalline substrate material, which can be modified by impurity diffusion (doping), ion implantation or epitaxy, and whose active surface can be processed into arrays of discrete devices or integrated circuits.</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><special-meanings>
<paragraph-text type="preamble">In patent documents, the following words/expressions are often used with the meaning indicated:</paragraph-text>
<table>
<table-row><table-column><paragraph-text type="body">package</paragraph-text></table-column><table-column><paragraph-text type="body">container, encapsulation.</paragraph-text></table-column></table-row></table>
</special-meanings></synonyms-keywords></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/00</classification-symbol><definition-title>Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes and apparatus that are specially adapted for the manufacturing of semiconductor or solid state devices belonging to the type:</paragraph-text><list><list-item><paragraph-text type="body">Integrated circuit devices, e.g. CMOS integrated devices, DRAM, EPROM, CCD;</paragraph-text></list-item><list-item><paragraph-text type="body">Semiconductor devices (e.g. field-effect, bipolar) adapted for rectifying, amplifying, oscillating or switching, e.g. diodes, transistors, thyristors;</paragraph-text></list-item></list><paragraph-text type="body">This main group includes;</paragraph-text><list><list-item><paragraph-text type="body">Manufacture or treatment of the above semiconductor devices or of parts thereof</paragraph-text></list-item><list-item><paragraph-text type="body">Manufacture or treatment of solid state devices other than semiconductor devices, or of parts thereof</paragraph-text></list-item><list-item><paragraph-text type="body">Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components</paragraph-text></list-item><list-item><paragraph-text type="body">Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; manufacture of integrated circuit devices or of parts thereof</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Processes for applying liquids or other fluent materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B05D1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Liquid cleaning (in general)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B08B3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Machines, Devices, or Processes for Grinding or Polishing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B24B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Containers, packaging elements or packages specially adapted for particular articles or materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B65D85/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Shaped ceramic Products</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C04B35/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Polishing compositions</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C09G1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cleaning Compositions</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C11D</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C14/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating (CVD)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C16/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body"> Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds,without leaving reaction products of surface material in the coating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C18/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Etching metallic material by chemical means</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23F1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes for the Electrolytic or Electrophoretic Production of Coatings</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C25D</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Single Crystal Growth; Epitaxy</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C30B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing individual semiconductor devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Preparation of originals for the photomechanical production of textured or patterned surfaces</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Photolithographic, production of textured or patterned surfaces</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F9/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Discharge tubes with provision for introducing objects or material to be exposed to the discharge (plasma etching; ion implantation)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J37/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K13/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes or apparatus specially adapted for the manufacture or treatment of devices or parts thereof </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B</class-ref>, <class-ref scheme="cpc">H10D</class-ref>, <class-ref scheme="cpc">H10F</class-ref>, <class-ref scheme="cpc">H10H</class-ref>, <class-ref scheme="cpc">H10K</class-ref> or <class-ref scheme="cpc">H10N</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Single mono-steps for which a provision exists elsewhere in CPC need not to be classified in <class-ref scheme="cpc">H01L21/00</class-ref>, except if they are specific to the fabrication of semiconductor devices as defined under <class-ref scheme="cpc">H01L21/00</class-ref>. E.g., apparatuses which are not specific to the fabrication of these devices, e.g. apparatuses for depositing layers, are classified in <class-ref scheme="cpc">C23C</class-ref> or <class-ref scheme="cpc">C30B</class-ref>.</paragraph-text><paragraph-text type="body">Direct pre-treatment or direct post-treatment of a specific step is classified under the specific step if no other place exists in <class-ref scheme="cpc">H01L21/00</class-ref>. Example: annealing after layer coating is classified together with the coating. Exception: cleaning, see <class-ref scheme="cpc">H01L21/02041</class-ref></paragraph-text><paragraph-text type="body">In <class-ref scheme="cpc">H01L21/00</class-ref>, poly-silicon is generally considered as a conductive material for classification purposes, except for its deposition (<class-ref scheme="cpc">H01L21/02365</class-ref>) where it is considered as semiconducting.</paragraph-text><paragraph-text type="body">Polishing or chemical-mechanical polishing are not distinguished for classification.</paragraph-text><paragraph-text type="body">Machines and apparatuses for which a provision exists somewhere else in CPC are not classified In <class-ref scheme="cpc">H01L21/00</class-ref>. For example apparatus for deposition of materials are classified in <class-ref scheme="cpc">C23C</class-ref> or <class-ref scheme="cpc">C30B</class-ref>.</paragraph-text><paragraph-text type="body">Machines and apparatuses for which no particular provision exists in CPC are classified in <class-ref scheme="cpc">H01L21/67</class-ref> and subgroups. See also the notes under <class-ref scheme="cpc">H01L21/67</class-ref>.</paragraph-text><paragraph-text type="body">Processes mainly consisting of features of the use of the elements of the apparatus and which are necessary to operate said apparatus (like for example rotating the turntable of a polisher, evacuating the chamber of a plasma appraratus etc...) need not to be classified in <class-ref scheme="cpc">H01L21/00</class-ref>.</paragraph-text><paragraph-text type="body">Subject matter relating to processes and apparatus which are clearly suitable for manufacture or treatment of devices whose bodies comprise elements of the fourth group of the Periodic Table (silicon, germanium), and where the material used is not explicitly specified, is classified in the subgroups relating to semiconductors of the fourth group of the Periodic Table (silicon, germanium).</paragraph-text><paragraph-text type="body">For multistep processes, a junction between two regions of the same material but in a different crystalline state, e.g. amorphous silicon or polysilicon emitters on single crystalline silicon, is not considered as a heterojunction.</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Dry Process</paragraph-text></table-column><table-column><paragraph-text type="body">refers to processes wherein only gases or vapours are provided on the surface of a substrate, e.g. a wafer, irrespective of the physical state of the reaction products, gaseous, liquid or solid.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Wet Process </paragraph-text></table-column><table-column><paragraph-text type="body">refers to processes wherein only liquids are provided at the surface of a wafer, including the condensation on the surface of a wafer of gaseous components.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body"> Pre-, post-treatment</paragraph-text></table-column><table-column><paragraph-text type="body"> direct, for example in situ, treatment, preceding or following a main technological step, aimed at improving said main technological step or its result. Not considered as a technological step per se. Examples: - annealing or crystallisation after deposition of insulating layers, - cleaning before or after a technological step, - modifying an insulating layer just after its formation, e.g. implantation after deposition</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">After treatment</paragraph-text></table-column><table-column><paragraph-text type="body"> Subsequent main technological step. Examples: - patterning or polishing of a layer after deposition- modifying an insulating layer after a step which is not the formation of the insulating layer </paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column><paragraph-text type="body">CVD</paragraph-text></table-column><table-column><paragraph-text type="body">Chemical vapour deposition</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PECVD</paragraph-text></table-column><table-column><paragraph-text type="body">Plasma enhanced CVD</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">LPCVD</paragraph-text></table-column><table-column><paragraph-text type="body">Low pressure CVD</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PVD</paragraph-text></table-column><table-column><paragraph-text type="body">Physical Vapour Deposition</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ALD</paragraph-text></table-column><table-column><paragraph-text type="body">Atomic layer deposition</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ALE</paragraph-text></table-column><table-column><paragraph-text type="body">Atomic layer epitaxy</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CMP</paragraph-text></table-column><table-column><paragraph-text type="body">Chemical mechanical polishing</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ECMP</paragraph-text></table-column><table-column><paragraph-text type="body">Electrochemical CMP</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SOI</paragraph-text></table-column><table-column><paragraph-text type="body">Silicon on Insulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">BESOI</paragraph-text></table-column><table-column><paragraph-text type="body">Bonded and Etched-Back Silicon-On-Insulator</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SOS</paragraph-text></table-column><table-column><paragraph-text type="body">Silicon on Sapphire</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">HSG</paragraph-text></table-column><table-column><paragraph-text type="body">Hemispherical grain</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">RIE</paragraph-text></table-column><table-column><paragraph-text type="body">Reactive ion etching</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">BSG</paragraph-text></table-column><table-column><paragraph-text type="body">boron silicate glass</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PSG</paragraph-text></table-column><table-column><paragraph-text type="body">phosphorous silicate glass</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">BPSG</paragraph-text></table-column><table-column><paragraph-text type="body">boron phosphorous silicate glass</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">USG</paragraph-text></table-column><table-column><paragraph-text type="body">Undoped silicate glass</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">FSG</paragraph-text></table-column><table-column><paragraph-text type="body">Fluorine silicate glass</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PZT</paragraph-text></table-column><table-column><paragraph-text type="body">Lead zirconate titanate</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">BST</paragraph-text></table-column><table-column><paragraph-text type="body">Barium strontium titanate</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">HSQ</paragraph-text></table-column><table-column><paragraph-text type="body">Hydrogen silsesquioxane</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MBE</paragraph-text></table-column><table-column><paragraph-text type="body">Molecular beam epitaxy</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ELO</paragraph-text></table-column><table-column><paragraph-text type="body">Epitaxial lateral overgrowth</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MIS</paragraph-text></table-column><table-column><paragraph-text type="body">Metal-insulator-semiconductor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MOS</paragraph-text></table-column><table-column><paragraph-text type="body">Metal-oxide-semiconductor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CMOS</paragraph-text></table-column><table-column><paragraph-text type="body">Complementary MOS</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DMOS</paragraph-text></table-column><table-column><paragraph-text type="body">Double diffused MOS</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">VDMOS</paragraph-text></table-column><table-column><paragraph-text type="body">Vertical DMOS</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">LDMOS</paragraph-text></table-column><table-column><paragraph-text type="body">Lateral DMOS</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">IMPATT</paragraph-text></table-column><table-column><paragraph-text type="body">Impact Ionization Avalanche Transit Time</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">TRAPATT</paragraph-text></table-column><table-column><paragraph-text type="body">Trapped Plasma Avalanche Triggered Transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SITh</paragraph-text></table-column><table-column><paragraph-text type="body">Static induction thyristor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">FCTh</paragraph-text></table-column><table-column><paragraph-text type="body">Field controlled thyristor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">IGBT</paragraph-text></table-column><table-column><paragraph-text type="body">Insulated Gate Bipolar Transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">HET</paragraph-text></table-column><table-column><paragraph-text type="body">Hot electron transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SET</paragraph-text></table-column><table-column><paragraph-text type="body">Single electron transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SIT</paragraph-text></table-column><table-column><paragraph-text type="body">Static Induction Transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MBT</paragraph-text></table-column><table-column><paragraph-text type="body">Metal base transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">RHET</paragraph-text></table-column><table-column><paragraph-text type="body">Resonant tunnelling hot electron transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">RTT</paragraph-text></table-column><table-column><paragraph-text type="body">Resonant tunnelling transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">BBT</paragraph-text></table-column><table-column><paragraph-text type="body">Bulk barrier transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PBT</paragraph-text></table-column><table-column><paragraph-text type="body">Permeable Base Transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">HFET</paragraph-text></table-column><table-column><paragraph-text type="body">Heterostructure FET</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">HIGFET</paragraph-text></table-column><table-column><paragraph-text type="body">Heterostructure Insulated Gate FET</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SISFET</paragraph-text></table-column><table-column><paragraph-text type="body">Semiconductor-insulator-semiconductor FET</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">HJFET</paragraph-text></table-column><table-column><paragraph-text type="body">Hetero Junction FET</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MISFET</paragraph-text></table-column><table-column><paragraph-text type="body">Metal-insulator-semiconductor FET</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">JFET</paragraph-text></table-column><table-column><paragraph-text type="body">Junction FET</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">FinFET</paragraph-text></table-column><table-column><paragraph-text type="body">FET with Fin-type channel</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MuGFET</paragraph-text></table-column><table-column><paragraph-text type="body">Multi Gate FET</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">HEMT</paragraph-text></table-column><table-column><paragraph-text type="body">High Electron Mobility Transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PDBT</paragraph-text></table-column><table-column><paragraph-text type="body">Planar doped barrier transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CHINT</paragraph-text></table-column><table-column><paragraph-text type="body">Charge injection transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">LDD</paragraph-text></table-column><table-column><paragraph-text type="body">lightly doped drain</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DDD</paragraph-text></table-column><table-column><paragraph-text type="body">Double diffused drain</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">EPIC</paragraph-text></table-column><table-column><paragraph-text type="body">Epitaxial Passivated Integrated Circuit</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">LOCOS</paragraph-text></table-column><table-column><paragraph-text type="body">Local Oxidation of Silicon</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SWAMI</paragraph-text></table-column><table-column><paragraph-text type="body">Side Wall Masked Isolation</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SILO</paragraph-text></table-column><table-column><paragraph-text type="body">Sealed Isolation LOCOS</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SIMOX</paragraph-text></table-column><table-column><paragraph-text type="body">Separation by Implantation of Oxygen</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">FIPOS</paragraph-text></table-column><table-column><paragraph-text type="body">Full Isolation by porous oxidized silicon</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ELTRAN</paragraph-text></table-column><table-column><paragraph-text type="body">Epitaxial Layer Transfer</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SEG</paragraph-text></table-column><table-column><paragraph-text type="body">Selective Epitaxial Growth</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Dynamic RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CCD</paragraph-text></table-column><table-column><paragraph-text type="body">Charge Coupled Device</paragraph-text></table-column></table-row></table>
</abbreviations></synonyms-keywords></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/02002</classification-symbol><definition-title>{Preparing wafers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multi-step processes for the manufacture of semiconductor wafers for the fabrication of semiconductor devices as defined under <class-ref scheme="cpc">H01L21/00</class-ref>, prior to the fabrication of any device or part of device, i.e. between the sawing of ingots (covered by <class-ref scheme="cpc">B28D</class-ref>) and the cleaning of the wafers (<class-ref scheme="cpc">H01L21/02041</class-ref>), e.g. grinding followed by lapping and polishing.</paragraph-text><paragraph-text type="body">Covers the preparation of bulk semiconductor wafers (e.g. bulk silicon wafers).</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">See also <class-ref scheme="cpc">H10D84/00</class-ref>, which has been used for classifying the fabrication of substrates containing parts of Group-IV and Group AIII-BV semiconductors.</paragraph-text><paragraph-text type="body">See also <class-ref scheme="cpc">C30B33/00</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thermal smoothening </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/324</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Fabrication of inhomogeneous wafer, e.g. SOI</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Marking of wafers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/544</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Forming flats </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C30B33/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02005</classification-symbol><definition-title>{Preparing bulk and homogeneous wafers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Bulk, homogeneous wafers:</paragraph-text><list><list-item><paragraph-text type="body">Group IV, Si, Ge,</paragraph-text></list-item><list-item><paragraph-text type="body">Group III-V, GaAs, InP,</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0201</classification-symbol><definition-title>{Specific process step}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep process for preparing wafers where the accent is put on a specific step.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02013</classification-symbol><definition-title>{Grinding, lapping}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep process for preparing wafers where the accent is put on the grinding or lapping, e.g. multiple grinding steps.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02016</classification-symbol><definition-title>{Backside treatment}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep process for preparing wafers where the accent is put on the backside treatment.</paragraph-text><paragraph-text type="body">Includes backside treatment for recognition purposes</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02019</classification-symbol><definition-title>{Chemical etching}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep process for preparing wafers where the accent is put on the chemical etching step or steps.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Chemical or electrical treatment, e.g. electrolytic etching</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/306</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02021</classification-symbol><definition-title>{Edge treatment, chamfering}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep process for preparing wafers where the accent is put on the edge treatment, e.g. chamfering.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Does not cover the processing of edges of Smart Cut donor substrates, classified in reclaiming/reprocessing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02032</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02024</classification-symbol><definition-title>{Mirror polishing}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep process for preparing wafers where the accent is put on the mirror polishing.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In case a mechanical mirror polishing is completed by a chemical flattening step, e.g. a gaseous flattening step, the latter is classified independently.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02027</classification-symbol><definition-title>{Setting crystal orientation}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep processes for preparing wafers having a specific orientation planes as useful plane, or a specific orientation plane in a plane parallel to the surface.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Single-crystal growth by pulling from a melt characterised by the seed, e.g. its crystallographic orientation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C30B15/36</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0203</classification-symbol><definition-title>{Making porous regions on the surface}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Making a surface of the wafer porous. Includes formation of internal porous regions.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Localized formation (using e.g. masks) of porous regions</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/306</class-ref>, <class-ref scheme="cpc">H01L21/3063</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02032</classification-symbol><definition-title>{by reclaiming or re-processing}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep processes for reclaiming or re-processing, a wafer containing more than a cleaning process. Also contains the re-processing of Smart-Cut donor substrates.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Specific cleaning for reclaiming or reprocessing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02079</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02035</classification-symbol><definition-title>{Shaping}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes adapted to change the shape of a wafer, either in the surface plane (e.g. square, rectangular wafers), or in cross section (bone cross section).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">The provision of flats, classified with the fabrication of the ingot</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C30B</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2021-01-01"><classification-symbol scheme="cpc">H01L21/02041</classification-symbol><definition-title>{Cleaning}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Cleaning of wafers before or during manufacturing;</paragraph-text><paragraph-text type="body">Cleaning is the removal of entities which were always unwanted, like particles, impurities, stringers, fences etc. Also includes the removal of edge beads or unwanted coatings on edges or backside of the wafers etc., except photoresist edge beads and photoresist on backside.</paragraph-text><paragraph-text type="body">Removal of entities which have had a use or a function (sidewalls, resists etc.) is not considered to be a cleaning.</paragraph-text><paragraph-text type="body">Includes the removal of natural oxide, see also the section &quot;Special rules for classification within this group&quot; below.</paragraph-text><paragraph-text type="body">Starts with the deep cleaning carried out before first fabrication step (Piranha-RCA) up to cleaning after singulation.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Rinsing and drying are seen as a post-treatment of a wet cleaning, classified together with wet cleaning in <class-ref scheme="cpc">H01L21/02052</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Does not cover the transformation of an impurity or contaminant in something else remaining on the device, e.g. passivation, classified with passivation in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28247</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes for the removal of only photoresists, classified in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31127</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Removal of excess metal after silicidation, classified in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3213</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Does not cover processes for the removal of photoresists edge beads after coating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/168</class-ref>, <class-ref scheme="cpc">G03F7/2028</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cleaning apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67005</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cleaning by methods involving the use of tools, brushes, or analogous members, the use or presence of liquid or steam, the use of air flow or gas flow; Cleaning by electrostatic means</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B08B1/00</class-ref> - <class-ref scheme="cpc">B08B7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Detergent compositions, e.g. cleaning solutions or liquids</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C11D</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Removal of only natural oxide is also classified in <class-ref scheme="cpc">H01L21/311</class-ref> if the process is of special relevance for thick oxides.</paragraph-text><paragraph-text type="body">Removal of impurities, e.g. side walls after RIE, together with the photoresist is classified in <class-ref scheme="cpc">H01L21/02041</class-ref>, and additionally in <class-ref scheme="cpc">H01L21/311</class-ref>, if the resist removal method is peculiar.</paragraph-text></section-body></special-rules><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
<paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
<table>
<table-row><table-column><paragraph-text type="body">RCA</paragraph-text></table-column><table-column><paragraph-text type="body">standard clean composed of SC-1 and SC-2 at least, with piranha and HF or DHF</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SC-1</paragraph-text></table-column><table-column><paragraph-text type="body">standard clean 1: NH4OH-H2O2</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SC-2</paragraph-text></table-column><table-column><paragraph-text type="body">standard clean 2: HCl, H<sub>2</sub>O<sub>2</sub></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DHF</paragraph-text></table-column><table-column><paragraph-text type="body">diluted HF</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Piranha</paragraph-text></table-column><table-column><paragraph-text type="body">H<sub>2</sub>SO<sub>4</sub>-peroxide</paragraph-text></table-column></table-row></table>
</abbreviations></synonyms-keywords></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02043</classification-symbol><definition-title>{Cleaning before device manufacture, i.e. Begin-Of-Line process}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Cleaning of the wafer before any manufacturing step for the device is carried out.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Does not cover the transformation of an impurity or contaminant in something else remaining on the device, e.g. passivation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28247</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes for the removal of only photoresist</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31127</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Removal of excess metal after silicidation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3213</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Does not cover processes for the removal of photoresist edge beads after coating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/168</class-ref>, <class-ref scheme="cpc">G03F7/2028</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02046</classification-symbol><definition-title>{Dry cleaning only  (<class-ref scheme="cpc">H01L21/02085</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">All cleaning steps are dry, or when the invention is focussed on a dry cleaning aspect, the cleaning also containing more classical wet steps, like RCA.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cleaning of diamond</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02085</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02052</classification-symbol><definition-title>{Wet cleaning only  (<class-ref scheme="cpc">H01L21/02085</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Wet cleaning.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cleaning of diamond</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02085</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Rinsing and drying are seen as a post-treatment of a wet cleaning, classified together with wet cleaning in <class-ref scheme="cpc">H01L21/02052</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02054</classification-symbol><definition-title>{combining dry and wet cleaning steps  (<class-ref scheme="cpc">H01L21/02085</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The sequence of combining wet and dry steps.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cleaning of diamond</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02085</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Rinsing and drying are seen as a post-treatment of a wet cleaning, classified together wet cleaning in <class-ref scheme="cpc">H01L21/02052</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02057</classification-symbol><definition-title>{Cleaning during device manufacture}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Cleaning when at least a fabrication step for a device (for example, first oxidation) has been carried out.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0206</classification-symbol><definition-title>{during, before or after processing of insulating layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Cleaning after etching gate sidewalls and etching of gate oxide.</paragraph-text></list-item><list-item><paragraph-text type="body">Cleaning after formation of a resist pattern</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02079</classification-symbol><definition-title>{Cleaning for reclaiming}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Reclaiming of semiconductor wafers as well as donor semiconductor wafers, e.g. donors in Smart-Cut&#174;</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Etching for reclaiming </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02032</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02082</classification-symbol><definition-title>{product to be cleaned}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Special products to be cleaned, including particular materials as well as substrates comprising particular features, like vertical features, isolated sidewalls, etc.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02087</classification-symbol><definition-title>{Cleaning of wafer edges}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Removal of edge beads.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Removal of photoresist edge beads</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/16</class-ref>, <class-ref scheme="cpc">G03F7/20</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0209</classification-symbol><definition-title>{Cleaning of wafer backside}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Removal of impurities or unwanted materials on backside, including parasitic coatings.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Removal of photoresist edge beads</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/16</class-ref>, <class-ref scheme="cpc">G03F7/20</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02096</classification-symbol><definition-title>{only mechanical cleaning}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The group covers inventions wherein the mechanical aspect is of particular importance. Does not exclude some enhancement by chemical means.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02098</classification-symbol><definition-title>{only involving lasers, e.g. laser ablation}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Covers processes wherein the laser action has a primary function, with or without chemical, mechanical or electrical assistance.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cleaning using a laser per se </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B08B7/0042</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02101</classification-symbol><definition-title>{only involving supercritical fluids}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Covers processes wherein the supercritical fluid has a primary function, with or without chemical, mechanical or electrical assistance.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/02104</classification-symbol><definition-title>{Forming layers  (deposition in general <class-ref scheme="cpc">C23C</class-ref>; crystal growth in general <class-ref scheme="cpc">C30B</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for the formation of inorganic and organic layers on a substrate, except photoresist layers (see <class-ref scheme="cpc">H01L21/027</class-ref>), for the fabrication of semiconductor devices as defined under <class-ref scheme="cpc">H01L21/00</class-ref>.</paragraph-text><paragraph-text type="body">In situ pre- and post-treatments of these processes.</paragraph-text><paragraph-text type="body">Processes for the formation of a multiplicity of these layers.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Processes for coating materials in general: <class-ref scheme="cpc">C23C</class-ref></paragraph-text><paragraph-text type="body">Processes for the electrolytic coating of materials in general: <class-ref scheme="cpc">C25D</class-ref></paragraph-text><paragraph-text type="body">Processes for the single-crystal growth of materials in general: <class-ref scheme="cpc">C30B</class-ref></paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Processes for forming photoresist layers, covered in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/027</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes for forming conductive layers, covered by</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/283</class-ref>, <class-ref scheme="cpc">H01L21/285</class-ref>, <class-ref scheme="cpc">H01L21/288</class-ref>, <class-ref scheme="cpc">H01L21/3205</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Groups and their subdivisions for general aspects of formation of layers.</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C</class-ref>, <class-ref scheme="cpc">C25D</class-ref>, <class-ref scheme="cpc">C30B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Photoresist per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><list><list-item><paragraph-text type="body">Multistep processes for fabricating laminates of insulating and conductive layers, for example insulated gates or capacitors, are classified in the corresponding application, <class-ref scheme="cpc">H01L21/28</class-ref> for the insulated gates, <class-ref scheme="cpc">H10D1/041</class-ref> for the capacitors etc. and do not need to be systematically classified in <class-ref scheme="cpc">H01L21/02107</class-ref>. However a group symbol in <class-ref scheme="cpc">H01L21/02107</class-ref> may be given in case the process for forming the insulating layer is considered of general interest.</paragraph-text></list-item></list></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">ALD</paragraph-text></table-column><table-column><paragraph-text type="body">atomic layer deposition</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ALE</paragraph-text></table-column><table-column><paragraph-text type="body">atomic layer epitaxy</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MBE</paragraph-text></table-column><table-column><paragraph-text type="body">molecular beam epitaxy</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PECVD</paragraph-text></table-column><table-column><paragraph-text type="body">plasma enhanced chemical vapour deposition</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PVD</paragraph-text></table-column><table-column><paragraph-text type="body">physical vapour deposition</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CVD</paragraph-text></table-column><table-column><paragraph-text type="body">chemical vapour deposition</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item date-revised="2021-01-01"><classification-symbol scheme="cpc">H01L21/02107</classification-symbol><definition-title>{Forming insulating materials on a substrate}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for the formation of inorganic and organic insulating layers on a substrate, except photoresist layers (see <class-ref scheme="cpc">H01L21/027</class-ref>), for the fabrication of semiconductor devices as defined under <class-ref scheme="cpc">H01L21/00</class-ref>.</paragraph-text><paragraph-text type="body">In situ pre- and post-treatments of these processes.</paragraph-text><paragraph-text type="body">Processes for the formation of a multiplicity of these layers.</paragraph-text><paragraph-text type="body">Includes fabrication of insulating</paragraph-text><list><list-item><paragraph-text type="body">porous layers,</paragraph-text></list-item><list-item><paragraph-text type="body">organic layers, like polyimide, cyclobutenes etc.</paragraph-text></list-item><list-item><paragraph-text type="body">Spin On Glass layers,</paragraph-text></list-item><list-item><paragraph-text type="body">silicate layers,</paragraph-text></list-item><list-item><paragraph-text type="body">inorganic layers, like SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, Al<sub>2</sub>O<sub>3</sub>, high-k layers, perovskites etc.</paragraph-text></list-item></list></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Processes for coating materials in general, including insulating materials: <class-ref scheme="cpc">C23C</class-ref></paragraph-text><paragraph-text type="body">Processes for the electrolytic coating of materials in general: <class-ref scheme="cpc">C25D</class-ref></paragraph-text><paragraph-text type="body">Organic or polymer layer composition: see <class-ref scheme="cpc">C08G</class-ref></paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Processes for forming photoresist layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/027</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Photoresist per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The process must be adapted or specific to the fabrication of semiconductor devices as defined under <class-ref scheme="cpc">H01L21/00</class-ref>. The mere mentioning of an intended use in semiconductor fabrication does not require that the document being given a group symbol in <class-ref scheme="cpc">H01L21/02107</class-ref>.</paragraph-text><paragraph-text type="body">If the deposition is specifically adapted to a specific application, with details as to this specific application, e.g. the fabrication of a MIS or MOS electrode or interconnections, the document should additionally be classified in this specific application, for example in <class-ref scheme="cpc">H01L21/28</class-ref> for the MIS or MOS aspect.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02112</classification-symbol><definition-title>{characterised by the material of the layer}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Layers comprising sub-layers, i.e. multi-layers, are additionally classified in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/022</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Porous layers are additionally classified in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02203</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2014-12-01"><classification-symbol scheme="cpc">H01L21/02115</classification-symbol><definition-title>{the material being carbon, e.g. alpha-C, diamond or hydrogen doped carbon}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Carbon Nitride.</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02118</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02118</classification-symbol><definition-title>{carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC  (polymers per se <class-ref scheme="cpc">C08G</class-ref>, photoresist per se <class-ref scheme="cpc">G03F</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Carbon Nitride.</paragraph-text><paragraph-text type="body">Carbon based polymeric material</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02129</classification-symbol><definition-title>{the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Halogen doped silicon oxides, e.g. fluorine, containing BPSG, PSG, BSG</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02131</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Halogen containing materials, e.g. fluorine, containing BPSG, PSG, BSG, are additionally classified in <class-ref scheme="cpc">H01L21/02131</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02164</classification-symbol><definition-title>{the material being a silicon oxide, e.g. SiO<sub>2</sub>}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The formation of silicon oxide layers is classified in this group regardless of the precursor or of the process of formation.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">In case of explicit statements on doping, on rest-groups, or on material components, see</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02126</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Deposition of silicon oxide from organic precursors without further statements on film composition is classified here and in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02205</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02167</classification-symbol><definition-title>{the material being a silicon carbide not containing oxygen, e.g. SiC, SiC:H or silicon carbonitrides  (<class-ref scheme="cpc">H01L21/02126</class-ref> and <class-ref scheme="cpc">H01L21/0214</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">The formation of material containing Si, O and C, with or without additional elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02126</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">The formation of material containing Si, O and N, with or without additional elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0214</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0217</classification-symbol><definition-title>{the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz  (<class-ref scheme="cpc">H01L21/02126</class-ref> and <class-ref scheme="cpc">H01L21/0214</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">The formation of material containing Si, N and C, with or without additional elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02126</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">The formation of material containing Si, O and N, with or without additional elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0214</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02172</classification-symbol><definition-title>{the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides  (materials containing silicon <class-ref scheme="cpc">H01L21/02123</class-ref>; metal silicates <class-ref scheme="cpc">H01L21/02142</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Materials containing silicon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02123</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Metal silicates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02142</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2014-12-01"><classification-symbol scheme="cpc">H01L21/02175</classification-symbol><definition-title>{characterised by the metal  (<class-ref scheme="cpc">H01L21/02197</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Materials having a perovskite structure, e.g. BaTiO<sub>3</sub></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02197</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02197</classification-symbol><definition-title>{the material having a perovskite structure, e.g. BaTiO<sub>3</sub>}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Perovskites are not classified in <class-ref scheme="cpc">H01L21/02175</class-ref> and subgroups thereof.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/022</classification-symbol><definition-title>{the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides  (adhesion layers or buffer layers <class-ref scheme="cpc">H01L21/02304</class-ref>, <class-ref scheme="cpc">H01L21/02362</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Adhesion or buffer layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02304</class-ref>, <class-ref scheme="cpc">H01L21/02362</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02214</classification-symbol><definition-title>{the compound comprising silicon and oxygen}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Mixtures of silane and oxygen</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02211</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02216</classification-symbol><definition-title>{the compound being a molecule comprising at least one silicon-oxygen bond and the compound having hydrogen or an organic group attached to the silicon or oxygen, e.g. a siloxane}</definition-title><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Alkoxysilane</paragraph-text></table-column><table-column><paragraph-text type="body">siloxane</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02219</classification-symbol><definition-title>{the compound comprising silicon and nitrogen}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Mixtures of silane and oxygen</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02211</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/02227</classification-symbol><definition-title>{formation by a process other than a deposition process}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Subject matter classified in the range <class-ref scheme="cpc">H01L21/0223</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/02249</class-ref> is additionally classified in <class-ref scheme="cpc">H01L21/02252</class-ref>, <class-ref scheme="cpc">H01L21/02255</class-ref>, and <class-ref scheme="cpc">H01L21/02258</class-ref> depending on the type of reaction.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02252</classification-symbol><definition-title>{formation by plasma treatment, e.g. plasma oxidation of the substrate  (after treatment of an insulating film by plasma <class-ref scheme="cpc">H01L21/3105</class-ref> and subgroups)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">After treatment of an insulating film by plasma</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3105</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of an insulating film by introduction of substances into an already existing insulating film is covered by</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02318</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02255</classification-symbol><definition-title>{formation by thermal treatment  (<class-ref scheme="cpc">H01L21/02252</class-ref> takes precedence; after treatment of an insulating film <class-ref scheme="cpc">H01L21/3105</class-ref> and subgroups)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of insulating layers by plasma treatment, e.g. plasma oxidation of the substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02252</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">After treatment of an insulating film by plasma</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3105</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02263</classification-symbol><definition-title>{deposition from the gas or vapour phase}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Deposition methods in which the gas or vapour is produced by physical means, e.g. ablation from targets or heating of source materials.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02266</classification-symbol><definition-title>{deposition by physical ablation of a target, e.g. sputtering, reactive sputtering, physical vapour deposition or pulsed laser deposition}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Deposition methods in which the gas or vapour is produced by physical means, i.e. by ablation from targets.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02269</classification-symbol><definition-title>{deposition by thermal evaporation  (<class-ref scheme="cpc">H01L21/02293</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Deposition methods in which the gas or vapour is produced by heating of source materials.</paragraph-text></list-item><list-item><paragraph-text type="body">Molecular beam epitaxy</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of epitaxial insulating films by a deposition method also under</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02293</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02271</classification-symbol><definition-title>{deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition  (<class-ref scheme="cpc">H01L21/02266</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Deposition by physical ablation of a target, like sputtering, reactive sputtering, physical vapour deposition, pulsed laser deposition</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02266</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0228</classification-symbol><definition-title>{deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Deposition by decomposition or reaction of gaseous or vapour phase compounds in the presence of a plasma (PECVD)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02274</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Subject matter relating to cyclic plasma CVD is additionally classified in <class-ref scheme="cpc">H01L21/02274</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02288</classification-symbol><definition-title>{printing, e.g. ink-jet printing  (per se <class-ref scheme="cpc">B41J</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Printing in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B41J</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02293</classification-symbol><definition-title>{formation of epitaxial layers by a deposition process  (epitaxial growth per se <class-ref scheme="cpc">C30B</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of non-epitaxial layers by MBE</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02269</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Atomic layer epitaxy [ALE]</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0228</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Epitaxial growth in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C30B</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02296</classification-symbol><definition-title>{characterised by the treatment performed before or after the formation of the layer  (<class-ref scheme="cpc">H01L21/02227</class-ref> and subgroups take precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Treatments, carried out just before or just after the formation of an insulating layer, which do not participate in the formation of the layer itself, but which are directly linked to the layer formation.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Processes participating to the formation of a layer, for example oxidation or nitridation of silicon to form an oxide or nitride layer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02227</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body"> After treatments like - etching - cleaning - planarising </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/311</class-ref>, <class-ref scheme="cpc">H01L21/02041</class-ref>, <class-ref scheme="cpc">H01L21/31051</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Pre- or post treatments of general nature (pre-, post-cleaning, pre-, post conditioning etc.) without details or routine annealing steps, i.e. thermal treatment without further features as to a special atmosphere, presence of a plasma, thermally induced chemical reactions, change of phase or crystal structure, need not to be given this group symbol.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02299</classification-symbol><definition-title>{pre-treatment}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Treatments to improve adhesion or change the surface termination</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Treatments by etching</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/306</class-ref>, <class-ref scheme="cpc">H01L21/311</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02301</classification-symbol><definition-title>{in-situ cleaning}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Ex situ cleaning, covered by</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02041</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02318</classification-symbol><definition-title>{post-treatment}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The definition should read &quot;post-treatment&quot; instead of after-treatment.</paragraph-text><paragraph-text type="body">Only covers processes that are part of the layer formation.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">After- treatments performed after completion of the insulating layer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3105</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Functionalization just after formation should be classified here.</paragraph-text><paragraph-text type="body">In case the process would also be of interest as an after treatment (<class-ref scheme="cpc">H01L21/3105</class-ref>), both group symbols should be given.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02321</classification-symbol><definition-title>{introduction of substances into an already existing insulating layer  (<class-ref scheme="cpc">H01L21/02227</class-ref> and subgroups take precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for introducing substances into the formed insulating layer e.g. introduction of phosphorus into silicon oxide, or introduction of nitrogen into silicon nitride to change stoichiometry.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">For the method of introduction of the dopant</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02337</class-ref>, <class-ref scheme="cpc">H01L21/02343</class-ref>, <class-ref scheme="cpc">H01L21/02345</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Introduction of substances into the formed insulating layer is classified both here and in <class-ref scheme="cpc">H01L21/3115</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02326</classification-symbol><definition-title>{into a nitride layer, e.g. changing SiN to SiON}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Oxidation of silicon nitride to form silicon oxynitride.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02332</classification-symbol><definition-title>{into an oxide layer, e.g. changing SiO to SiON}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Nitridation of silicon oxide to form silicon oxynitride.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02334</classification-symbol><definition-title>{in-situ cleaning after layer formation, e.g. removing process residues}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Subject matter relating to cleaning processes for semiconductor device fabrication</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02041</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cleaning in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B08B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cleaning compositions in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="not-mapped">C30D</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/02365</classification-symbol><definition-title>{Forming inorganic semiconducting materials on a substrate}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for the formation of inorganic semiconductors on a substrate.</paragraph-text><paragraph-text type="body">Processes for forming doped inorganic semiconductors.</paragraph-text><paragraph-text type="body">In situ pre-and post-treatments of inorganic semiconductor materials.</paragraph-text><paragraph-text type="body">Processes for the formation of multiple layers of inorganic semiconductors, comprising heterostructures.</paragraph-text><paragraph-text type="body">The formed semiconductor layer may be crystalline (mono-, poly-, microcrystalline) or amorphous.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Attention is drawn to the groups <class-ref scheme="cpc">C23C</class-ref>, <class-ref scheme="cpc">C25D</class-ref>, <class-ref scheme="cpc">C30B</class-ref> and their subdivisions for general aspects of these techniques.</paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Nanosized carbon materials, e.g. fullerenes, carbon nanotubes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C01B32/15</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes for forming layers only characterized by the purely chemical aspects of the used precursors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C</class-ref>, <class-ref scheme="cpc">C30B</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of inorganic semiconductors for light</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F71/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes specially adapted for the manufacture or treatment of organic semiconductor or solid state devices or of parts thereof</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K71/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Fullerenes used in semiconductor or solid state devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K85/211</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">H01L21/02606</classification-symbol><definition-title>{Nanotubes  (carbon nanotubes <class-ref scheme="cpc">H10K85/211</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Carbon nanotubes used in semiconductor or solid state devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K85/221</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02658</classification-symbol><definition-title>{Pretreatments  (cleaning in general <class-ref scheme="cpc">H01L21/02041</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Ex situ cleaning</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02041</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/02664</classification-symbol><definition-title>{Aftertreatments  (planarisation in general <class-ref scheme="cpc">H01L21/304</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">After-treatments for improving the planarity of the layers, e.g. thermal smoothening of layers </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/324</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/02697</classification-symbol><definition-title>{Forming conducting materials on a substrate}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">This group is not used for classification; subject matter relating to the formation of conductive material on a semiconductor substrate is classified in <class-ref scheme="cpc">H01L21/283</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/288</class-ref>, <class-ref scheme="cpc">H01L21/3205</class-ref> and <class-ref scheme="cpc">H01L21/768</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2020-08-01"><classification-symbol scheme="cpc">H01L21/027</classification-symbol><definition-title>Making masks on semiconductor bodies for further photolithographic processing not provided for in group <class-ref scheme="cpc">H01L21/18</class-ref> or <class-ref scheme="cpc">H01L21/34</class-ref> {(photographic masks or originals per se <class-ref scheme="cpc">G03F1/00</class-ref>; registration or positioning of photographic masks or originals <class-ref scheme="cpc">G03F9/00</class-ref>; photographic cameras <class-ref scheme="cpc">G03B</class-ref>; control of position <class-ref scheme="cpc">G05D3/00</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Formation of masks to be used for etching or patterning, formed out of a layer formed or deposited on the wafer. Includes inorganic masks (metallic or insulating materials) as well as organic masks.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Composition of photosensitive polymers, see <class-ref scheme="cpc">G03F7/00</class-ref>.</paragraph-text><paragraph-text type="body">Photographic masks of the stencil tape or originals per se: <class-ref scheme="cpc">G03F1/00</class-ref></paragraph-text><paragraph-text type="body">Registration or positioning of photographic masks or originals: <class-ref scheme="cpc">G03F9/00</class-ref></paragraph-text><paragraph-text type="body">Photographic cameras <class-ref scheme="cpc">G03B</class-ref></paragraph-text><paragraph-text type="body">Control of position <class-ref scheme="cpc">G05D3/00</class-ref></paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">masks for selective growth</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02639</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">masks for implantation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/266</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">masks for forming insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/322</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation and use of stencil masks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Masks per se, e.g. free standing mask, stencil mask</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F1/86</class-ref>, <class-ref scheme="cpc">G03F7/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation of photoresist masks per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation of masks for non patterning purposes:</paragraph-text></table-column><table-column><paragraph-text type="body"/></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Photographic cameras</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Photographic masks or originals per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Registration or positioning of photographic masks or originals</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F9/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Control of position</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05D3/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In main group <class-ref scheme="cpc">H01L21/00</class-ref> and subgroup thereof, a mask is defined as a layer, which is coated directly onto the surface of the wafer.</paragraph-text><paragraph-text type="body">A free standing mask (stencil mask) laid on the wafer is not considered as a mask in the sense of <class-ref scheme="cpc">H01L21/00</class-ref>.</paragraph-text><paragraph-text type="body">Masks are classified in <class-ref scheme="cpc">H01L21/00</class-ref> only under the condition that its treatment or structure has been specially adapted to the fabrication of a device covered by <class-ref scheme="cpc">H01L21/00</class-ref>. Examples are:</paragraph-text><list><list-item><paragraph-text type="body">masks used for more than one technological step during device fabrication,</paragraph-text></list-item><list-item><paragraph-text type="body">masks whose structure, formation or treatment are adapted to the nature of the layers or materials used in the fabrication of semiconductor device, or to the device itself</paragraph-text></list-item></list></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0271</classification-symbol><definition-title>{comprising organic layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Covers polymeric masks, including photo-sensitive masks (photoresist) as well as non photo-sensitive masks, e.g., wax, polyimide etc.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0273</classification-symbol><definition-title>{characterised by the treatment of photoresist layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Treatment of photoresist layers peculiar to fabrication of electronic devices.</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0273</class-ref> covers the treatment of photoresist which is not peculiar to the type of resist (UV, e-beam, ion beam resist), for example:</paragraph-text><list><list-item><paragraph-text type="body">method of reflowing the resist,</paragraph-text></list-item><list-item><paragraph-text type="body">method of hardening the resist</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Photoresists and processing of photoresists in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><list><list-item><paragraph-text type="body">If the treatment is peculiar to the resist type (light, e-beam or ion-beam resist), then it is classified in the corresponding subgroup. If not, remains in <class-ref scheme="cpc">H01L21/0273</class-ref>.</paragraph-text></list-item><list-item><paragraph-text type="body">Chemical amplification is considered to be peculiar to the resist type.</paragraph-text></list-item><list-item><paragraph-text type="body">fabricating masks by irradiating a resist with different types of radiation, e.g. photons and electrons, the document is classified in <class-ref scheme="cpc">H01L21/0273</class-ref>.</paragraph-text></list-item></list></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0276</classification-symbol><definition-title>{using an anti-reflective coating  (anti-reflective coating for lithography in general <class-ref scheme="cpc">G03F7/09</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Anti-reflective coatings specially adapted for devices as defined under <class-ref scheme="cpc">H01L21/00</class-ref>.</paragraph-text><paragraph-text type="body">Covers organic as well as inorganic anti-reflective coatings</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Antireflective coatings for lithography in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/091</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0277</classification-symbol><definition-title>{Electrolithographic processes}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multilayer structures and special structures adapted to evacuate charges, e.g. multilayer resists with a conductive layer.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Multilayer resists for electrolithography should additionally be classified in <class-ref scheme="cpc">G03F7/00</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0278</classification-symbol><definition-title>{R&#246;ntgenlithographic or X-ray lithographic processes}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Includes multilayer structures.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Multilayer resists for R&#246;ntgenlithography should additionally be classified in <class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/033</classification-symbol><definition-title>comprising inorganic layers</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for forming masks comprising inorganic layers.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">This group <class-ref scheme="cpc">H01L21/033</class-ref> acts as a head group for inorganic masks for patterning layers. Multiple classification with <class-ref scheme="cpc">H01L21/31144</class-ref> (masks for etching insulating layers), <class-ref scheme="cpc">H01L21/32139</class-ref> (masks for etching conductive layers and polysilicon layers) and <class-ref scheme="cpc">H01L21/308</class-ref> (masks for etching semiconductors) is possible.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0331</classification-symbol><definition-title>{for lift-off processes}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for forming masks to be used for lifting off another layer (for example having a multilayer structure or special profile) irrespective of their fabrication process</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body"><media id="media0.png" file-name="cpc-def-H01L-0000.png" type="png" preferred-width="11.57cm" preferred-height="6.23cm"/> EP2132770</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lifting off for obtaining the mask</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0337</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0335</classification-symbol><definition-title>{characterised by their behaviour during the process, e.g. soluble masks, redeposited masks}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Mask having a shape being directly affected by and during the patterning process, e.g. erosion or re-deposition, such that the shape of the mask changes during the patterning process.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0337</classification-symbol><definition-title>{characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for forming masks involving special processes, like lift-off, or sidewall formation, e.g. deposition on a step followed by anisotropic etching, or to modify the mask, e.g. oxidation of an Aluminium layer, hardening, before etching step.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/0338</classification-symbol><definition-title>{Process specially adapted to improve the resolution of the mask}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Process specially adapted to provide a mask below the lithographic resolution limit.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Sidewall masks may also be classified in <class-ref scheme="cpc">H01L21/0337</class-ref>. As a sidewall spacer has inherently a sub lithographic size, it does not require an automatic group symbol here.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/04</classification-symbol><definition-title>the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The group range from <class-ref scheme="cpc">H01L21/04</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/326</class-ref> covers processes for fabrication of semiconductor devices on substrates belonging to the semiconductors of</paragraph-text><list><list-item><paragraph-text type="body">group IV: Si, Ge,</paragraph-text></list-item><list-item><paragraph-text type="body">group IV: carbon, diamond,</paragraph-text></list-item><list-item><paragraph-text type="body">group III-V: GaAs, GaN, InP etc.</paragraph-text></list-item><list-item><paragraph-text type="body">group IV-IV: Silicon Carbide,</paragraph-text></list-item><list-item><paragraph-text type="body">inorganic semiconductors other than the above mentioned materials, e.g. II-VI semiconductors,</paragraph-text></list-item><list-item><paragraph-text type="body">bonding or joining semiconductor bodies</paragraph-text></list-item><list-item><paragraph-text type="body">diffusion, and alloying of impurities in these semiconductor materials</paragraph-text></list-item><list-item><paragraph-text type="body">bombardment of these semiconductor materials with radiation,</paragraph-text></list-item><list-item><paragraph-text type="body">Manufacture of electrodes on these semiconductor materials,</paragraph-text></list-item><list-item><paragraph-text type="body">special treatments of these semiconductor materials, like</paragraph-text></list-item></list><paragraph-text type="body">thermal treatments, e.g. gettering</paragraph-text><paragraph-text type="body">electroforming</paragraph-text><paragraph-text type="body">mechanical treatments of these semiconductor materials</paragraph-text><paragraph-text type="body">hydrogenation of these materials</paragraph-text><paragraph-text type="body">treatments of insulating layers formed on these materials, including planarisation, etching,</paragraph-text><paragraph-text type="body">deposition conductive or resistive layers on these semiconductor materials</paragraph-text><paragraph-text type="body">treatment of these conductive layers, like planarisation, oxidation, etching, doping,</paragraph-text><paragraph-text type="body">treatment of the insulating or conductive layers formed thereon,</paragraph-text><paragraph-text type="body">planarisation of these semiconductor materials, or of the insulating and conductive layers formed thereon</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of insulating layers on semiconductor wafers and the direct post-treatment of this formation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02107</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation of SOI</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/7624</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multistep manufacturing processes for said devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D1/01</class-ref>, <class-ref scheme="cpc">H10D8/01</class-ref>, <class-ref scheme="cpc">H10D10/01</class-ref>, <class-ref scheme="cpc">H10D12/01</class-ref>, <class-ref scheme="cpc">H10D18/01</class-ref>, <class-ref scheme="cpc">H10D30/01</class-ref>, <class-ref scheme="cpc">H10D44/01</class-ref>, <class-ref scheme="cpc">H10D48/01</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multistep manufacturing processes for semiconductor bodies of said devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D62/01</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multistep manufacturing processes for electrodes of said devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D64/01</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The presence of a potential jump barrier need not to be specified. Inventions intended to be used in the fabrication of devices having a potential barrier may be classified under <class-ref scheme="cpc">H01L21/04</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/0405</classification-symbol><definition-title>{the devices having semiconductor bodies comprising semiconducting carbon, e.g. diamond, diamond-like carbon}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Passivation of semiconducting carbon, e.g. diamond</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Fullerenes, e.g. C60, C70</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K85/211</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Carbon nanotubes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K85/221</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Processes for fabricating devices having bodies of diamond not covered by <class-ref scheme="cpc">H01L21/041</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/0425</class-ref> are classified in <class-ref scheme="cpc">H01L21/18</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/326</class-ref> and are also mandatoril y classified in <class-ref scheme="cpc">H10D62/8303</class-ref> as invention information or additional information whenever appropriate.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/0445</classification-symbol><definition-title>{the devices having semiconductor bodies comprising crystalline silicon carbide}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Preparation of SiC wafers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02002</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Etching, polishing of semiconducting SiC</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/304</class-ref> - <class-ref scheme="cpc">H01L21/3065</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Processes for fabricating devices having bodies comprising crystalline silicon carbide not covered by <class-ref scheme="cpc">H01L21/045</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/048</class-ref> are classified in <class-ref scheme="cpc">H01L21/18</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/326</class-ref> and are also mandatorily classified in <class-ref scheme="cpc">H10D62/8325</class-ref> as invention information or additional information whenever appropriate.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/046</classification-symbol><definition-title>{using ion implantation}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes where ion implantation of boron and subsequent annealing does produce a p-doped region in a silicon carbide.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Processes where ion implantation of boron and subsequent annealing does not produce a p-doped region are classified elsewhere, e.g. <class-ref scheme="cpc">H01L21/0445</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H01L21/18</classification-symbol><definition-title>the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or A<sub>III</sub>B<sub>V</sub> compounds with or without impurities, e.g. doping materials {(<class-ref scheme="cpc">H01L21/041</class-ref> - <class-ref scheme="cpc">H01L21/0425</class-ref>, <class-ref scheme="cpc">H01L21/045</class-ref> - <class-ref scheme="cpc">H01L21/048</class-ref> take precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes and apparatus which, by using the appropriate technology, are clearly suitable for manufacture or treatment of devices whose bodies comprise elements of the fourth group of the Periodic Table or AIII-BV compounds, even if the material used is not explicitly specified.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Making n- or p-doped regions for devices having semiconductor bodies of diamond; Changing their shape; Making electrodes </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/041</class-ref> - <class-ref scheme="cpc">H01L21/0425</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Making n- or p-doped regions for devices having semiconductor bodies comprising crystalline silicon carbide; Changing their shape; Making electrodes; Passivating silicon carbide surfaces</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/045</class-ref> - <class-ref scheme="cpc">H01L21/048</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/185</classification-symbol><definition-title>{Joining of semiconductor bodies for junction formation}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Joining through a metal layer or eutectic layer.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Joining/bonding of semiconductor bodies through an oxide layer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/762</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/187</classification-symbol><definition-title>{by direct bonding}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Direct bonding of semiconductor bodies without intermediate layer</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/22</classification-symbol><definition-title>Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; {Interactions between two or more impurities; Redistribution of impurities}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Plasma doping.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Plasma doping is considered as doping from a gas phase, as is the case in Plasma Immersion Ion Implantation. Nevertheless, plasma doping can have ion implantation aspects like the type of ions. These aspects should be classified in ion implantation, <class-ref scheme="cpc">H01L21/265</class-ref>. But a group symbol e.g. <class-ref scheme="cpc">H01L21/2236</class-ref> or an index code e.g. <class-ref scheme="cpc">H01L21/2236</class-ref> should always be allocated to track the fact it uses a plasma.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/223</classification-symbol><definition-title>using diffusion into or out of a solid from or into a gaseous phase {(<class-ref scheme="cpc">H01L21/221</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/222</class-ref> take precedence; diffusion through an applied layer <class-ref scheme="cpc">H01L21/225</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Diffusion of killers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/221</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lithium-drift</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/222</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Diffusion through an applied layer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/225</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/225</classification-symbol><definition-title>using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer {(<class-ref scheme="cpc">H01L21/221</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/222</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Diffusion of killers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/221</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lithium-drift</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/222</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/2254</classification-symbol><definition-title>{from or through or into an applied layer, e.g. photoresist, nitrides}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In the range <class-ref scheme="cpc">H01L21/2254</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/2257</class-ref> the main compositional part of the applied layer just before the diffusion step has to be considered for classification</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/228</classification-symbol><definition-title>using diffusion into or out of a solid from or into a liquid phase, e.g. alloy diffusion processes {(<class-ref scheme="cpc">H01L21/221</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/222</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Diffusion of killers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/221</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lithium-drift</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/222</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/24</classification-symbol><definition-title>Alloying of impurity materials, e.g. doping materials, electrode materials, with a semiconductor body {(<class-ref scheme="cpc">H01L21/182</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Intermixing, interdiffusion or disordering of AIII-BV heterostructures</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/182</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/26</classification-symbol><definition-title>Bombardment with radiation {(<class-ref scheme="cpc">H01L21/3105</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Bombardment with radiation as post-treatment of an insulating layer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3105</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/263</classification-symbol><definition-title>with high-energy radiation  (<class-ref scheme="cpc">H01L21/261</class-ref> takes precedence)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">High energy radiation creating a nuclear transmutation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/261</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">There is no exact border defining high energy. It is meant to cover alpha, beta, gamma, R&#246;ntgen... rays. The sub group <class-ref scheme="cpc">H01L21/2633</class-ref> is incorrectly placed as a subgroup.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2014-12-01"><classification-symbol scheme="cpc">H01L21/265</classification-symbol><definition-title>producing ion implantation</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thermal treatment for modifying the properties of semiconductor bodies per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/324</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ion beam tubes for localised treatment </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J37/30</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/266</classification-symbol><definition-title>using masks {(<class-ref scheme="cpc">H01L21/26586</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Crystal planes or main crystal surface and ion beam present an angle</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/26586</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/28</classification-symbol><definition-title>Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups <class-ref scheme="cpc">H01L21/20</class-ref> - <class-ref scheme="cpc">H01L21/268</class-ref></definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Includes processes for forming</paragraph-text><list><list-item><paragraph-text type="body">conductor-semiconductor,</paragraph-text></list-item><list-item><paragraph-text type="body">conductor-insulator-semiconductor, or</paragraph-text></list-item><list-item><paragraph-text type="body">conductor-insulator-conductor-insulator-semiconductor structures.</paragraph-text></list-item></list><paragraph-text type="body">Multistep processes for manufacturing electrodes on semiconductor bodies characterised by</paragraph-text><list><list-item><paragraph-text type="body">a sequence of single steps, possibly including steps like deposition conductive material, alloying, silicidation,</paragraph-text></list-item><list-item><paragraph-text type="body">the structure or the shape of the electrode.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Diffusion of dopants</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Alloying of electrode materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/24</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Implantation of dopants</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/265</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Etching the insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/311</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Physical or chemical etching of the layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3213</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Depositing or patterning electrodes for capacitors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D1/042</class-ref>, <class-ref scheme="cpc">H10D1/043</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Manufacturing electrodes for devices having potential barriers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D64/01</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Formation of electrodes only involving an etching of conductive materials, including silicide on polysilicon: <class-ref scheme="cpc">H01L21/3213</class-ref> and subgroups.</paragraph-text><paragraph-text type="body">Information peculiar to single-step processes should also be classified in the corresponding group, e.g.</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/311</class-ref> or <class-ref scheme="cpc">H01L21/3213</class-ref> for etching,</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/027</class-ref>, <class-ref scheme="cpc">H01L21/033</class-ref>, <class-ref scheme="cpc">H01L21/31144</class-ref> or <class-ref scheme="cpc">H01L21/32139</class-ref> for masking,</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3105</class-ref> or <class-ref scheme="cpc">H01L21/321</class-ref> for planarising.</paragraph-text></list-item></list></section-body></special-rules></definition-item>
<definition-item date-revised="2015-03-01"><classification-symbol scheme="cpc">H01L21/28008</classification-symbol><definition-title>{Making conductor-insulator-semiconductor electrodes}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for the fabrication of conductor-insulator-semiconductor structure, e.g. wherein the conductor is part of the interconnect (gate level interconnect).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Monosteps for forming insulators or conductors for which the application to gate electrodes is mentioned without further details.</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02104</class-ref>, <class-ref scheme="cpc">H01L21/283</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2015-03-01"><classification-symbol scheme="cpc">H01L21/28017</classification-symbol><definition-title>{the insulator being formed after the semiconductor body, the semiconductor being silicon}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Deposition of the insulators, using epitaxiy</paragraph-text><paragraph-text type="body">Deposition of the conductor and the insulator within the same process chamber.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/28026</classification-symbol><definition-title>{characterised by the conductor  (<class-ref scheme="cpc">H01L21/28176</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Annealing, after the formation of the definitive gate conductor</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28176</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">When the final conductor comprises a superconductor, subject matter is not classified according to <class-ref scheme="cpc">H01L21/28035</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/28097</class-ref>, but instead it is classified in <class-ref scheme="cpc">H01L21/28026</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28035</classification-symbol><definition-title>{the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities  (<class-ref scheme="cpc">H01L21/28105</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">the final conductor next to the insulator having a lateral composition or doping variation, or being formed laterally by more than one deposition step</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28105</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">A very thin, e.g. silicon, adhesion or seed layer is not considered as the one next to the insulator</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28052</classification-symbol><definition-title>{the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer  (formed by metal ion implantation <class-ref scheme="cpc">H01L21/28044</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Silicide formed by metal ion implantation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28044</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">To assess the coverage of groups <class-ref scheme="cpc">H01L21/28052</class-ref> and <class-ref scheme="cpc">H01L21/28061</class-ref>, barrier layers, e.g. TaSiN, are not considered]</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28061</classification-symbol><definition-title>{the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction  (<class-ref scheme="cpc">H01L21/28052</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Conductors comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28052</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">To assess the coverage of groups <class-ref scheme="cpc">H01L21/28052</class-ref> and <class-ref scheme="cpc">H01L21/28061</class-ref>, barrier layers, e.g. TaSiN, are not considered]</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/28114</classification-symbol><definition-title>{characterised by the sectional shape, e.g. T, inverted-T}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Documents are also classified in groups <class-ref scheme="cpc">H01L21/28035</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/28105</class-ref> when the composition is also relevant</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28123</classification-symbol><definition-title>{Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Fabrication of lithographic masks for electrodes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/027</class-ref>, <class-ref scheme="cpc">H01L21/033</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lift-off aspects involving multilayer masks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0272</class-ref> or <class-ref scheme="cpc">H01L21/0331</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28158</classification-symbol><definition-title>{Making the insulator}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Forming insulating materials on a substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02107</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In case the formation of the insulator would be of general interest, a group symbol should be given in <class-ref scheme="cpc">H01L21/02107</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28185</classification-symbol><definition-title>{with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor}</definition-title><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">RTN</paragraph-text></table-column><table-column><paragraph-text type="body">Rapid Thermal Nitridation</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">RPN</paragraph-text></table-column><table-column><paragraph-text type="body">Rapid Plasma Nitridation</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28211</classification-symbol><definition-title>{in a gaseous ambient using an oxygen or a water vapour, e.g. RTO, possibly through a layer  (<class-ref scheme="cpc">H01L21/28194</class-ref> and <class-ref scheme="cpc">H01L21/28202</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Evaporation, ALD, CVD, sputtering, laser deposition</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28194</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Nitride deposition, growth, oxynitridation, NH<sub>3</sub> nitridation, N<sub>2</sub>O oxidation, thermal nitridation, RTN, plasma nitridation, RPN</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28202</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Thin oxidation layers used as a barrier layer or as a buffer layer, e.g. before the fomation of a high-k insulator, are classified here only if important per se.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28229</classification-symbol><definition-title>{by deposition of a layer, e.g. metal, metal compound or poysilicon, followed by transformation thereof into an insulating layer}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In case the transformation would be of general interest it should be classified in</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/32105</class-ref> or <class-ref scheme="cpc">H01L21/3211</class-ref>,</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02107</class-ref>.</paragraph-text></list-item></list></section-body></special-rules></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/283</classification-symbol><definition-title>Deposition of conductive or insulating materials for electrodes {conducting electric current}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H01L21/283</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/2885</class-ref> cover the deposition of conductive layers directly in contact with the semiconductor for forming electrodes.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of electrodes of capacitors, resistors, inductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D1/01</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation of electrodes of semiconductor devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D64/01</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Application to contacts must be mentioned with details. Moreover, details of deposition processes of conductive layers covered by <class-ref scheme="cpc">H01L21/3205</class-ref> are additionally classified in this group and subgroups thereof. If a document discloses information relevant for any of the groups <class-ref scheme="cpc">H01L21/768</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/76898</class-ref>, one or more of these groups should also be assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/285</classification-symbol><definition-title>from a gas or vapour, e.g. condensation</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods for depositing conductive layers using gases or vapours of metals or metal-containing precursors.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Deposition of polysilicon in contact with a semiconductor</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02365</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation of electrodes of capacitors, resistors, inductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition (CVD) processes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C16/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The deposition process (PVD, CVD, ALD etc.) must be specially adapted for forming contacts or interconnects within semiconductor devices and must be disclosed in detail, i.e. include details on deposition parameters, precursor materials, particular apparatus details etc.</paragraph-text><paragraph-text type="body">If a document discloses information relevant for any of the groups <class-ref scheme="cpc">H01L21/768</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/76898</class-ref>, one or more of these groups should also be assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28525</classification-symbol><definition-title>{the conductive layers comprising semiconducting material  (<class-ref scheme="cpc">H01L21/28518</class-ref>, <class-ref scheme="cpc">H01L21/28537</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Conductive layers comprising silicides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28518</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Deposition of Schottky electrodes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28537</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Deposition of polysilicon on silicon classified there only if application to contacts is mentioned. Otherwise <class-ref scheme="cpc">H01L21/02365</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/28531</classification-symbol><definition-title>{Making of side-wall contacts}</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Deposition of polysilicon on silicon classified there only if application to contacts is mentioned. Otherwise <class-ref scheme="cpc">H01L21/02365</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/288</classification-symbol><definition-title>from a liquid, e.g. electrolytic deposition</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The deposition of conductive layers directly in contact with semiconductors for forming electrodes using liquid deposition techniques, e.g. electroless plating.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of electrodes of capacitors, resistors, inductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body"> Chemical coating by decomposition of either liquid compounds or solutions of the coating forming compounds, without leaving reaction products of surface material in the coating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C18/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The deposition process must be specially adapted for forming contacts or interconnects within semiconductor devices and must be disclosed in detail, i.e. include details on deposition parameters, precursor materials, particular apparatus details etc.</paragraph-text><paragraph-text type="body">If a document discloses information relevant for any of the groups <class-ref scheme="cpc">H01L21/768</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/76898</class-ref>, one or more of these groups should also be assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2015-10-01"><classification-symbol scheme="cpc">H01L21/30</classification-symbol><definition-title>Treatment of semiconductor bodies using processes or apparatus not provided for in groups <class-ref scheme="cpc">H01L21/20</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/26</class-ref>  (manufacture of electrodes thereon <class-ref scheme="cpc">H01L21/28</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">mechanical treatments, like grinding, sand blasting etc.</paragraph-text></list-item><list-item><paragraph-text type="body">hydrogenation of these semiconductors</paragraph-text></list-item><list-item><paragraph-text type="body">chemical treatments, like etching,</paragraph-text></list-item><list-item><paragraph-text type="body">formation of insulating layers and after treatment of these layers, like planarisation, etching, formation of conductive layers on these insulating layers and after treatment of these conductive layers and their doping.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">the treatment of II-VI compounds</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02365</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">the treatment of insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">the treatment of metallic</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3205</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture of electrodes thereon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/304</classification-symbol><definition-title>Mechanical treatment, e.g. grinding, polishing, cutting {(<class-ref scheme="cpc">H01L21/30625</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Mechanical treatment of semiconductor wafers or semiconductor layers, except the mechanical treatment of insulating or conductive layers on semiconductor wafers.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Mechanical treatment in general:</paragraph-text><list><list-item><paragraph-text type="body">grinding, polishing <class-ref scheme="cpc">B24B</class-ref>,</paragraph-text></list-item><list-item><paragraph-text type="body">abrasive blasting <class-ref scheme="cpc">B24C</class-ref></paragraph-text></list-item></list></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Polishing of semiconductor wafers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0201</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Polishing of epitaxial layers on semiconductor wafers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/30625</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Mechanical treatment of insulating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3205</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Conductive layers on wafers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/321</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Single step mechanical operations, like sawing, polishing, breaking etc. classified in the corresponding group in section <class-ref scheme="cpc">B</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B24B</class-ref>, <class-ref scheme="cpc">B24C</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The mere use of a machine is classified with the machine only.</paragraph-text><paragraph-text type="body">Process for the mechanical treatment, enhanced by chemical treatment, is classified in chemical treatment, but may be given a group symbol in mechanical treatment if the mechanical treatment itself is of importance for the invention.</paragraph-text><paragraph-text type="body">Purely mechanical polishing is considered as chemical-mechanical polishing, and is classified accordingly.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3043</classification-symbol><definition-title>{Making grooves, e.g. cutting}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Making grooves, which may result in cutting</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Singulation of wafers into dies</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/78</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/306</classification-symbol><definition-title>Chemical or electrical treatment, e.g. electrolytic etching  (to form insulating layers <class-ref scheme="cpc">H01L21/31</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Chemical or electrical treatment of group IV or III-V semiconductors.</paragraph-text></list-item><list-item><paragraph-text type="body">Formation of porous semiconductors,</paragraph-text></list-item><list-item><paragraph-text type="body">Functionalisation of semiconductor surfaces</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Chemical or electrical treatment to form insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/30608</classification-symbol><definition-title>{Anisotropic liquid etching  (<class-ref scheme="cpc">H01L21/3063</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Anisotropic liquid etching, i.e. &quot;crystal orientation dependant&quot; etching, using basic (pH&gt;7) compositions. The etch composition is often composed of KOH, amines, azines, quaternary ammonium compounds</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electrolytic etching</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3063</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Anisotropic etching for tartarising surfaces</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F71/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Etching for fabrication of MEMs.</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B81C1/00539</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/30621</classification-symbol><definition-title>{Vapour phase etching}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Reactive Ion Etching [RIE] of III-V</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/30625</classification-symbol><definition-title>{With simultaneous mechanical treatment, e.g. mechanico-chemical polishing}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for polishing semiconductors not being part of the sequence for preparing wafers from an ingot (<class-ref scheme="cpc">H01L21/02013</class-ref> or <class-ref scheme="cpc">H01L21/02024</class-ref>).</paragraph-text><paragraph-text type="body">Covers polishing or CMP of semiconductor layers deposited on a substrate, like epitaxial layers.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Polishing or CMP of bulk wafers, wherein the polishing is part of the sequence for preparing wafers from an ingot</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02013</class-ref>, <class-ref scheme="cpc">H01L21/02024</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Polishing or CMP of insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31053</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Polishing or CMP of conductive layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3212</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Chemical-mechanical polishing also includes purely mechanical polishing.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3063</classification-symbol><definition-title>Electrolytic etching</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">formation of porous materials by electrolysis</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/306</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electrolytic etching in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C25F3/12</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2015-03-01"><classification-symbol scheme="cpc">H01L21/3065</classification-symbol><definition-title>Plasma etching; Reactive-ion etching</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">sputter etching,</paragraph-text></list-item><list-item><paragraph-text type="body">particle (electron, ion, photon) beam enhanced etching</paragraph-text></list-item><list-item><paragraph-text type="body">light assisted etching.</paragraph-text></list-item><list-item><paragraph-text type="body">plasma etching</paragraph-text></list-item><list-item><paragraph-text type="body">dry etching, i.e. using an etching gas without plasma</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Reactive ion etching of III-V materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/30621</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Laser etching without reactive atmosphere per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K26/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2020-08-01"><classification-symbol scheme="cpc">H01L21/308</classification-symbol><definition-title>using masks  (<class-ref scheme="cpc">H01L21/3063</class-ref>, <class-ref scheme="cpc">H01L21/3065</class-ref> take precedence)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Masks used for patterning semiconductors of group IV or III-V, including masks used for plasma etching/patterning, excepted masks for electrolytic etching.</paragraph-text></list-item><list-item><paragraph-text type="body">The fabrication of masks to be used for etching or patterning semiconductors (non-monocrystalline semiconductors being excluded).</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of masks for non patterning purposes, which are classified with the step in question: - masks for implantation - masks for forming insulating layers, - masks for selective growth, - masks for patterning semiconductors belonging to groups other than group IV and group III-V.</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/266</class-ref>, <class-ref scheme="cpc">H01L21/32</class-ref>, <class-ref scheme="cpc">H01L21/02639</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electrolytic etching</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3063</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation and use of stencil masks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Free standing masks, e.g. stencil masks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F1/86</class-ref> or <class-ref scheme="cpc">G03F7/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation of photoresist masks per se, except if the formation of the photoresist mask is specific to the device to be fabricated or semiconductor substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">General masks for patterning in the fabrication of semiconductor device</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/033</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Masks for patterning insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31144</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Masks for patterning conductors, including polycrystalline or amorphous silicon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/32139</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">A mask in <class-ref scheme="cpc">H01L21/00</class-ref> is formed of a layer coated directly onto the surface of the wafer.</paragraph-text><paragraph-text type="body">A free standing mask (stencil mask) laid on the wafer is not considered as a mask in the sense of <class-ref scheme="cpc">H01L21/00</class-ref>.</paragraph-text><paragraph-text type="body">Masks are classified in <class-ref scheme="cpc">H01L21/308</class-ref> only under the condition that its treatment or structure has been specially adapted to the fabrication of a device covered by <class-ref scheme="cpc">H01L21/00</class-ref>. Examples are:</paragraph-text><list><list-item><paragraph-text type="body">masks used for more than one technological step during device fabrication,</paragraph-text></list-item><list-item><paragraph-text type="body">masks whose structure, formation or treatment are adapted to the nature of the layers or materials used in the fabrication of semiconductor device, or to the device itself</paragraph-text></list-item></list><paragraph-text type="body">The takes precedence rule (stemming from IPC) pointing to <class-ref scheme="cpc">H01L21/3065</class-ref> is not valid for CPC: masks for etching by plasma or reactive ion etching are given a group symbol here.</paragraph-text><paragraph-text type="body">Masks for electrolytic etching are classified with the electrochemical etching in <class-ref scheme="cpc">H01L21/3063</class-ref>.</paragraph-text><paragraph-text type="body">Using stencil masks for ion implantation is classified in <class-ref scheme="cpc">H01L21/266</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3085</classification-symbol><definition-title>{characterised by their behaviour during the process, e.g. soluble masks, redeposited masks}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Masks having a specific behaviour during etching process. e.g. erodible mask, shrinking mask etc.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Processes wherein the etching is interrupted to modify the mask (sequential etching), e.g. etching, followed by modifying the mask, followed by re-etching, with possible cycling of the above steps</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/30604</class-ref>, <class-ref scheme="cpc">H01L21/30625</class-ref>, <class-ref scheme="cpc">H01L21/3063</class-ref>, <class-ref scheme="cpc">H01L21/3065</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3086</classification-symbol><definition-title>{characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Covers pre-treatment for the formation of a mask, post treatment of the mask before etching, treatments to modify the mask before use, e.g. hardening, formation of sidewalls, multiple sidewalls etc.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Modification of the mask during etching</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3085</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Removal of the mask after use</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31144</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Photoresist for lift</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0272</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Inorganic masks for lift-off</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0331</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3088</classification-symbol><definition-title>{Process specially adapted to improve the resolution of the mask}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Process specially adapted to go below resolution limit of lithography.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31</classification-symbol><definition-title>to form insulating layers thereon, e.g. for masking or by using photolithographic techniques  (encapsulating layers <class-ref scheme="cpc">H01L21/56</class-ref>); After treatment of these layers; Selection of materials for these layers</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for forming insulating layers and their direct post-treatment.</paragraph-text><paragraph-text type="body">To be used in any process, formation of interconnects, isolation oxides etc.when the invention is focussed on the insulator.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Insulating layers forming part of electrodes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Encapsulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/56</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3105</classification-symbol><definition-title>After-treatment</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Covers special treatments of insulating layers, wherein the special treatment is not a post-treatment as defined under <class-ref scheme="cpc">H01L21/00</class-ref>, i.e. the classical annealing of the insulating layer to improve its characteristics, but is for example</paragraph-text><paragraph-text type="body">planarisation, patterning, functionalization after etching.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Classical annealing after formation of the insulator, classified together with the formation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02318</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Functionalization just after formation should be classified with the formation.</paragraph-text><paragraph-text type="body">In case the process would also be of interest as a post treatment, both classes should be given.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31051</classification-symbol><definition-title>{Planarisation of the insulating layers  (<class-ref scheme="cpc">H01L21/31058</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Planarisation of insulating layers.</paragraph-text></list-item><list-item><paragraph-text type="body">Atomic scale planarisation (smoothening) of the insulating layers.</paragraph-text></list-item><list-item><paragraph-text type="body">Reflow of insulating layers.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">After treatment, e.g. planarisation, of organic layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31058</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31053</classification-symbol><definition-title>{involving a dielectric removal step}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Planarisation involving a removal step not being a chemical etch step: this is the group for polishing and chemical-mechanical polishing (CMP) of insulating materials.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Polishing slurries</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C09G</class-ref>, <class-ref scheme="cpc">C09K</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31055</classification-symbol><definition-title>{the removal being a chemical etching step, e.g. dry etching  (etching per se <class-ref scheme="cpc">H01L21/311</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Planarisation by non selective etching, e.g. by a blanket etching reducing the protrusions.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Etching per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/311</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31056</classification-symbol><definition-title>{the removal being a selective chemical etching step, e.g. selective dry etching through a mask}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes where protrusions are selectively etched through a mask.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31105</classification-symbol><definition-title>{Etching inorganic layers}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Etching glass</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C03C15/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31111</classification-symbol><definition-title>{by chemical means}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Etching by wet process, or by processes wherein gaseous reactants are condensed on the surface.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Gaseous etch with HF is classified in <class-ref scheme="cpc">H01L21/31116</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31116</classification-symbol><definition-title>{by dry-etching}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Plasma etching</paragraph-text></list-item><list-item><paragraph-text type="body">Ion beam etching</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31127</classification-symbol><definition-title>{Etching organic layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Removal of organic layers or polymers, including photoresists peculiar to semiconductor wafers or devices.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">The removal of silicon-containing compounds having an organic nature.</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31105</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Removal of photoresist not peculiar to semiconductor wafers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/42</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Removal of photoresist being not peculiar to semiconductors is classified in <class-ref scheme="cpc">G03F7/42</class-ref>.</paragraph-text><paragraph-text type="body">Peculiar to semiconductor devices means that particular precautions are taken to avoid influence of the removal of the photoresist on the semiconductor wafer or device.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31133</classification-symbol><definition-title>{by chemical means}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Etching by wet process, or by processes wherein gaseous reactants are condensed on the surface.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/31144</classification-symbol><definition-title>{using masks}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Etching involving a specially adapted mask</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In case the mask would be of general interest, it should also be classified in <class-ref scheme="cpc">H01L21/033</class-ref></paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3115</classification-symbol><definition-title>Doping the insulating layers</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">See also after treatment of insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3105</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Doping with the purpose to alter resistivity or increase conductivity</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76888</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Implantation or diffusion into insulating layers is also classified under <class-ref scheme="cpc">H01L21/02318</class-ref> and subgroups.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/312</classification-symbol><definition-title>Organic layers, e.g. photoresist  (<class-ref scheme="cpc">H01L21/3105</class-ref>, <class-ref scheme="cpc">H01L21/32</class-ref> take precedence; {photoresists per se <class-ref scheme="cpc">G03C</class-ref>})</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Photoresists per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03C</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">H01L21/312</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3128</class-ref> are no longer used for classification of new documents, see <class-ref scheme="cpc">H01L21/02112</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/314</classification-symbol><definition-title>Inorganic layers  (<class-ref scheme="cpc">H01L21/3105</class-ref>, <class-ref scheme="cpc">H01L21/32</class-ref> take precedence)</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body"><class-ref scheme="cpc">H01L21/314</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3185</class-ref> are no longer used for classification of new documents. See <class-ref scheme="cpc">H01L21/02112</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/3205</classification-symbol><definition-title>Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers  (manufacture of electrodes <class-ref scheme="cpc">H01L21/28</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Deposition of conductive layers exclusively on insulating layers, when the process of deposition is relevant.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Deposition of conductive layers on semiconductor</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/283</class-ref> - <class-ref scheme="cpc">H01L21/288</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">When the technique of deposition is particular (CVD, PVD or electroplating), also classify in <class-ref scheme="cpc">H01L21/283</class-ref>, <class-ref scheme="cpc">H01L21/285</class-ref> or <class-ref scheme="cpc">H01L21/288</class-ref>. When an interconnection is concerned, see also <class-ref scheme="cpc">H01L21/768</class-ref> and subgroups.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/321</classification-symbol><definition-title>After treatment</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Treatment of formed conductive layers. Includes:</paragraph-text><list><list-item><paragraph-text type="body">etching by chemical or physical means,</paragraph-text></list-item><list-item><paragraph-text type="body">planarisation, including chemical-mechanical polishing,</paragraph-text></list-item><list-item><paragraph-text type="body">oxidation, nitridation, or surface treatment,</paragraph-text></list-item><list-item><paragraph-text type="body">doping.</paragraph-text></list-item></list><paragraph-text type="body">Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. After treatment of layers of these materials is thus classified here.</paragraph-text><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/32105</classification-symbol><definition-title>{Oxidation of silicon-containing layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Oxidation of non-monocrystalline silicon, e.g. polycrystalline, microcrystalline or amorphous silicon.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Oxidation of monocrystalline silicon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02236</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Oxidation of layers of these materials is thus classified here.</paragraph-text><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/3211</classification-symbol><definition-title>{Nitridation of silicon-containing layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Nitridation of non-monocrystalline silicon, e.g. polycrystalline, microcrystalline or amorphous silicon.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Nitridation of monocrystalline silicon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02247</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Nitridation of layers of these materials is thus classified here.</paragraph-text><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/32115</classification-symbol><definition-title>{Planarisation}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Planarisation of conductive or resistive layers.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Planarisation of these layers is thus classified here.</paragraph-text><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3212</classification-symbol><definition-title>{by chemical mechanical polishing [CMP]}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">CMP slurries</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C09G</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/3213</classification-symbol><definition-title>Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Physical or chemical etching of conductive or resistive layers.</paragraph-text><paragraph-text type="body">Etching of polysilicon layers</paragraph-text><paragraph-text type="body">Etching of amorphous silicon layers</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Machines or apparatus for liquid etching </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Machines for plasma etching </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J37/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Etching of layers of these materials is thus classified here.</paragraph-text><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/32131</classification-symbol><definition-title>{by physical means only}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Etching processes, where no chemical reaction is involved, e.g.</paragraph-text><paragraph-text type="body">sputtering, ion milling, laser ablation, pure ion beam etching.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/32132</classification-symbol><definition-title>{of silicon-containing layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Silicides and silicon alloys.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/32133</classification-symbol><definition-title>{by chemical means only}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Use of Plasmas, e.g. RIE, and chemically assisted particle (ion or electron, photon) beam etching</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/32134</classification-symbol><definition-title>{by liquid etching only}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Etching with supercritical fluids</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/32136</classification-symbol><definition-title>{using plasmas}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Etching assisted by electrons, ions and laser beams.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/32137</classification-symbol><definition-title>{of silicon-containing layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Polysilicon, amorphous, silicides, multilayers containing silicon</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/32138</classification-symbol><definition-title>{pre- or post-treatments, e.g. anti-corrosion processes}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Pre-treatments before etching, including removal of natural oxide.</paragraph-text><paragraph-text type="body">Anti-corrosion post-treatments.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Post-treatment after etching, e.g. RIE</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02041</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In case the pre-treatment is a removal of natural oxide and is of general interest, a group symbol in <class-ref scheme="cpc">H01L21/02041</class-ref> should be given.</paragraph-text><paragraph-text type="body">In case the post treatment is a passivation by oxidation or nitridation this step should be classified independently.</paragraph-text><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/32139</classification-symbol><definition-title>{using masks}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Etching involving a mask specifically adapted to the etching operation.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Classical photoresist masks, except if submitted to a special treatment, for example hardening, fluorination, etc.</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In case the mask would be of general interest, it should also be classified in <class-ref scheme="cpc">H01L21/033</class-ref>.</paragraph-text><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/3215</classification-symbol><definition-title>Doping the layers</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Polysilicon, amorphous silicon and silicides are considered as conductive materials for these groups. Doping of these layers is thus classified here.</paragraph-text><paragraph-text type="body">For classifying in the group range <class-ref scheme="cpc">H01L21/321</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/3215</class-ref>, the explicit presence of an insulating layer below the conductive or resistive layers is not mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/322</classification-symbol><definition-title>to modify their internal properties, e.g. to produce internal imperfections</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Treatments aimed at modifying the intrinsic properties of the crystals not otherwise provided for in <class-ref scheme="cpc">H01L21/00</class-ref>, like crystallographic defect rate.</paragraph-text></list-item><list-item><paragraph-text type="body">Formation of defects for intrinsic or extrinsic gettering</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Modification of conductivity type</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3242</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3221</classification-symbol><definition-title>{of silicon bodies, e.g. for gettering}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Extrinsic gettering</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Gettering using both extrinsic and intrinsic gettering techniques is classified in both <class-ref scheme="cpc">H01L21/3221</class-ref> and <class-ref scheme="cpc">H01L21/3225</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/3225</classification-symbol><definition-title>{Thermally inducing defects using oxygen present in the silicon body for intrinsic gettering  (<class-ref scheme="cpc">H01L21/3226</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Intrinsic gettering</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Treatment of semiconductor bodies to modify their internal properties of silicon on insulator</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3226</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Gettering using both extrinsic and intrinsic gettering techniques is classified in both <class-ref scheme="cpc">H01L21/3221</class-ref> and <class-ref scheme="cpc">H01L21/3225</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/34</classification-symbol><definition-title>the devices having semiconductor bodies not provided for in groups <class-ref scheme="cpc">H01L21/18</class-ref>, <class-ref scheme="cpc">H10D48/04</class-ref> and <class-ref scheme="cpc">H10D48/07</class-ref>, with or without impurities, e.g. doping materials</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for fabricating devices having semiconductor bodies not belonging to group IV, IV-IV, III-V materials, or to Se, Te, CuO.</paragraph-text><paragraph-text type="body">Processes for fabricating devices having semiconductor bodies based on II-VI materials.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacturing radiation sensitive devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F71/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Group II-IV active materials for radiation sensitive devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F77/123</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Manufacturing light-emitting devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10H20/01</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Group II-IV active materials for light-emitting devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10H20/823</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/38</classification-symbol><definition-title>Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Doping of II-VI materials.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Semiconductor bodies composed of II-VI compounds for light sensitive devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F77/123</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/42</classification-symbol><definition-title>Bombardment with radiation</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Radiation covers corpuscular as well as electromagnetic radiation</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Bombardment with radiation for deposition purposes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02104</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Bombardment with radiation for etching purposes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/306</class-ref>, <class-ref scheme="cpc">H01L21/311</class-ref> or <class-ref scheme="cpc">H01L21/3213</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/425</classification-symbol><definition-title>producing ion implantation</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Ion beam tubes for localized treatment</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J37/30</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/426</classification-symbol><definition-title>using masks</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for implantation wherein the invention is focused on the mask aspect, e.g. mask having a specific topography.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Masks in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/027</class-ref> and <class-ref scheme="cpc">H01L21/033</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/44</classification-symbol><definition-title>Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups <class-ref scheme="cpc">H01L21/38</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/428</class-ref></definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Electrodes on semiconductor materials as defined under <class-ref scheme="cpc">H01L21/34</class-ref>.</paragraph-text><paragraph-text type="body">Covers the direct deposition of conductive materials on the semiconductor and on an insulating layer overlying the semiconductor (e.g. Tunnel contact).</paragraph-text><paragraph-text type="body">The group <class-ref scheme="cpc">H01L21/44</class-ref> includes specific treatments of the semiconductor before formation of the contact (e.g. degenerescence by bombardment etc.).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">semiconductor materials of group IV or III-V</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/18</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/441</classification-symbol><definition-title>Deposition of conductive or insulating materials for electrodes</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Insulating materials, only if the contact is a tunnelling contact.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/445</classification-symbol><definition-title>from a liquid, e.g. electrolytic deposition</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Electrolytic deposition</paragraph-text></list-item><list-item><paragraph-text type="body">Electroless deposition</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/447</classification-symbol><definition-title>involving the application of pressure, e.g. thermo-compression bonding</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Classification is made in this group only if specific to the semiconductor material, or adapted to the type of device.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/449</classification-symbol><definition-title>involving the application of mechanical vibrations, e.g. ultrasonic vibrations</definition-title><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Classification is made in this group only if specific to the semiconductor material, or adapted to the type of device.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/46</classification-symbol><definition-title>Treatment of semiconductor bodies using processes or apparatus not provided for in groups <class-ref scheme="cpc">H01L21/428</class-ref>  (manufacture of electrodes thereon <class-ref scheme="cpc">H01L21/44</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The treatment of semiconductor bodies including</paragraph-text><list><list-item><paragraph-text type="body">mechanical treatments, like grinding, sand blasting etc.</paragraph-text></list-item><list-item><paragraph-text type="body">chemical treatments, like etching,</paragraph-text></list-item><list-item><paragraph-text type="body">after-treatments of these semiconductors, like formation of insulating layers, planarisation or etching of these insulating layers, formation of conductive layers on these insulating layers and after treatment of these conductive layers and their doping.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture of electrodes thereon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/44</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/465</classification-symbol><definition-title>Chemical or electrical treatment, e.g. electrolytic etching  (to form insulating layers <class-ref scheme="cpc">H01L21/469</class-ref>)</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Chemical or electrical treatment to form insulating layers thereon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/469</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/467</classification-symbol><definition-title>using masks</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Masks used for patterning group IV and group III-V semiconductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/308</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2021-01-01"><classification-symbol scheme="cpc">H01L21/469</classification-symbol><definition-title>to form insulating layers thereon, e.g. for masking or by using photolithographic techniques  (encapsulating layers <class-ref scheme="cpc">H01L21/56</class-ref>); After-treatment of these layers</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Encapsulating layers </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/56</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Layers forming electrodes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/44</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/47</classification-symbol><definition-title>Organic layers, e.g. photoresist  (<class-ref scheme="cpc">H01L21/475</class-ref>, <class-ref scheme="cpc">H01L21/4757</class-ref> take precedence)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Forming insulating layers using masks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/475</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">After-treatment</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/4757</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of photoresist masks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/027</class-ref>, <class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/4763</classification-symbol><definition-title>Deposition of non-insulating, e.g. conductive -, resistive -, layers on insulating layers; After-treatment of these layers  (manufacture of electrodes <class-ref scheme="cpc">H01L21/28</class-ref>, {<class-ref scheme="cpc">H01L21/44</class-ref>})</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture of electrodes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/48</classification-symbol><definition-title>Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups <class-ref scheme="cpc">H01L21/18</class-ref> - <class-ref scheme="cpc">H01L21/326</class-ref> or <class-ref scheme="cpc">H10D48/04</class-ref> - <class-ref scheme="cpc">H10D48/07</class-ref></definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Insulating sealing of leads in bases </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/50</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Apparatus therefor </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Containers, encapsulations, fillings or mountings per se </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Marking of parts </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/544</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Arrangements for connecting or disconnecting semiconductor or other solid-state bodies, or methods related thereto, other than those </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In this group, the expression &quot;treatment&quot; also covers the removal of leads from parts.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/50</classification-symbol><definition-title>Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups <class-ref scheme="cpc">H01L21/18</class-ref> - <class-ref scheme="cpc">H01L21/326</class-ref> or <class-ref scheme="cpc">H10D48/04</class-ref> - <class-ref scheme="cpc">H10D48/07</class-ref> {e.g. sealing of a cap to a base of a container}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Arrangements for connecting or disconnecting semiconductor or other solid state bodies, or methods related thereto, other than those</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67</classification-symbol><definition-title>Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components {; Apparatus not specifically provided for elsewhere  (processes per se <class-ref scheme="cpc">H01L21/30</class-ref>, <class-ref scheme="cpc">H01L21/46</class-ref>, <class-ref scheme="cpc">H01L23/00</class-ref>; simple temporary support means, e.g. using adhesives, electric or magnetic means <class-ref scheme="cpc">H01L21/68</class-ref>, <class-ref scheme="cpc">H01L21/302</class-ref>; apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto <class-ref scheme="cpc">H01L24/74</class-ref>;)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">the apparatus of the title and also the use of those apparatus</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Welding apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K20/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Polishing apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B24B1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Apparatus for cutting semiconductor ingot </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B28D5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Coating apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C14/00</class-ref>, <class-ref scheme="cpc">C23C16/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electroplating apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C25D7/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Optical measuring apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01N21/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lithographic apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cleaning in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B08B1/00</class-ref>, <class-ref scheme="cpc">B08B3/00</class-ref>, <class-ref scheme="cpc">B08B5/00</class-ref>, <class-ref scheme="cpc">B08B6/00</class-ref>, <class-ref scheme="cpc">B08B7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cutting in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K26/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Robots in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B25J9/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Conveying in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B65G49/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electrostatic holders in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02N13/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Substrate</paragraph-text></table-column><table-column><paragraph-text type="body">a substrate suitable for semiconductor or electric solid state devices or semiconductor or electric solid state components, e.g. a wafer</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67017</classification-symbol><definition-title>{Apparatus for fluid treatment  (<class-ref scheme="cpc">H01L21/67126</class-ref>, <class-ref scheme="cpc">H01L21/6715</class-ref> take precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Fluid delivery or exhaust systems (like plumbing, heat exchanger, valves systems, flow regulations means, pumping means) in direct connection with semiconductor manufacture or handling systems.</paragraph-text></list-item><list-item><paragraph-text type="body">Atmosphere control systems in relation with semiconductor industry</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Apparatus for sealing, encapsulating, glassing, decapsulating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67126</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Apparatus for applying a liquid, a resin, an ink</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/6715</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details relating to the exhausts (e.g. pumps, filters, scrubber) of coating apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C16/4412</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Containers with atmosphere control</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67389</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67028</classification-symbol><definition-title>{for cleaning followed by drying, rinsing, stripping, blasting or the like}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Apparatus dealing with at least two processing steps taking place successively (like cleaning, drying, rinsing, stripping or blasting) are classified in this group.</paragraph-text></list-item><list-item><paragraph-text type="body">Systems for only dry cleaning.</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67092</classification-symbol><definition-title>{Apparatus for mechanical treatment  (or grinding or cutting, see the relevant groups in subclasses <class-ref scheme="cpc">B24B</class-ref> or <class-ref scheme="cpc">B28D</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">apparatus for dividing wafers into a plurality of parts (dicing),</paragraph-text></list-item><list-item><paragraph-text type="body">apparatus for exerting a pressure on a substrate (like apparatus for bonding two wafers together),</paragraph-text></list-item><list-item><paragraph-text type="body">apparatus for separating two bonded wafers.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cutting apparatus per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K26/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Polishing apparatus</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B24B1/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Apparatus for cutting semiconductor ingot</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B28D5/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Division of the substrate into plural individual devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/78</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67103</classification-symbol><definition-title>{mainly by conduction}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Apparatus where the substrate is in direct contact with the heating element</paragraph-text></list-item><list-item><paragraph-text type="body">Heating elements with specific thermal properties (like thermal conductivity), e.g. materials of the heating element.</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67109</classification-symbol><definition-title>{mainly by convection}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Apparatus where the substrate is not in direct contact with the heating element</paragraph-text></list-item><list-item><paragraph-text type="body">Thermal apparatus with cooling means, e.g. for temperature regulation</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item date-revised="2023-08-01"><classification-symbol scheme="cpc">H01L21/67115</classification-symbol><definition-title>{mainly by radiation}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Thermal apparatus comprising lamps, infrared light irradiation means or ultraviolet light irradiation means</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67126</classification-symbol><definition-title>{Apparatus for sealing, encapsulating, glassing, decapsulating or the like  (processes <class-ref scheme="cpc">H01L23/02</class-ref>, <class-ref scheme="cpc">H01L23/28</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Sealing arrangements (like O-ring) for a process chamber, a holding or transporting device</paragraph-text></list-item><list-item><paragraph-text type="body">Slit valves or gates for closing the opening of a chamber</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Containers; Seals for semiconductor devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/02</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Encapsulations, e.g. encapsulating layers, coatings for protection</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/28</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67132</classification-symbol><definition-title>{Apparatus for placing on an insulating substrate, e.g. tape}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">All apparatus dealing with tapes (tape removal apparatus, tape placing apparatus)</paragraph-text></list-item><list-item><paragraph-text type="body">Apparatus for removing dies from an adhesive tape (on which a severed wafer is placed).</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67144</classification-symbol><definition-title>{Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Pick and Place apparatus (picking a die from a wafer and placing it on a different location).</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/6715</classification-symbol><definition-title>{Apparatus for applying a liquid, a resin, an ink or the like  (<class-ref scheme="cpc">H01L21/67126</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Apparatus for sealing, encapsulating, glassing, decapsulating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67126</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67213</classification-symbol><definition-title>{comprising at least one ion or electron beam chamber  (coating by ion implantation <class-ref scheme="cpc">C23C</class-ref>; ion or electron beam tubes <class-ref scheme="cpc">H01J37/00</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Coating by ion implantation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Ion or electron beam tubes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J37/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67219</classification-symbol><definition-title>{comprising at least one polishing chamber  (polishing apparatuses <class-ref scheme="cpc">B24B</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Polishing apparatuses per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B24B</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67225</classification-symbol><definition-title>{comprising at least one lithography chamber  (lithographic apparatuses <class-ref scheme="cpc">G03F7/00</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lithographic apparatuses per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/6723</classification-symbol><definition-title>{comprising at least one plating chamber  (electroless plating apparatuses <class-ref scheme="cpc">C23C</class-ref>, electroplating apparatuses <class-ref scheme="cpc">C25D</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electroless plating apparatuses</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Electroplating apparatuses</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C25D</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67242</classification-symbol><definition-title>{Apparatus for monitoring, sorting or marking  (testing or measuring during manufacture <class-ref scheme="cpc">H01L22/00</class-ref>, marks per se <class-ref scheme="cpc">H01L23/544</class-ref>; testing individual semiconductor devices <class-ref scheme="cpc">G01R31/26</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electrical testing individual semiconductor devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/26</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Testing or measuring</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L22/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Marks per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/544</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67276</classification-symbol><definition-title>{Production flow monitoring, e.g. for increasing throughput  (program-control systems per se <class-ref scheme="cpc">G05B19/00</class-ref>, e.g. total factory control <class-ref scheme="cpc">G05B19/418</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Program-control systems per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05B19/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Total factory control</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05B19/418</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/673</classification-symbol><definition-title>using specially adapted carriers {or holders; Fixing the workpieces on such carriers or holders  (holders for supporting a complete device in operation <class-ref scheme="cpc">H01L23/32</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Holders for supporting a complete device in operation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/32</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67333</classification-symbol><definition-title>{Trays for chips  (magazine for components <class-ref scheme="cpc">H05K13/0084</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Magazine for components</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K13/0084</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/6734</classification-symbol><definition-title>{specially adapted for supporting large square shaped substrates  (containers and packaging elements for glass sheets <class-ref scheme="cpc">B65D85/48</class-ref>, transporting of glass products during their manufacture <class-ref scheme="cpc">C03B35/00</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Containers and packaging elements for glass sheets</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B65D85/48</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Transporting of glass products during their manufacture</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C03B35/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67363</classification-symbol><definition-title>{specially adapted for containing substrates other than wafers  (<class-ref scheme="cpc">H01L21/67356</class-ref>, <class-ref scheme="cpc">H01L21/67359</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Closed carriers specially adapted for containing chips, dies or ICs</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67356</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Closed carriers specially adapted for containing masks, reticles or pellicles</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67359</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67366</classification-symbol><definition-title>{characterised by materials, roughness, coatings or the like  (materials relating to an injection moulding process <class-ref scheme="cpc">B29C45/00</class-ref>; chemical composition of materials <class-ref scheme="cpc">C08L51/00</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Materials relating to an injection moulding process</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B29C45/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Chemical composition of macromolecular compounds</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C08L51/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67706</classification-symbol><definition-title>{Mechanical details, e.g. roller, belt  (<class-ref scheme="cpc">H01L21/67709</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Conveying using magnetic elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67709</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67721</classification-symbol><definition-title>{the substrates to be conveyed not being semiconductor wafers or large planar substrates, e.g. chips, lead frames  (<class-ref scheme="cpc">H01L21/6773</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Conveying cassettes, containers or carriers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/6773</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67742</classification-symbol><definition-title>{Mechanical parts of transfer devices  (robots in general in <class-ref scheme="cpc">B25J</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Robots in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B25J</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67763</classification-symbol><definition-title>{the wafers being stored in a carrier, involving loading and unloading  (<class-ref scheme="cpc">H01L21/6779</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">The workpieces being stored in a carrier, involving loading and unloading</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/6779</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67766</classification-symbol><definition-title>{Mechanical parts of transfer devices  (robots in general in <class-ref scheme="cpc">B25J</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Robots in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B25J</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67784</classification-symbol><definition-title>{using air tracks}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Apparatus for moving substrates on a liquid track</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/67796</classification-symbol><definition-title>{with angular orientation of workpieces  (<class-ref scheme="cpc">H01L21/67787</class-ref> and <class-ref scheme="cpc">H01L21/67793</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Conveying with angular orientation of the workpieces</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67787</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Conveying with orientating and positioning by means of a vibratory bowl or track</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67793</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/68</classification-symbol><definition-title>for positioning, orientation or alignment</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Conveying</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/677</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/682</classification-symbol><definition-title>{Mask-wafer alignment  (in general <class-ref scheme="cpc">G03F7/70</class-ref>, <class-ref scheme="cpc">G03F9/70</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Alignment in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/70</class-ref>, <class-ref scheme="cpc">G03F9/70</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/683</classification-symbol><definition-title>for supporting or gripping  (for conveying <class-ref scheme="cpc">H01L21/677</class-ref>, for positioning, orientation or alignment <class-ref scheme="cpc">H01L21/68</class-ref>)</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Conveying</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/677</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Positioning, orientation or alignment</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/68</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/6835</classification-symbol><definition-title>{using temporarily an auxiliary support}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Temporary protection of the devices or parts of the devices during manufacture </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B81C2201/05</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2018-01-01"><classification-symbol scheme="cpc">H01L21/6836</classification-symbol><definition-title>{Wafer tapes, e.g. grinding or dicing support tapes  (adhesive tapes in general <class-ref scheme="cpc">C09J7/20</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Adhesive tapes in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C09J7/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/687</classification-symbol><definition-title>using mechanical means, e.g. chucks, clamps or pinches {(using elecrostatic chucks <class-ref scheme="cpc">H01L21/6831</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Using electrostatic chucks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/6831</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/70</classification-symbol><definition-title>Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof  ({multistep manufacturing processes of assemblies consisting of a plurality of individual semiconductor or other solid state devices <class-ref scheme="cpc">H01L25/00</class-ref>; } manufacture of assemblies consisting of preformed electrical components <class-ref scheme="cpc">H05K3/00</class-ref>, <class-ref scheme="cpc">H05K13/00</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Process for the integration of a plurality of solid state devices in or on a common substrate.</paragraph-text></list-item><list-item><paragraph-text type="body">Processes for making isolation regions between components (e.g. LOCOS, STI etc.)</paragraph-text></list-item><list-item><paragraph-text type="body">Processes for fabricating SOI substrates.</paragraph-text></list-item><list-item><paragraph-text type="body">Processes for making interconnections between the solid state devices, on the surface of the substrate, or buried in the substrate, including specific treatments of these interconnections.</paragraph-text></list-item><list-item><paragraph-text type="body">Processes for cutting wafers to singulate the devices, dicing.</paragraph-text></list-item><list-item><paragraph-text type="body">Processes to fabricate devices consisting of a plurality of solid state components or integrated circuits of the bipolar, Field-Effect type and memories.</paragraph-text></list-item><list-item><paragraph-text type="body">Process for the assembly on a common substrate of two or more components.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture of assemblies consisting of preformed electrical components</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K3/00</class-ref>, <class-ref scheme="cpc">H05K13/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2017-02-01"><classification-symbol scheme="cpc">H01L21/71</classification-symbol><definition-title>Manufacture of specific parts of devices defined in group <class-ref scheme="cpc">H01L21/70</class-ref>  ({<class-ref scheme="cpc">H01L21/0405</class-ref>, <class-ref scheme="cpc">H01L21/0445</class-ref>} , <class-ref scheme="cpc">H01L21/28</class-ref>, <class-ref scheme="cpc">H01L21/44</class-ref>, <class-ref scheme="cpc">H01L21/48</class-ref> take precedence)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Multistep processes for the fabrication of buried regions, also used as buried connections between zones,</paragraph-text></list-item><list-item><paragraph-text type="body">Multistep processes for the fabrication of zones providing electrical isolation between adjacent components,</paragraph-text></list-item><list-item><paragraph-text type="body">Multistep processes for the fabrication of SOI wafers, for which the fabrication of devices has not started yet,</paragraph-text></list-item><list-item><paragraph-text type="body">Multistep processes for the fabrication of interconnections between devices,</paragraph-text></list-item><list-item><paragraph-text type="body">Multistep, processes for the fabrication of integrated circuits, bipolar technology, field-effect technology, CMOS, memories, IC based on combinations of these technologies,</paragraph-text></list-item><list-item><paragraph-text type="body">Multistep processes for dicing wafers into individual devices.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Processing of parts of devices based on carbon or diamond</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0405</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processing of parts of devices based on crystalline Silicon Carbide</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0445</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multistep processes for the manufacture of electrodes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28</class-ref> or <class-ref scheme="cpc">H01L21/44</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Manufacture or treatment of parts prior to assembly of the devices, like leads, heat-sinks, etc.</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/48</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Wire-like connections</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/74</classification-symbol><definition-title>Making of {localized} buried regions, e.g. buried collector layers, internal connections {substrate contacts}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep processes for the fabrication of buried regions, like buried collector layers, buried connections between zones, substrate contacts, as part of a component, e.g. formation of buried silicides.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Diffusing impurities</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/22</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Implanting impurities</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/265</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/743</classification-symbol><definition-title>{Making of internal connections, substrate contacts}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Fabrication of buried metallic or near metallic regions, like buried silicides, buried eutectic conductors.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/76</classification-symbol><definition-title>Making of isolation regions between components</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Fabrication of zones aimed at providing electrical isolation between adjacent components, i.e. dielectric regions (LOCOS, trench, shallow trench), air gaps, p-n junction or field effect.</paragraph-text></list-item><list-item><paragraph-text type="body">Fabrication of SOI wafers, for which the fabrication of devices has not started yet.</paragraph-text></list-item></list></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">For subject matter classified in the range <class-ref scheme="cpc">H01L21/76</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/765</class-ref>, when the isolation combines several techniques, both techniques are given a group symbol.</paragraph-text><paragraph-text type="body">When the combination of several techniques involves the fabrication of SOI, a group symbol within the range <class-ref scheme="cpc">H01L21/76264</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/76291</class-ref> is given.</paragraph-text><paragraph-text type="body">Single steps, like etching a trench, when they present a general interest or are specifically disclosed, should be given a group symbol in the corresponding single step covered by <class-ref scheme="cpc">H01L21/02</class-ref> and sub groups.</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">horizontal</paragraph-text></table-column><table-column><paragraph-text type="body">in the plane of the wafer</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">vertical</paragraph-text></table-column><table-column><paragraph-text type="body">in a direction perpendicular to the plane of the wafer</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/762</classification-symbol><definition-title>Dielectric regions {, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Covers the formation of dielectric regions by</paragraph-text><list><list-item><paragraph-text type="body">Oxidation of the substrate, or</paragraph-text></list-item><list-item><paragraph-text type="body">Deposition of a dielectric, for example in a trench.</paragraph-text></list-item><list-item><paragraph-text type="body">Formation of dielectric regions buried in the substrate, SOI</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76224</classification-symbol><definition-title>{using trench refilling with dielectric materials  (trench filling with polycristalline silicon <class-ref scheme="cpc">H01L21/763</class-ref>; together with vertical isolation, e.g. trench refilling in a SOI substrate <class-ref scheme="cpc">H01L21/76264</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Trench filling with vertical isolation, e.g. trench refilling in a SOI substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76264</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Trench filling with polycrystalline silicon</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/763</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/7624</classification-symbol><definition-title>{using semiconductor on insulator [SOI] technology}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The groups <class-ref scheme="cpc">H01L21/7624</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/76291</class-ref> cover the fabrication of a buried isolation region</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Dielectric isolation using EPIC techniques, i.e. epitaxial passivated integrated circuit</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76297</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture of integrated circuits on insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D86/01</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Silicon on sapphire (SOS) technology</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D86/03</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/768</classification-symbol><definition-title>Applying interconnections to be used for carrying current between separate components within a device {comprising conductors and dielectrics}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multi-steps processes for manufacturing interconnections on the surface of a device or through the wafer.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Fabrication of contacts</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Internal interconnections</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/743</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Fabrication of fuses and anti-fuses</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/525</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cleaning</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02041</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation of insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02107</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Formation or use of masks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/027</class-ref>, <class-ref scheme="cpc">H01L21/033</class-ref>, <class-ref scheme="cpc">H01L21/31144</class-ref>, <class-ref scheme="cpc">H01L21/32139</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Planarising insulating or conductive layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3105</class-ref>, <class-ref scheme="cpc">H01L21/321</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Etching of insulating or conductive layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/311</class-ref>, <class-ref scheme="cpc">H01L21/3213</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Information peculiar to single-step processes should also be classified in the corresponding sub group of <class-ref scheme="cpc">H01L21/02</class-ref> (see informative references below).</paragraph-text><paragraph-text type="body">Processes for fabricating fuses and anti-fuses are classified with the fuses and anti-fuses in <class-ref scheme="cpc">H01L23/525</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76804</classification-symbol><definition-title>{by forming tapered via holes}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods specially adapted for forming via or contact holes having a wider top or bottom region, e.g. &quot;cup-shaped&quot; vias</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Etching insulating layers per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/311</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76805</classification-symbol><definition-title>{the opening being a via or contact hole penetrating the underlying conductor}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods of forming via or contact holes including a step of etching the conductor at the bottom of the hole so as to form e.g. a gouging feature;</paragraph-text><paragraph-text type="body">methods of forming contact holes having a portion reaching into conductive regions (e.g. source and drain) of the semiconductor substrate</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76808</classification-symbol><definition-title>{involving intermediate temporary filling with material}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods of dual damascene processing involving intermediate temporary filling of the opening first formed in the process with material, e.g. planarisation to facilitate lithography of the second opening</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><list><list-item><paragraph-text type="body">After formation of the via, the via is filled with a resin film 12 to provide for planarisation:::</paragraph-text></list-item></list><paragraph-text type="body"><media id="media1.png" file-name="cpc-def-H01L-0001.png" type="png" preferred-width="7.83cm" preferred-height="4.94cm"/> US2006094221.</paragraph-text><list><list-item><paragraph-text type="body">The dual damascene structure of a lower metal level 200 is filled with a sacrificial material 140 (see the figure below), then another metal level 202 having dual damascene structures 232 is fabricated. Finally, the sacrificial layer 140 is removed and all metal levels are metalized simultaneously:</paragraph-text></list-item></list><paragraph-text type="body"><media id="media2.png" file-name="cpc-def-H01L-0002.png" type="png" preferred-width="9.1cm" preferred-height="7.32cm"/> US2005110145</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Conventional trench-first dual damascene methods in which the photoresist for forming the via hole fills the trench </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76807</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/7681</classification-symbol><definition-title>{involving one or more buried masks}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods of dual damascene processing involving one or more buried masks, i.e. one or more pre-patterned mask or etch stop layers are fabricated prior to deposition of the trench-level dielectric.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><list><list-item><paragraph-text type="body">The etch stop 114 is pre-patterned and buried under ILD 118 (see the figure below):</paragraph-text></list-item></list><paragraph-text type="body"><media id="media3.png" file-name="cpc-def-H01L-0003.png" type="png" preferred-width="7.69cm" preferred-height="9.76cm"/> WO2005109473</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76811</classification-symbol><definition-title>{involving multiple stacked pre-patterned masks}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods of dual damascene processing involving multiple stacked pre-patterned masks on the trench-level dielectric, i.e. mask stacks pre-defining the trench and via patterns before the actual etching process</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Layers 135, 140, 150 are hardmask layers, layer 180 is a photoresist for patterning layer 150. The dual damascene structure is transferred into the ILD 130 with the help of the stack of pre-patterned hardmasks 135, 140, 150:</paragraph-text><paragraph-text type="body"><media id="media4.png" file-name="cpc-def-H01L-0004.png" type="png" preferred-width="9.95cm" preferred-height="5.46cm"/></paragraph-text><paragraph-text type="body">US2003207207</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76813</classification-symbol><definition-title>{involving a partial via etch}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">All dual damascene processes in which in an early stage a via is formed partially through the dielectric stack. The via etch is completed later in the process, e.g. during the etching step for forming the trench.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body"><media id="media5.png" file-name="cpc-def-H01L-0005.png" type="png" preferred-width="6.51cm" preferred-height="9.17cm"/>US2006166482</paragraph-text><paragraph-text type="body">First, the via is partially etched into the dielectric stack. In a later step, the via etch is completed together with the trench etch.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Dual damascene processing also involving a stack of pre-patterned hard mask layers, the group symbol <class-ref scheme="cpc">H01L21/76811</class-ref> is also assigned.</paragraph-text><paragraph-text type="body">If the partial via process also includes a step of intermediate filling the partial via with a planarising material, the document needs to be classified in <class-ref scheme="cpc">H01L21/76808</class-ref>, too.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76814</classification-symbol><definition-title>{post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Particular method steps designed for improving the result of a process of forming an interconnect opening in a dielectric, e.g. removal of oxides from the surface of a conductor at the bottom of a via hole, removal of etching residues, or treatments restoring the dielectric at the sidewalls.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">After formation of the opening 10, the photoresist mask and etch residues are removed using a reducing plasma. During this treatment an undesired coating layer 14 forms on the sidewalls of opening 10. Layer 14 is eventually removed by the directional beam of charged oxidizing particles having its main axis 20 parallel to the sidewalls of opening 10:</paragraph-text><paragraph-text type="body"><media id="media6.png" file-name="cpc-def-H01L-0006.png" type="png" preferred-width="6.21cm" preferred-height="8.25cm"/> US6673721</paragraph-text><paragraph-text type="body">Note that in this case the sidewall layer 14 is an undesired by-product of a plasma treatment process. The document should therefore not be classified in <class-ref scheme="cpc">H01L21/76831</class-ref>.</paragraph-text><paragraph-text type="body">After forming an opening in a low-k dielectric, a degassing treatment and a plasma treatment are carried out in order to remove methyl groups from the dielectric and an oxide from the underlying conductor 22A:</paragraph-text><paragraph-text type="body"><media id="media7.png" file-name="cpc-def-H01L-0007.png" type="png" preferred-width="10.53cm" preferred-height="4.28cm"/></paragraph-text><paragraph-text type="body"><media id="media8.png" file-name="cpc-def-H01L-0008.png" type="png" preferred-width="10.37cm" preferred-height="4.37cm"/>US2005272247</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">After-treatment steps leading to the formation of modified sidewall layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76831</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If the method of after-treatment comprises aspects which are classified in any one of the subgroups <class-ref scheme="cpc">H01L21/76822</class-ref>+ (see below), the corresponding group should also be given. If the after-treatment leads to the formation of a sidewall layer in the opening comprising modified dielectric material, the group <class-ref scheme="cpc">H01L21/76831</class-ref> should also be assigned (note, however, that if the sidewall insulation is formed by a conventional deposition step, <class-ref scheme="cpc">H01L21/76831</class-ref> is the only relevant group).</paragraph-text><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76814</class-ref> is essentially a multistep group, i.e. the after treatment step is only one of several steps to be carried out in order to form an interconnection. If a document exclusively relates to cleaning of openings in dielectrics (in a single-step fashion), the main group symbol is <class-ref scheme="cpc">H01L21/02063</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76816</classification-symbol><definition-title>{Aspects relating to the layout of the pattern or to the size of vias or trenches  (layout of the interconnections per se <class-ref scheme="cpc">H01L23/528</class-ref>; CAD of ICs <class-ref scheme="cpc">G06F30/00</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">The geometrical &quot;aspects&quot; to be classified in this group are mainly methodological aspects, e.g. step sequences leading to a reduction of the pitch between via holes, step sequences for incorporating a plurality of vias of different depth, methods of forming vias having a particular cross-sectional shape.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Layer 230 is introduced into the structure to enable the simultaneous formation of a deep and a not-so-deep via. Although the formation of the vias themselves contains no special features at all, there is an aspect related &quot;to the size of the vias&quot;:</paragraph-text><paragraph-text type="body"><media id="media9.png" file-name="cpc-def-H01L-0009.png" type="png" preferred-width="9.1cm" preferred-height="6.82cm"/> US2006281290</paragraph-text><paragraph-text type="body">Method for decreasing the pitch between adjacent contact holes by using a sequence of steps involving among other things a sacrificial pattern (13 in the figure below) and a conformal hardmask layer (14&apos;) to create an array of vias having a pitch below what is possible by standard lithography:</paragraph-text><paragraph-text type="body"><media id="media10.png" file-name="cpc-def-H01L-0010.png" type="png" preferred-width="9.1cm" preferred-height="7.05cm"/> EP1818977</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Geometrical aspects relating to &quot;tapered&quot; vias, i.e. vias having a wider part somewhere</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76804</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76817</classification-symbol><definition-title>{using printing or stamping techniques}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Imprinting or stamping techniques for forming openings in dielectrics.</paragraph-text><paragraph-text type="body">Methods using a stamp either to pattern a mask, e.g. a resist mask, for forming the opening or to imprint the opening directly into a dielectric</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body"><media id="media11.png" file-name="cpc-def-H01L-0011.png" type="png" preferred-width="10.28cm" preferred-height="6.51cm"/> US7148142</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76819</classification-symbol><definition-title>{Smoothing of the dielectric  (planarisation of insulating materials per se <class-ref scheme="cpc">H01L21/31051</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Planarisation of insulating materials per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31051</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76822</classification-symbol><definition-title>{Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">All aspects related to forming or after-treatment steps which lead to a modification of the material of a dielectric layer within an interconnection structure.</paragraph-text><paragraph-text type="body">Manufacture of &quot;graded&quot; dielectric layers having a varying composition throughout its thickness, no matter if said grading is achieved by a modified deposition process or an after-treatment.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Graded dielectric layer: density and permittivity characteristics vary uniformly from a top portion to a bottom portion of the layer. The variation is achieved through varying deposition parameters such as flow rate of constituent process gases or deposition chamber pressure, or through a post deposition treatment, such as plasma treatment or curing:</paragraph-text><paragraph-text type="body"><media id="media12.png" file-name="cpc-def-H01L-0012.png" type="png" preferred-width="6.78cm" preferred-height="4.49cm"/> US2006003598</paragraph-text><paragraph-text type="body">The surface of the PSG layer 704 is made hydrophilic by a &quot;scrubbing treatment&quot; 710:</paragraph-text><paragraph-text type="body"><media id="media13.png" file-name="cpc-def-H01L-0013.png" type="png" preferred-width="7.62cm" preferred-height="5.22cm"/> US2006003582</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">It is not important whether the various treatment steps are conducted on a &quot;main&quot; interlevel or intralevel dielectric or on a &quot;thin functional dielectric layer&quot; as defined in <class-ref scheme="cpc">H01L21/76829</class-ref> and subgroups.</paragraph-text><paragraph-text type="body">If the treatment involves a patterned layer including an opening, the group <class-ref scheme="cpc">H01L21/76814</class-ref> should also be given.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76823</classification-symbol><definition-title>{transforming an insulating layer into a conductive layer}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes designed for rendering a dielectric layer of an interconnect stack conductive</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">A diamond etch-stop layer (66 in the figure below) is rendered conductive by implanting Ti followed by thermal treatment.</paragraph-text><paragraph-text type="body"><media id="media14.png" file-name="cpc-def-H01L-0014.png" type="png" preferred-width="7.83cm" preferred-height="6.77cm"/> US5990493</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">A document classified in this group is additionally classified in <class-ref scheme="cpc">H01L21/76822</class-ref> and subgroups thereof, whenever appropriate, the method of conversion involves a plasma treatment, or an ion implantation.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76825</classification-symbol><definition-title>{by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.  (plasma treatment <class-ref scheme="cpc">H01L21/76826</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">After-treatment or post-treatment process of dielectric layers of the interconnect stack involving particle radiation, e.g. removal of moisture etc. by UV or e-beam radiation, processes for modifying the dielectric constant of the layer, introduction of dopants into the dielectric by particle irradiation.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">A layer of silane is deposited onto a polymer dielectric layer 16. This layer is then exposed to UV light to initiate polymerization of the silane molecules to form an adhesion promoter layer 18 (or an etch stop or hard mask layer), and to react the adhesion promoter layer with low dielectric constant polymer layer 16:</paragraph-text><paragraph-text type="body"><media id="media15.png" file-name="cpc-def-H01L-0015.png" type="png" preferred-width="6.99cm" preferred-height="3.18cm"/> US2005221606</paragraph-text><paragraph-text type="body">The upper surface of the porous MSQ film 105 is treated by electron beam irradiation or by UV irradiation to reinforce the upper portion in the film 105:</paragraph-text><paragraph-text type="body"><media id="media16.png" file-name="cpc-def-H01L-0016.png" type="png" preferred-width="9.03cm" preferred-height="5.88cm"/> US2006211235</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Removal of porogens for manufacturing porous dielectrics</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/7682</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Plasma treatment</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76826</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If the treatment is performed to form or modify a &quot;thin functional&quot; dielectric layer, e.g. an etch stop, one of the groups <class-ref scheme="cpc">H01L21/76829</class-ref> is additionally assigned.</paragraph-text><paragraph-text type="body">Curing of a dielectric precursor material is generally not considered an &quot;after-treatment&quot; but characterizes the formation of the dielectric layer per se, covered by <class-ref scheme="cpc">H01L21/02348</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76826</classification-symbol><definition-title>{by contacting the layer with gases, liquids or plasmas}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes involving contacting a dielectric of an interconnect stack with gases, liquids or plasmas in order to modify the internal structure and/or properties of the dielectric, e.g. nitridation, removal of organic groups from the layer, introduction of dopants into the dielectric using gases, liquids or plasmas.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">a low-k dielectric is treated in a supercritical fluid after deposition, after via etching, to improve mechanical strength or repair plasma damage:</paragraph-text><paragraph-text type="body"><media id="media17.png" file-name="cpc-def-H01L-0017.png" type="png" preferred-width="8.63cm" preferred-height="6.42cm"/> US2006073697</paragraph-text><paragraph-text type="body">Plasma treatment 130 is carried out in order to decrease the C- or F- concentration in an upper layer 120a of the ILD 120:</paragraph-text><paragraph-text type="body"><media id="media18.png" file-name="cpc-def-H01L-0018.png" type="png" preferred-width="5.55cm" preferred-height="4.61cm"/> US2006286793</paragraph-text><paragraph-text type="body">Plasma treatment is carried out in order to modify the sidewalls of a damascene opening 218:</paragraph-text><paragraph-text type="body"><media id="media19.png" file-name="cpc-def-H01L-0019.png" type="png" preferred-width="9.36cm" preferred-height="7.48cm"/> US6013581</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Supercritical fluid treatment after a via hole formation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76814</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Plasma treatment is carried out to form a modified sidewall layer in an opening</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76831</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If the plasma treatment is carried out to form a modified sidewall layer in an opening, the group symbol <class-ref scheme="cpc">H01L21/76831</class-ref> must also be assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76828</classification-symbol><definition-title>{thermal treatment}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Thermal treatment for modifying the internal structure and/or properties of the dielectric of an interconnect stack, e.g. removal of moisture.</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body">After completion of the deposition, the low-k dielectric layer 206 is subjected to a heat treatment in a nitrogen-free atmosphere to promote the out-gassing of the volatile materials 220 and especially of nitrogen and nitrogen compounds:</paragraph-text><paragraph-text type="body"><media id="media20.png" file-name="cpc-def-H01L-0020.png" type="png" preferred-width="5.29cm" preferred-height="5.22cm"/> US2004121265</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Plasma annealing </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76826</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If the heat treatment is carried out in reactive atmospheres, i.e. inevitably involves modification of the dielectric material by e.g. introducing a further chemical element into the layer, e.g. plasma annealing, the group symbol <class-ref scheme="cpc">H01L21/76826</class-ref> is additionally assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76829</classification-symbol><definition-title>{characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">All aspects related to the formation and the geometry of so-called &quot;thin functional dielectric layers&quot;, e.g. etch-stop films or dielectric barrier or liner layers.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Fabrication of an oxygen-doped low-k SiC etch-stop layer 230:</paragraph-text><paragraph-text type="body"><media id="media21.png" file-name="cpc-def-H01L-0021.png" type="png" preferred-width="8.25cm" preferred-height="5.29cm"/> US2003085408</paragraph-text><paragraph-text type="body">Nitride liner 130 imparts tensile stress in the underlying semiconductor to improve carrier mobility:</paragraph-text><paragraph-text type="body"><media id="media22.png" file-name="cpc-def-H01L-0022.png" type="png" preferred-width="9.25cm" preferred-height="4.4cm"/> US2005233514</paragraph-text><paragraph-text type="body">Silicon oxide layer 224 is formed on top of a low-k dielectric. Layer 224 serves as a sacrificial cap layer:</paragraph-text><paragraph-text type="body"><media id="media23.png" file-name="cpc-def-H01L-0023.png" type="png" preferred-width="4.94cm" preferred-height="5.03cm"/> US2004121265</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If a document dealing with a thin functional dielectric layer also contains after-treatment aspects as defined in <class-ref scheme="cpc">H01L21/76822</class-ref>+, one (or more) of the latter groups should also be assigned to this document.</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><paragraph-text type="body">&quot;Thin&quot; layer as used herein means thin compared with the &quot;main&quot; interlevel or intralevel dielectric. In cases of doubt as to whether the layer is &quot;thin&quot; in the above sense, the criterion &quot;functional layer&quot; takes precedence, i.e. documents relating to layers, which may not exactly be &quot;thin&quot; in the above sense but serve some particular purpose except from merely isolating conductors, should also be classified here.</paragraph-text></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76831</classification-symbol><definition-title>{in via holes or trenches, e.g. non-conductive sidewall liners}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Sidewall layers that are formed by direct deposition</paragraph-text><paragraph-text type="body">Sidewall liners obtained by treatment of the sidewalls of the opening.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Sidewalls of a porous dielectric are plasma-treated in order to form a carbon sealing layer 24 on via sidewalls 22:</paragraph-text><paragraph-text type="body"><media id="media24.png" file-name="cpc-def-H01L-0024.png" type="png" preferred-width="7.83cm" preferred-height="4.09cm"/> US2006046472</paragraph-text><paragraph-text type="body">Non-metallic layer 15, e.g. silicon carbide or boron carbide is deposited in a dual damascene opening and etched back to form sidewall spacers 19:</paragraph-text><paragraph-text type="body"><media id="media25.png" file-name="cpc-def-H01L-0025.png" type="png" preferred-width="7.14cm" preferred-height="6.37cm"/> US6284657</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If the treatment has characteristics relating to any of the groups <class-ref scheme="cpc">H01L21/76822</class-ref>+, one (or more) of the latter groups should also be assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76832</classification-symbol><definition-title>{Multiple layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Stacks of two or more thin &quot;functional&quot; dielectric layers, e.g. multiple etch stop layers, multiple trench liners.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Composite adhesion/etch-stop multilayer (SiC layer 104 and SiOC layer 106) is formed; layer 104 is for improving adhesion between layers 100 and 106:</paragraph-text><paragraph-text type="body"><media id="media26.png" file-name="cpc-def-H01L-0026.png" type="png" preferred-width="8.61cm" preferred-height="5.95cm"/> US2006110912</paragraph-text><paragraph-text type="body">Multiple dielectric capping layers 616/622 and 620/624 are formed by gas cluster ion beam &quot;infusion&quot;:</paragraph-text><paragraph-text type="body"><media id="media27.png" file-name="cpc-def-H01L-0027.png" type="png" preferred-width="11.05cm" preferred-height="6.07cm"/> WO2006052958</paragraph-text></section-body></definition-statement><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">&quot;multiple&quot;</paragraph-text></table-column><table-column><paragraph-text type="body">two or more layers in direct contact with each other.</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76834</classification-symbol><definition-title>{formation of thin insulating films on the sidewalls or on top of conductors  (<class-ref scheme="cpc">H01L21/76831</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Insulating film covering some part of the conductor regardless of whether the conductor is &quot;free-standing&quot; or an inlaid conductor.</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body">Dielectric film 107 covers the top and part of the sidewalls of inlaid conductors 105:</paragraph-text><paragraph-text type="body"><media id="media28.png" file-name="cpc-def-H01L-0028.png" type="png" preferred-width="10.95cm" preferred-height="5.65cm"/> US2005087871</paragraph-text><paragraph-text type="body">Temporary sacrificial encapsulation layer (206 in fig. 5, 306 in fig. 6) is formed in a dual damascene opening and covering an exposed underlying conductor in order to form a protective layer for subsequent cleaning steps:</paragraph-text><paragraph-text type="body"><media id="media29.png" file-name="cpc-def-H01L-0029.png" type="png" preferred-width="4.37cm" preferred-height="8.09cm"/> US2006292863</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Dielectric sidewall liners in openings </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76831</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76835</classification-symbol><definition-title>{Combinations of two or more different dielectric layers having a low dielectric constant  (<class-ref scheme="cpc">H01L21/76832</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Dielectric layer stacks in which e.g. the via-level dielectric and the trench-level dielectric comprise different low-k materials or in which e.g. the structure contains a low-k etch-stop or adhesion layer separating two dielectrics of which at least one must be a low-k dielectric.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Trench-level dielectric (spin-on low-k dielectric 24) and via-level dielectric (CVD SiOC layer 10) are different low-k materials:</paragraph-text><paragraph-text type="body"><media id="media30.png" file-name="cpc-def-H01L-0030.png" type="png" preferred-width="9.15cm" preferred-height="4.19cm"/> US2005130407</paragraph-text><paragraph-text type="body">Via-level and trench-level dielectrics (204 and 212) are made of the same low-k material, but the etch-stop layer 206 is made of a different low-k material:</paragraph-text><paragraph-text type="body"><media id="media31.png" file-name="cpc-def-H01L-0031.png" type="png" preferred-width="6.98cm" preferred-height="5.64cm"/> US2005263876</paragraph-text><paragraph-text type="body">Posts (40) are made of a non-porous low-k dielectric whereas the material filling the spaces between the posts is a porous low-k dielectric:</paragraph-text><paragraph-text type="body"><media id="media32.png" file-name="cpc-def-H01L-0032.png" type="png" preferred-width="7.24cm" preferred-height="5.64cm"/> US2005227480</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Middle etch-stop layer being a multilayer system </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76832</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76837</classification-symbol><definition-title>{Filling up the space between adjacent conductive structures; Gap-filling properties of dielectrics}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Special measures for improving the gap-filling properties of a dielectric, wherein said &quot;gap&quot; is formed between conductive structures. The term &quot;gap&quot; is also intended to include vertical gaps.</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body"><media id="media33.png" file-name="cpc-def-H01L-0033.png" type="png" preferred-width="9.45cm" preferred-height="6.0cm"/> US2005186796:</paragraph-text><paragraph-text type="body">a first dielectric (213) is deposited over conductive structures 207 and etched back (the figure above shows the layer 213 after etch-back) so as to partially fill the gap and reduce its aspect ratio, a second dielectric (217) fills the remaining gap.</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L21/76838</classification-symbol><definition-title>{characterised by the formation and the after-treatment of the conductors  (etching for patterning the conductors <class-ref scheme="cpc">H01L21/3213</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">When the interconnect is also used as the conductor part of a conductor-insulator-semiconductor electrode (gate level interconnections)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28026</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Etching for patterning conductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3213</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Information peculiar to single-step processes should also be classified in the corresponding group(s), e.g.</paragraph-text><list><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02041</class-ref>&#160;for cleaning;</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/02697</class-ref>, <class-ref scheme="cpc">H01L21/283</class-ref> -&#160;<class-ref scheme="cpc">H01L21/288</class-ref>&#160;and&#160;<class-ref scheme="cpc">H01L21/3105</class-ref>&#160;for the formation of conductive layers;</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3213</class-ref>&#160;for etching;</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/027</class-ref>, <class-ref scheme="cpc">H01L21/033</class-ref> and <class-ref scheme="cpc">H01L21/32139</class-ref>&#160;for masking;</paragraph-text></list-item><list-item><paragraph-text type="body"><class-ref scheme="cpc">H01L21/321</class-ref>&#160;for planarising, etc.</paragraph-text></list-item></list></section-body></special-rules></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/76843</classification-symbol><definition-title>{formed in openings in a dielectric}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Thin conductive film being formed in an opening in a dielectric, e.g. barrier, adhesion, nucleation, seed or liner layers.</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body">a barrier layer comprising e.g. Ru, Ir etc. or one of their (conducting) oxides is deposited in a trench or a dual damascene opening:</paragraph-text><paragraph-text type="body"><media id="media34.png" file-name="cpc-def-H01L-0034.png" type="png" preferred-width="7.41cm" preferred-height="4.7cm"/> US2005206000</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thin films serving as seed layer for electroplating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76873</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">All documents dealing with the formation of thin conductive films in openings should be classified in this group or one of its subgroups even if the fact that the thin film is formed in an opening is not an important aspect of the disclosure under consideration.</paragraph-text><paragraph-text type="body">If the deposition method of the thin functional layer is disclosed in some detail (PVD, CVD, ALD, plating etc.), the corresponding groups <class-ref scheme="cpc">H01L21/28512</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/2885</class-ref> should also be assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76844</classification-symbol><definition-title>{Bottomless liners}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">At least one of the conductive thin films in the opening does not cover the bottom of the opening in its entirety, i.e. even when the thin film is removed from only a part of the bottom of the openings.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">a set of conductive barrier layers is deposited over the sidewalls of a porous dielectric and subsequently removed from the via floor by sputtering:</paragraph-text><paragraph-text type="body"><media id="media35.png" file-name="cpc-def-H01L-0035.png" type="png" preferred-width="7.83cm" preferred-height="4.8cm"/> US6528409</paragraph-text><paragraph-text type="body">Barrier layers covering only part of the sidewalls:</paragraph-text><paragraph-text type="body"><media id="media36.png" file-name="cpc-def-H01L-0036.png" type="png" preferred-width="7.9cm" preferred-height="4.42cm"/> US2006246699</paragraph-text><paragraph-text type="body">Multiple liner layers (30, 31, 33, 35) are deposited in a via of which only the outermost layers (30, 31) are removed from the via bottom:</paragraph-text><paragraph-text type="body"><media id="media37.png" file-name="cpc-def-H01L-0037.png" type="png" preferred-width="9.53cm" preferred-height="4.02cm"/> US6555461</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76846</classification-symbol><definition-title>{Layer combinations}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Layer combinations, i.e. arrangements of more than one layer, in the openings, e.g. combinations of particular materials other than the &quot;standard&quot; barrier combinations Ti/TiN, TaN/Ta or W/WN.</paragraph-text><paragraph-text type="body">Superlattices comprising a multitude of layers comprising &quot;standard&quot; materials (Ti/TiN, TaN/Ta or W/WN), e.g. a TaN/Ta/TaN/Ta... superlattice.</paragraph-text><paragraph-text type="body">Graded layers, e.g. a stack of infinitely thin multiple layers with varying composition.</paragraph-text><paragraph-text type="body">Conductive thin film having a graded composition</paragraph-text><paragraph-text type="body">Layer combinations formed on top of an inlaid conductor</paragraph-text><paragraph-text type="body">In these cases the thin film is still considered as being formed &quot;in an opening of a dielectric&quot;, see the further explanation and example (i) under point 1.4 below).</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">43 is a TaN layer, 44 is a TaN layer having a graded content of N, 45 is an alpha-Ta layer:</paragraph-text><paragraph-text type="body"><media id="media38.png" file-name="cpc-def-H01L-0038.png" type="png" preferred-width="8.05cm" preferred-height="4.28cm"/> US7033940</paragraph-text><paragraph-text type="body">TaN/W/TaN/W/... nanolaminates, fabricated by ALD:</paragraph-text><paragraph-text type="body"><media id="media39.png" file-name="cpc-def-H01L-0039.png" type="png" preferred-width="10.66cm" preferred-height="4.02cm"/> US2006079090</paragraph-text><paragraph-text type="body">TaN/Ta/TaN/Ta stack:</paragraph-text><paragraph-text type="body"><media id="media40.png" file-name="cpc-def-H01L-0040.png" type="png" preferred-width="7.99cm" preferred-height="4.87cm"/> US2005255691</paragraph-text><paragraph-text type="body">Different barrier materials on the sidewalls and on the bottom of the via hole (&#945;-phase Ta layer 24 is provided on the via bottom, while the sidewalls are covered with a &#946;-phase Ta layer 29):</paragraph-text><paragraph-text type="body"><media id="media41.png" file-name="cpc-def-H01L-0041.png" type="png" preferred-width="8.07cm" preferred-height="6.49cm"/> US 2004131878</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76847</classification-symbol><definition-title>{the layer being positioned within the main fill metal}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Conductive thin film formed within the &quot;main&quot; conductor filling the opening or where the opening is filled by a sequence of thin films. It is important, however, that said thin film does not comprise the same material as the main fill material.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Barrier layer 54s, 54d separates two layers of fill metal:</paragraph-text><paragraph-text type="body"><media id="media42.png" file-name="cpc-def-H01L-0042.png" type="png" preferred-width="9.95cm" preferred-height="4.7cm"/>US6028362</paragraph-text><paragraph-text type="body">Trench filled by alternating layers 322, 324, comprising e.g. Co and Ni:</paragraph-text><paragraph-text type="body"><media id="media43.png" file-name="cpc-def-H01L-0043.png" type="png" preferred-width="4.8cm" preferred-height="3.01cm"/> US2006264043</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Multistep plating forming a sequence of thin Cu films </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76877</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76849</classification-symbol><definition-title>{the layer being positioned on top of the main fill metal}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Conductive thin films, e.g. barrier, liner or adhesion layers, formed on top of an inlaid (i.e. damascene) conductor</paragraph-text><paragraph-text type="body">Manufacture of electroless Co(Ni)WP capping layers on damascene conductors</paragraph-text><paragraph-text type="body">CuSiN by siliciding and nitriding the surface of a Cu damascene conductor</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Cap layer 30 (CoWP layer) comprises multiple layers having periodic variations in the concentration of chemical elements:</paragraph-text><paragraph-text type="body"><media id="media44.png" file-name="cpc-def-H01L-0044.png" type="png" preferred-width="7.26cm" preferred-height="9.53cm"/> WO2006020566</paragraph-text><paragraph-text type="body">Electromigration barrier formed by depositing a metal layer 11, diffusing the metal into the underlying conductor and removing the remainder of layer 11:</paragraph-text><paragraph-text type="body"><media id="media45.png" file-name="cpc-def-H01L-0045.png" type="png" preferred-width="8.04cm" preferred-height="6.14cm"/> WO03052798</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/7685</classification-symbol><definition-title>{the layer covering a conductive structure  (<class-ref scheme="cpc">H01L21/76849</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Thin functional conductive films covering interconnects not formed in an opening of a dielectric, e.g. on subtractive metal lines, e.g. a Ti/TiN adhesion/barrier stack on Al wiring.</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body">Formation of a TiN layer (141) on an Al conductor (110). The method of fabrication avoids the formation of an unintentional Ti layer (140):</paragraph-text><paragraph-text type="body"><media id="media46.png" file-name="cpc-def-H01L-0046.png" type="png" preferred-width="4.94cm" preferred-height="4.7cm"/> US2006099800</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Barrier or adhesion layers being positioned on top of the main fill metal, e.g. thin films formed on top of inlaid conductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76849</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76852</classification-symbol><definition-title>{the layer also covering the sidewalls of the conductive structure}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Barrier, adhesion or other liner layers on the sidewalls or on top and on the sidewalls of a freestanding, e.g. subtractive, interconnect.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body"><media id="media47.png" file-name="cpc-def-H01L-0047.png" type="png" preferred-width="8.18cm" preferred-height="4.28cm"/> US2005230262</paragraph-text><paragraph-text type="body"><media id="media48.png" file-name="cpc-def-H01L-0048.png" type="png" preferred-width="6.49cm" preferred-height="5.67cm"/> US 2006180920</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76853</classification-symbol><definition-title>{characterized by particular after-treatment steps}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Conductive thin film treated in some way after it has been deposited. The resulting film must still be a conductive film.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Methods of formation of barrier layers other than PVD, CVD or deposition from a liquids</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76867</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76886</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76855</classification-symbol><definition-title>{After-treatment introducing at least one additional element into the layer}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">All methods introducing a new chemical element into the thin film, e.g. the reaction of the layer with the semiconductor substrate to form a silicide.</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body">a titanium layer (black circles in the figure below) is deposited on the sidewalls of a dielectric layer, the Ti layer reacts with the oxygen (cross-hatched circles) contained in the dielectric during a later thermal step:</paragraph-text><paragraph-text type="body"><media id="media49.png" file-name="cpc-def-H01L-0049.png" type="png" preferred-width="5.55cm" preferred-height="5.03cm"/> US2006214305</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76856</classification-symbol><definition-title>{by treatment in plasmas or gaseous environments, e.g. nitriding a refractory metal liner}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Contacting the thin film with a gas or a plasma so as to modify the composition of the layer, e.g. plasma nitriding.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Refractive metal cap layer 303 is plasma nitrided to form a refractive metal nitride layer 305:</paragraph-text><paragraph-text type="body"><media id="media50.png" file-name="cpc-def-H01L-0050.png" type="png" preferred-width="8.25cm" preferred-height="4.02cm"/> US6844258</paragraph-text><paragraph-text type="body">Ru barrier layer 650b and a seed layer 666 are deposited in a trench, the seed layer is partially oxidized by exposing it to an oxidizing ambient. The oxide layer 667 serves as a protective layer and is dissolved when contacted with a plating bath:</paragraph-text><paragraph-text type="body"><media id="media51.png" file-name="cpc-def-H01L-0051.png" type="png" preferred-width="5.36cm" preferred-height="5.46cm"/> US2006223310</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76858</classification-symbol><definition-title>{by diffusing alloying elements}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Introducing alloying elements, i.e. metallic elements, by diffusion into or reaction with pre-fabricated conductive thin film into.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">A barrier layer, an adhesion layer (Ti), a seed layer and a Cu fill are formed in a dual damascene opening; after planarisation, a thermal treatment is carried out to react the adhesion layer with the Cu thereby forming an interface layer having a graded Cu content:</paragraph-text><paragraph-text type="body"><media id="media52.png" file-name="cpc-def-H01L-0052.png" type="png" preferred-width="7.41cm" preferred-height="5.72cm"/> US2006154465</paragraph-text><paragraph-text type="body">Conductive thin film 608 (Ca film) is formed over an inlaid Cu line (601) and heat treatment is performed to diffuse Cu from the line into the Ca layer thereby forming a CuCa capping layer (606). The unreacted material of layer 608 is subsequently removed:</paragraph-text><paragraph-text type="body"><media id="media53.png" file-name="cpc-def-H01L-0053.png" type="png" preferred-width="5.92cm" preferred-height="5.79cm"/> US6566262</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Layers itself being fabricated by the diffusion of alloying elements </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76867</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Diffusion is a bi-directional process, i.e. there can be cases where it cannot be unambiguously determined whether the final layer is the result of diffusing elements into the layer (which would constitute an example for the present class) or if the final film is the result of diffusing elements out of an original thin film, e.g. into the bulk conductor (this would pertain to <class-ref scheme="cpc">H01L21/76867</class-ref>, see the examples given there). In such cases both classes <class-ref scheme="cpc">H01L21/76858</class-ref> and <class-ref scheme="cpc">H01L21/76867</class-ref> should be assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76859</classification-symbol><definition-title>{by ion implantation}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Implantation methods, i.e. methods allowing for precise control of the energy of the implanted ions as well as of the implantation depth.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Sn ions are implanted into barrier layer (440) in order to render the barrier amorphous and to introduce dopants having favourable electromigration properties:</paragraph-text><paragraph-text type="body"><media id="media54.png" file-name="cpc-def-H01L-0054.png" type="png" preferred-width="7.15cm" preferred-height="4.44cm"/> US6835655</paragraph-text><paragraph-text type="body">the surface of a CoWP capping layer (34) is nitrided by N2 ion implantation:</paragraph-text><paragraph-text type="body"><media id="media55.png" file-name="cpc-def-H01L-0055.png" type="png" preferred-width="5.03cm" preferred-height="3.01cm"/> US2006175708</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Implantation in semiconductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/265</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">implantation in insulating layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/3105</class-ref> or <class-ref scheme="cpc">H01L21/3115</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76861</classification-symbol><definition-title>{Post-treatment or after-treatment not introducing additional chemical elements into the layer}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods for removing contaminants, e.g. oxides, from thin functional conductive films.</paragraph-text><paragraph-text type="body">Methods for transforming their grain structure.</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body">Oxides and other contaminants of a Cu seed layer (144) are removed by a wet-chemical treatment:</paragraph-text><paragraph-text type="body"><media id="media56.png" file-name="cpc-def-H01L-0056.png" type="png" preferred-width="6.73cm" preferred-height="5.58cm"/> US2005245072</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76862</classification-symbol><definition-title>{Bombardment with particles, e.g. treatment in noble gas plasmas; UV irradiation}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Contacting the film with plasmas or particles, e.g. high energy photons, while not introducing a new element into the film, e.g. treatment by UV irradiation for the removal of oxides.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Barrier layer (Ti/TiN layer 118) is plasma treated to roughen the surface of the layer in the region 120. As a result, the number of nucleation sites is increased which slows down the growth of W layer 124:</paragraph-text><paragraph-text type="body"><media id="media57.png" file-name="cpc-def-H01L-0057.png" type="png" preferred-width="6.35cm" preferred-height="9.46cm"/> US2005014358</paragraph-text><paragraph-text type="body">Barrier layer (52) is subjected to a two-step redistribution process, i.e. overhanging portions (60) are removed and redistributed to reinforce sidewall regions (32, 34) where the PVD barrier is not thick enough. In a first step, this redistribution is achieved by bombardment with Ar and Ta ions with simultaneous deposition of Ta, in the second step, only Ar is used for material redistribution:</paragraph-text><paragraph-text type="body"><media id="media58.png" file-name="cpc-def-H01L-0058.png" type="png" preferred-width="6.14cm" preferred-height="6.07cm"/> US2005260851</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76864</classification-symbol><definition-title>{Thermal treatment}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Thermal treatment of thin functional films not introducing additional elements into the film, e.g. plasma annealing</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">a Cu seed layer (228) is locally heat treated in order to induce grain growth in the seed layer:</paragraph-text><paragraph-text type="body"><media id="media59.png" file-name="cpc-def-H01L-0059.png" type="png" preferred-width="8.45cm" preferred-height="5.29cm"/> US2006223311</paragraph-text><paragraph-text type="body">a Ru barrier/seed layer (108) is annealed after deposition to remove oxides or other contaminants prior to plating:</paragraph-text><paragraph-text type="body"><media id="media60.png" file-name="cpc-def-H01L-0060.png" type="png" preferred-width="8.68cm" preferred-height="4.09cm"/> US2005274622</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Film stacks, e.g. Ti/TiN and W, TaN/Ta and Cu, subjected to annealing after filling the contact hole </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76877</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Seed layers treated by an annealing step</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76873</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">&quot;Plasma annealing&quot; should be classified here and in <class-ref scheme="cpc">H01L21/76862</class-ref>.</paragraph-text><paragraph-text type="body">Note that for assigning this group symbol it is important that it is the thin film per se which is subjected to the thermal treatment. Thermal treatment of the main conductor is classified in <class-ref scheme="cpc">H01L21/76838</class-ref> or, if the main conductor is formed in an opening in a dielectric, in <class-ref scheme="cpc">H01L21/76883</class-ref>.</paragraph-text><paragraph-text type="body">Thermal treatments for driving an alloying element into the thin metal film are not classified here but in <class-ref scheme="cpc">H01L21/76858</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76865</classification-symbol><definition-title>{Selective removal of parts of the layer  (<class-ref scheme="cpc">H01L21/76844</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Removal of overhanging or &quot;necking&quot; portions of conductive thin films at the upper regions of via holes, or all cases where sputter etching and sputter deposition are carried out simultaneously.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Seed layer (10) is removed so as to provide a base layer for selective filling of the dual damascene trench;</paragraph-text><paragraph-text type="body"><media id="media61.png" file-name="cpc-def-H01L-0061.png" type="png" preferred-width="6.94cm" preferred-height="4.82cm"/> US2006094220</paragraph-text><paragraph-text type="body">Overhanging portions of a barrier layer 308 and/or a Cu seed layer (310) are removed and redistributed by gas cluster ion beam (GCIB) processing:</paragraph-text><paragraph-text type="body"><media id="media62.png" file-name="cpc-def-H01L-0062.png" type="png" preferred-width="6.84cm" preferred-height="6.35cm"/> WO2004044954</paragraph-text><paragraph-text type="body">Capping layer (106) on an underlying conductor (105) is partially etched off by sputtering; the sputtered material of barrier (106) is redistributed on the via sidewalls to form a bottomless first barrier:</paragraph-text><paragraph-text type="body"><media id="media63.png" file-name="cpc-def-H01L-0063.png" type="png" preferred-width="6.13cm" preferred-height="7.9cm"/> US2006264030</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Forming a bottomless barrier</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76844</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Selective removal of a seed layer for electroplating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76873</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76867</classification-symbol><definition-title>{characterized by methods of formation other than PVD, CVD or deposition from a liquids  (PVD <class-ref scheme="cpc">H01L21/2855</class-ref>; CVD <class-ref scheme="cpc">H01L21/28556</class-ref>; deposition from liquids <class-ref scheme="cpc">H01L21/288</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Formation of a functional conductive thin film, e.g. barrier, liner, adhesion or seed layers, by diffusing alloying elements such that they segregate at the surfaces of a conductor.</paragraph-text><paragraph-text type="body">Diffusion of material from an initial thin film into a surface portion of the conductor, optionally followed by the removal of said initial thin film.</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">A layer stack comprising a first barrier layer (6) and a metal layer (Hf, Zr, or Ti) suitable for forming an intermetallic compound with Cu is deposited in a dual damascene trench. A heat treatment forms layer (10b) comprising a compound of Cu and Hf, Zr, or Ti, while at the same time another compound layer (10a) is formed within the main conductor by diffusion of Hf, Zr, or Ti:</paragraph-text><paragraph-text type="body"><media id="media64.png" file-name="cpc-def-H01L-0064.png" type="png" preferred-width="7.83cm" preferred-height="7.18cm"/> EP0881673</paragraph-text><paragraph-text type="body">Barrier layer sections 6a, 6b are formed by diffusing material of the barrier layer 510 into the porous dielectric 2:</paragraph-text><paragraph-text type="body"><media id="media65.png" file-name="cpc-def-H01L-0065.png" type="png" preferred-width="7.34cm" preferred-height="4.94cm"/> US2006154464</paragraph-text><paragraph-text type="body">Al from Al layer 22 is diffused into inlaid Cu in order to form a CuAl electromigration barrier 12; the remaining unreacted Al layer is removed:</paragraph-text><paragraph-text type="body"><media id="media66.png" file-name="cpc-def-H01L-0066.png" type="png" preferred-width="8.75cm" preferred-height="5.29cm"/> US2004207093</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">PVD</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/2855</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CVD</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/28556</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Deposition from liquids</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/288</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76868</classification-symbol><definition-title>{Forming or treating discontinuous thin films, e.g. repair, enhancement or reinforcement of discontinuous thin films}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods specially adapted for either forming a discontinuous thin functional conductive film or for treating a discontinuous film so as to make it continuous, e.g. repair of seed layers.</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body">Ti layer 126 is formed only incompletely on the sidewalls of contact hole 124; the TiSix layer 132 repairs the discontinuities in layer 126:</paragraph-text><paragraph-text type="body"><media id="media67.png" file-name="cpc-def-H01L-0067.png" type="png" preferred-width="7.4cm" preferred-height="5.46cm"/> US2005233577</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/7687</classification-symbol><definition-title>{Thin films associated with contacts of capacitors}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Thin conductive films formed in conjunction with the manufacture of contacts for capacitors</paragraph-text><paragraph-text type="body">Example:</paragraph-text><paragraph-text type="body">Formation of the barrier layer (13e):</paragraph-text><paragraph-text type="body"><media id="media68.png" file-name="cpc-def-H01L-0068.png" type="png" preferred-width="9.74cm" preferred-height="5.93cm"/> US5699291</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Capacitor electrodes themselves </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D1/041</class-ref>, <class-ref scheme="cpc">H10D1/692</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">This group is intended to sort of &quot;filter out&quot; all documents related to capacitor contacts providing a solution to the very specific problems encountered during the manufacture of capacitors. The groups <class-ref scheme="cpc">H01L21/76843</class-ref>, <class-ref scheme="cpc">H01L21/7685</class-ref>, <class-ref scheme="cpc">H01L21/76853</class-ref>, <class-ref scheme="cpc">H01L21/76867</class-ref> should also be given, provided &quot;interesting&quot; aspects which might also be of importance in the context of more conventional barriers are disclosed.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76871</classification-symbol><definition-title>{Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Formation of seed, wetting, nucleation or catalyst layers.</paragraph-text></section-body></definition-statement><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">Whenever any one of the structural aspects covered by <class-ref scheme="cpc">H01L21/76843</class-ref> or <class-ref scheme="cpc">H01L21/7685</class-ref> applies the corresponding group symbol should be given in addition to the seed layer groups with the only exception that &quot;layer combinations&quot;, i.e. structures containing stacks of seed layers, are not classified in <class-ref scheme="cpc">H01L21/76846</class-ref>.</paragraph-text><paragraph-text type="body">Whenever any one of the after-treatment or manufacturing aspects covered by <class-ref scheme="cpc">H01L21/76853</class-ref>, <class-ref scheme="cpc">H01L21/76867</class-ref> or <class-ref scheme="cpc">H01L21/76868</class-ref> applies the corresponding group should also be given.</paragraph-text><paragraph-text type="body">Documents related to seed layers are classified in the head group <class-ref scheme="cpc">H01L21/76871</class-ref> only if it is not clear which deposition method is envisaged or if the corresponding seed layer is suitable for all three of the deposition methods listed below.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76874</classification-symbol><definition-title>{for electroless plating}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Seed layers specifically adapted for facilitating the deposition of conductive films by electroless plating</paragraph-text><paragraph-text type="body">Examples:</paragraph-text><paragraph-text type="body">Formation of a Pd catalyst layer for electroless CoWP deposition on top of an inlaid Cu interconnect:</paragraph-text><paragraph-text type="body"><media id="media69.png" file-name="cpc-def-H01L-0069.png" type="png" preferred-width="8.68cm" preferred-height="5.15cm"/> EP1496542</paragraph-text><paragraph-text type="body">Formation of a Pd catalyst layer for electroless Cu plating (The Pd seed is formed by plasma-immersion ion implantation into a TaN barrier layer):</paragraph-text><paragraph-text type="body"><media id="media70.png" file-name="cpc-def-H01L-0070.png" type="png" preferred-width="7.83cm" preferred-height="8.41cm"/> US2006040065</paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76879</classification-symbol><definition-title>{by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating  (plating on semiconductors in general <class-ref scheme="cpc">H01L21/288</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods for selectively filling of vias or trenches in a dielectric layer with a conductive material, e.g. bottom up fill of a damascene opening not leading to a metal overburden on the field regions surrounding the opening.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Plating on semiconductors in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/288</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">If the deposition method is disclosed in some detail and includes one or more of PVD, CVD, ALD or liquid deposition, the corresponding group symbol <class-ref scheme="cpc">H01L21/2855</class-ref>, <class-ref scheme="cpc">H01L21/28556</class-ref>, <class-ref scheme="cpc">H01L21/28562</class-ref>, <class-ref scheme="cpc">H01L21/288</class-ref> or <class-ref scheme="cpc">H01L21/2885</class-ref> should also be assigned.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/7688</classification-symbol><definition-title>{by deposition over sacrificial masking layer, e.g. lift-off  (lift-off per se <class-ref scheme="cpc">H01L21/0272</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lift-off of resists</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0272</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lift-off of other layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/0331</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L21/76883</classification-symbol><definition-title>{Post-treatment or after-treatment of the conductive material}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">After-treatment for improving or modifying the result of the process of filling an opening in a dielectric layer, e.g. a via hole or a damascene trench, with conductive material.Thermal treatments before or after polishing, e.g. to induce grain growth, removal of metal residues, plasma cleaning</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Plasma treatment specifically adapted for forming a thin layer on the surface of the conductor</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76849</class-ref>, <class-ref scheme="cpc">H01L21/76886</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Reflowing the conductor or applying pressure so as to better fill the opening</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76882</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Oxidation or otherwise rendering (parts of) the conductor non-conductive</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76888</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The after-treatment is part of a multi-step process for forming a conductor in an opening in a dielectric. Cleaning of conductors per se is classified in <class-ref scheme="cpc">H01L21/02068</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L21/02074</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76885</classification-symbol><definition-title>{By forming conductive members before deposition of protective insulating material, e.g. pillars, studs}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Conductors formed by through-mask plating</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Formation of pillars, studs, bumps etc. for connecting the semiconductor substrate to other substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Doping </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/265</class-ref>, <class-ref scheme="cpc">H01L21/38</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76886</classification-symbol><definition-title>{Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods in which the properties of an otherwise completed conductive member of an interconnect, i.e. the main conductor, are modified, e.g. by introducing dopants into the conductor, alloying the main conductor with another metal</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Smoothing; Planarisation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/7684</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Modification of thin functional conductive films such as barrier, adhesion, liner or seed layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76855</class-ref> - <class-ref scheme="cpc">H01L21/76864</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Processes for fabricating fuses and anti-fuses are classified with the fuses and anti-fuses in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/525</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/76897</classification-symbol><definition-title>{Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Self aligned silicidation on field effect transistors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D30/0212</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/76898</classification-symbol><definition-title>{formed through a semiconductor substrate}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Establishing a conductive path extending through the substrate from the top surface to the bottom surface, e.g. through-silicon vias</paragraph-text><paragraph-text type="body">Example</paragraph-text><paragraph-text type="body"><media id="media71.png" file-name="cpc-def-H01L-0071.png" type="png" preferred-width="7.49cm" preferred-height="15.7cm"/>EP2426710A2</paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/77</classification-symbol><definition-title>Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate  (manufacture or treatment of electronic memory devices <class-ref scheme="cpc">H10B</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes for the division of a substrate into a plurality of individual devices.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Multistep methods for manufacturing random access memories [RAM] structures</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L21/78</classification-symbol><definition-title>with subsequent division of the substrate into plural individual devices  (cutting to change the surface-physical characteristics or shape of semiconductor bodies <class-ref scheme="cpc">H01L21/304</class-ref>)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multistep processes for singulating devices.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Single mechanical steps like cutting semiconductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/304</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Laser dicing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K26/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Single mechanical steps of grinding, lapping and polishing in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B24B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Fine working of crystals, e.g. semiconductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B28D5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Devices sensitive to light</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F39/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Light emitting devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10H20/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L21/7806</classification-symbol><definition-title>{involving the separation of the active layers from a substrate}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Separation of layers comprising active devices from the substrate, e.g. splitting after Epitaxial Lift-Off</paragraph-text></section-body></definition-statement><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">ELO</paragraph-text></table-column><table-column><paragraph-text type="body">Epitaxial Lift-Off</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item date-revised="2016-11-01"><classification-symbol scheme="cpc">H01L22/00</classification-symbol><definition-title>{Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Application of testing and/or measuring procedures during the manufacturing processes of devices as defined under <class-ref scheme="cpc">H01L21/00</class-ref>, with the aim to</paragraph-text><list><list-item><paragraph-text type="body">detect defects, repair defects, sort defective devices / wafers</paragraph-text></list-item><list-item><paragraph-text type="body">control the semiconductor device fabrication process,</paragraph-text></list-item><list-item><paragraph-text type="body">with or without corrective action on the process,</paragraph-text></list-item></list><paragraph-text type="body">which are specific to semiconductor device fabrication, e.g. end point determination.</paragraph-text><paragraph-text type="body">Covers the measuring of a single parameter or variable</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Processes which are not specific to semiconductor device fabrication or processes, where the semiconductor devices are included in a larger system, are typically not classified in <class-ref scheme="cpc">H01L22/00</class-ref>, but are classified in the relevant place for the processes or testing in general, e.g. <class-ref scheme="cpc">G01N</class-ref> or <class-ref scheme="cpc">G01R</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Detecting parts, counting parts, handling parts</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Marks on wafers, test patterns on wafers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/544</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Means for detecting end-point in lapping or polishing machines</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B24B37/013</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Analysing materials by determining their chemical or physical properties</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01N</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Optical characterization of semiconductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01N21/9501</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Measuring electrical or magnetic variables</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multiple probes for testing, e.g. probe cards</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R1/073</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing of individual devices, including on wafers, after manufacture</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/26</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing of integrated circuits, including on wafers, after manufacture</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/28</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Contactless testing of integrated circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/302</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing and controlling photoresist and lithographic patterns</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/70633</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multiple probes for testing, e.g. probe cards</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05B19/418</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Inspection of images, flaw detection</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06T7/0002</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing storing means, like memories, including repair</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C29/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Measuring and control of plasma parameters</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J37/00</class-ref>, <class-ref scheme="cpc">G01N</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Controlling gas-filled discharge tubes, e.g. plasma machines, by information coming from substrate; end-point detection</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J37/32963</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing of photovoltaic systems</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02S50/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L22/10</classification-symbol><definition-title>{Measuring as part of the manufacturing process  (burn-in <class-ref scheme="cpc">G01R31/2855</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Methods for measurement of structural or electrical parameters as part of the device manufacturing process.</paragraph-text><paragraph-text type="body">Measuring as part of the manufacturing process; the parameter may be for example the thickness of layers, refractive index of layers, line width, warp of wafers, bond strength, defect concentration, metallurgic parameters, diffusion depth, dopant concentration.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Measurement of parameters wherein the fabrication of semiconductor devices is not particularly relevant to the invention, or wherein the measurement of the parameter could equally be applied to the fabrication of other products than semiconductor products are typically not classified.</paragraph-text></section-body></relationship><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Procedures, i.e. sequence of activities consisting of a plurality of measurement and correction, marking or sorting steps</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L22/20</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body"> Measurement of parameters which is not part of the device fabrication processMeasurement of parameters wherein the fabrication of semiconductor devices is not particularly relevant to the invention, and wherein the measurement of the parameter could equally be applied to the fabrication of other products than semiconductor devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01N</class-ref> or <class-ref scheme="cpc">G01R</class-ref>. </paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Burn-in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/2855</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">In <class-ref scheme="cpc">H01L22/00</class-ref>, the method for measuring a parameter is classified in <class-ref scheme="cpc">H01L22/20</class-ref> as soon as it is part of a testing or controlling procedure.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L22/12</classification-symbol><definition-title>{for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions  (electrical measurement of diffusions <class-ref scheme="cpc">H01L22/14</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body"> Electrical measurement of diffusion regions</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L22/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L22/20</classification-symbol><definition-title>{Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Multi-step processes comprising at least a measuring step followed by a correcting, marking or sorting step.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Semiconductor factory control</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G05B19/418</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Procedures applied to semiconductor fabrication but wherein the fabrication of semiconductor devices is not particularly relevant to the invention and wherein the procedure could equally be applied to the fabrication of products other than semiconductor devices are typically classified in</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01N</class-ref> or <class-ref scheme="cpc">G01R</class-ref>. </paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L22/24</classification-symbol><definition-title>{Optical enhancement of defects or not directly visible states, e.g. selective electrolytic deposition, bubbles in liquids, light emission, colour change  (voltage contrast <class-ref scheme="cpc">G01R31/311</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Voltage contrast</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/311</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L22/26</classification-symbol><definition-title>{Acting in response to an ongoing measurement without interruption of processing, e.g. endpoint detection, in-situ thickness measurement  (endpoint detection arrangements in CMP apparatus <class-ref scheme="cpc">B24B37/013</class-ref>, in discharge apparatus <class-ref scheme="cpc">H01J37/32</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">methods for plasma etching end point control</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01J37/32</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">End point process detection, when it is exclusively based on the use of a machine which has been designed for that purpose, need not to be classified in <class-ref scheme="cpc">H01L22/00</class-ref>.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L22/34</classification-symbol><definition-title>{Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line  (switching, multiplexing, gating devices <class-ref scheme="cpc">G01R19/25</class-ref>; process control with lithography, e.g. dose control, <class-ref scheme="cpc">G03F7/20</class-ref>; structures for alignment control by optical means <class-ref scheme="cpc">G03F7/70633</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Process control influencing process steps in general, e.g. CD correction by etch or diffusion</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L22/20</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Switching, multiplexing, gating devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R19/25</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Process control with lithography, e.g. dose control</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/20</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Structures for alignment control by optical means</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F9/7073</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L23/00</classification-symbol><definition-title>Details of semiconductor or other solid state devices  (<class-ref scheme="cpc">H01L25/00</class-ref> takes precedence {; structural arrangements for testing or measuring during manufacture or treatment, or for reliability measurements <class-ref scheme="cpc">H01L22/00</class-ref>; arrangements for connecting or disconnecting semiconductor or solid-state bodies, or methods related thereto <class-ref scheme="cpc">H01L24/00</class-ref>; finger print sensors <class-ref scheme="cpc">G06V40/12</class-ref>})</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">Details of semiconductor or other solid state devices including</paragraph-text></list-item><list-item><paragraph-text type="body">Structural arrangements for protection of semiconductor or other solid state devices against mechanical damage or moisture</paragraph-text></list-item><list-item><paragraph-text type="body">Containers or seals</paragraph-text></list-item><list-item><paragraph-text type="body">Mountings</paragraph-text></list-item><list-item><paragraph-text type="body">Fillings or auxiliary members in containers of encapsulations</paragraph-text></list-item><list-item><paragraph-text type="body">Encapsulations</paragraph-text></list-item><list-item><paragraph-text type="body">Holders for supporting the complete device in operation</paragraph-text></list-item><list-item><paragraph-text type="body">Arrangements for cooling, heating, ventilating or temperature compensation</paragraph-text></list-item><list-item><paragraph-text type="body">Arrangements for conducting electric current to or from the solid state body in operation</paragraph-text></list-item><list-item><paragraph-text type="body">Arrangements for conducting electric current within the solid state body in operation</paragraph-text></list-item><list-item><paragraph-text type="body">Marks applied to semiconductor or other solid state devices</paragraph-text></list-item><list-item><paragraph-text type="body">Protection against radiation of semiconductor or other solid state devices</paragraph-text></list-item><list-item><paragraph-text type="body">Structural electrical arrangements for semiconductor or other solid state devices not otherwise provided for</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Arrangements for connecting or disconnecting semiconductor or solid-state bodies, and methods related thereto </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Assemblies consisting of a plurality of individual semiconductor or other solid state devices </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L25/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Microstructural devices or systems, e.g. micromechanical devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B81B</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K99/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to thermo-electric devices comprising a junction of dissimilar materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N10/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to thermoelectric devices without a junction of dissimilar materials </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N15/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to piezoelectric devices; electrostrictive devices; magnetostrictive devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N30/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to devices using galvano-magnetic or similar magnetic effects</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N50/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to devices using superconductivity </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N60/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N70/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to bulk negative resistance effect devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N80/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Non-electric welding by applying impact or other pressure, with or without the application of heat, e.g. cladding or plating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K20/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Laser working of semiconductors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K26/0006</class-ref>, <class-ref scheme="cpc">B23K2101/40</class-ref>, <class-ref scheme="cpc">B23K2103/56</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Rods, electrodes, materials, or media, for use in soldering, welding, or cutting</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K35/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Injection moulding of electrical components</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B29C45/14639</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Optical interconnections, e.g. light guides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G02B6/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Photolithography</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Record carriers for use with machines and containing semiconductor elements (credit cards, id cards) </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06K19/067</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Structure or manufacture of flux-sensitive heads using magneto-resistive devices or effects</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11B5/39</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Apparatus or processes specially adapted for manufacturing, assembling, maintaining, or repairing of line connectors or current connectors or for joining electric conductors (soldering / welding)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01R43/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F39/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10H20/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The use of Indexing Codes of the indexing scheme <class-ref scheme="cpc">H01L23/00</class-ref> - <class-ref scheme="cpc">H01L23/66</class-ref> is mandatory for additional information.</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Parts</paragraph-text></table-column><table-column><paragraph-text type="body">All structural units which are included in a complete device</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Container</paragraph-text></table-column><table-column><paragraph-text type="body">Enclosure forming part of the complete device and is essentially a solid construction in which the body of the device is placed, or which is formed around the body without forming an intimate layer thereon. Generally comprises a base, a lid and leads for electrical connection</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Encapsulation</paragraph-text></table-column><table-column><paragraph-text type="body">Enclosure which consists of one or more layers formed on the body and in intimate contact therewith</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L23/02</classification-symbol><definition-title>Containers; Seals  (<class-ref scheme="cpc">H01L23/12</class-ref>, <class-ref scheme="cpc">H01L23/34</class-ref>, <class-ref scheme="cpc">H01L23/48</class-ref>, <class-ref scheme="cpc">H01L23/552</class-ref>, {<class-ref scheme="cpc">H01L23/66</class-ref>} take precedence; {for memories <class-ref scheme="cpc">G11C</class-ref>})</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Mountings</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Arrangements for cooling, heating, ventilating or temperature compensation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/34</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Arrangements for conducting electric current to or from the solid state body in operation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/48</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Protection against radiation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/552</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">High-frequency adaptations</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/66</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Housings for MEMs</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B81B7/0032</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Housings for sensors in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01D11/24</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Housings for acceleration sensors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01P15/0802</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Housings for computers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F1/16</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Housings for record carriers, e.g. memory cards</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06K19/077</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Housings for memories</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C5/04</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/055</classification-symbol><definition-title>the leads having a passage through the base {(<class-ref scheme="cpc">H01L23/057</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">The leads being parallel to the base</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/057</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/12</classification-symbol><definition-title>Mountings, e.g. non-detachable insulating substrates</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Chip carriers per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/498</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multi-chip modules in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L25/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Printed circuit boards</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K1/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/147</classification-symbol><definition-title>{Semiconductor insulating substrates  (semiconductor conductive substrates <class-ref scheme="cpc">H01L23/4926</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Semiconductor conductive substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4926</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/16</classification-symbol><definition-title>Fillings or auxiliary members in containers {or encapsulations}, e.g. centering rings  (<class-ref scheme="cpc">H01L23/42</class-ref>, <class-ref scheme="cpc">H01L23/552</class-ref> take precedence)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Additional parts and fillings within container or encapsulation, e.g. stiffeners, spacing layers.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/42</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Protection against radiation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/552</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/20</classification-symbol><definition-title>gaseous at the normal operating temperature of the device</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Materials for absorbing or reacting with moisture or other undesired substances</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/26</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/22</classification-symbol><definition-title>liquid at the normal operating temperature of the device</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Materials for absorbing or reacting with moisture or other undesired substances</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/26</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/24</classification-symbol><definition-title>solid or gel at the normal operating temperature of the device {(<class-ref scheme="cpc">H01L23/3135</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Materials for absorbing or reacting with moisture or other undesired substances</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/26</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Double encapsulation or coating and encapsulation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3135</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/28</classification-symbol><definition-title>Encapsulations, e.g. encapsulating layers, coatings, {e.g. for protection} (<class-ref scheme="cpc">H01L23/552</class-ref> takes precedence; {insulating layers for contacts or interconnections <class-ref scheme="cpc">H01L23/5329</class-ref>})</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Protection against radiation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/552</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Insulating layers for contacts or interconnections</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5329</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/295</classification-symbol><definition-title>{containing a filler  (<class-ref scheme="cpc">H01L23/296</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Organo-silicon compounds</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/296</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/3157</classification-symbol><definition-title>{Partial encapsulation or coating  (mask layer used as insulation layer <class-ref scheme="cpc">H01L21/31</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Mask layer used as insulation layer</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/31</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">H01L23/3178</classification-symbol><definition-title>{Coating or filling in grooves made in the semiconductor body}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Fillings of grooves in memory cells (e.g. capacitors of RAMs)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B12/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/32</classification-symbol><definition-title>Holders for supporting the complete device in operation, i.e. detachable fixtures  (<class-ref scheme="cpc">H01L23/40</class-ref> takes precedence)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Mountings or securing means for detachable cooling or heating arrangements </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/40</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Connectors, e.g. sockets, in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01R</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">For printed circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/34</classification-symbol><definition-title>Arrangements for cooling, heating, ventilating or temperature compensation {; Temperature sensing arrangements  (thermal treatment apparatus <class-ref scheme="cpc">H01L21/00</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thermal treatment apparatus </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/67098</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Temperature control of computers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F1/20</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Thermal control of PCBs</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K1/0201</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/36</classification-symbol><definition-title>Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks {(<class-ref scheme="cpc">H01L23/28</class-ref>, <class-ref scheme="cpc">H01L23/40</class-ref>, <class-ref scheme="cpc">H01L23/42</class-ref>, <class-ref scheme="cpc">H01L23/44</class-ref>, <class-ref scheme="cpc">H01L23/46</class-ref> take precedence; heating <class-ref scheme="cpc">H01L23/345</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Encapsulations</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/28</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Mountings or securing means for detachable cooling or heating arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/40</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/42</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">The complete device being wholly immersed in a fluid other than air</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/44</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Involving the transfer of heat by flowing fluids</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/46</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Arrangements for heating</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/345</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/367</classification-symbol><definition-title>Cooling facilitated by shape of device {(<class-ref scheme="cpc">H01L23/38</class-ref>, <class-ref scheme="cpc">H01L23/40</class-ref>, <class-ref scheme="cpc">H01L23/42</class-ref>, <class-ref scheme="cpc">H01L23/44</class-ref>, <class-ref scheme="cpc">H01L23/46</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cooling arrangements using the Peltier effect</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/38</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Mountings or securing means for detachable cooling or heating arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/40</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/42</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling arrangements with the complete device being wholly immersed in a fluid other than air</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/44</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling arrangements involving the transfer of heat by flowing fluids</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/46</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/3672</classification-symbol><definition-title>{Foil-like cooling fins or heat sinks  (being part of lead-frames <class-ref scheme="cpc">H01L23/49568</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Heat sinks being part of lead-frames </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49568</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/3731</classification-symbol><definition-title>{Ceramic materials or glass  (<class-ref scheme="cpc">H01L23/3732</class-ref>, <class-ref scheme="cpc">H01L23/3733</class-ref>, <class-ref scheme="cpc">H01L23/3735</class-ref>, <class-ref scheme="cpc">H01L23/3737</class-ref>, <class-ref scheme="cpc">H01L23/3738</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: diamonds</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3732</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: having a heterogeneous or anisotropic structure</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3733</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: laminates or multilayers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3735</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: organic materials with or without a thermoconductive filler</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3737</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: semiconductor materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3738</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/3732</classification-symbol><definition-title>{Diamonds}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Diamond per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C30B29/04</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/3733</classification-symbol><definition-title>{having a heterogeneous or anisotropic structure, e.g. powder or fibres in a matrix, wire mesh, porous structures  (<class-ref scheme="cpc">H01L23/3732</class-ref>, <class-ref scheme="cpc">H01L23/3737</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: diamonds</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3732</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: organic materials with or without a thermoconductive filler</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3737</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/3736</classification-symbol><definition-title>{Metallic materials  (<class-ref scheme="cpc">H01L23/3732</class-ref>, <class-ref scheme="cpc">H01L23/3733</class-ref>, <class-ref scheme="cpc">H01L23/3735</class-ref>, <class-ref scheme="cpc">H01L23/3737</class-ref>, <class-ref scheme="cpc">H01L23/3738</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: diamonds</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3732</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: having a heterogeneous or anisotropic structure</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3733</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: laminates or multilayers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3735</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: organic materials with or without a thermoconductive filler</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3737</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling facilitated by selection of materials: semiconductor materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/3738</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/4012</classification-symbol><definition-title>{for stacked arrangements of a plurality of semiconductor devices  (assemblies per se <class-ref scheme="cpc">H01L25/00</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Assemblies consisting of a plurality of individual semiconductor or other solid-state bodies</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L25/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/42</classification-symbol><definition-title>Fillings or auxiliary members in containers {or encapsulations} selected or arranged to facilitate heating or cooling</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Heating </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/345</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Selection of materials for the device </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/373</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/427</classification-symbol><definition-title>Cooling by change of state, e.g. use of heat pipes {(by liquefied gas <class-ref scheme="cpc">H01L23/445</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cooling by liquefied gas</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/445</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/4334</classification-symbol><definition-title>{Auxiliary members in encapsulations  (<class-ref scheme="cpc">H01L23/49568</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Leadframes specifically adapted to facilitate heat dissipation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49568</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/44</classification-symbol><definition-title>the complete device being wholly immersed in a fluid other than air {(<class-ref scheme="cpc">H01L23/427</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cooling by change of state</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/427</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/46</classification-symbol><definition-title>involving the transfer of heat by flowing fluids  (<class-ref scheme="cpc">H01L23/42</class-ref>, <class-ref scheme="cpc">H01L23/44</class-ref> take precedence)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/42</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cooling arrangements with the complete device being wholly immersed in a fluid other than air</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/44</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/467</classification-symbol><definition-title>by flowing gases, e.g. air {(<class-ref scheme="cpc">H01L23/473</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cooling involving the transfer of heat by flowing liquids</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/473</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/473</classification-symbol><definition-title>by flowing liquids {(<class-ref scheme="cpc">H01L23/4332</class-ref>, <class-ref scheme="cpc">H01L23/4338</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Auxiliary members in containers: bellows</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4332</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Auxiliary members in containers: pistons</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4338</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/4735</classification-symbol><definition-title>{Jet impingement  (<class-ref scheme="cpc">H01L23/4336</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Auxiliary members in containers: in combination with jet impingement</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4336</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/48</classification-symbol><definition-title>Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements {; Selection of materials therefor}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Arrangements for connecting or disconnecting semiconductor or other solid-state bodies, and methods related thereto</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Terminals, leads in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01R</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L23/482</classification-symbol><definition-title>consisting of lead-in layers inseparably applied to the semiconductor body {(electrodes)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electrodes of semiconductor devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D64/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/485</classification-symbol><definition-title>consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts {(<class-ref scheme="cpc">H01L23/4821</class-ref>, <class-ref scheme="cpc">H01L23/4822</class-ref>, <class-ref scheme="cpc">H01L23/4824</class-ref>, <class-ref scheme="cpc">H01L23/4825</class-ref> take precedence; materials <class-ref scheme="cpc">H01L23/532</class-ref>, bond pads <class-ref scheme="cpc">H01L24/02</class-ref>, bump connectors <class-ref scheme="cpc">H01L24/10</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lead-in layers inseparably applied to the semiconductor body: bridge structures with air gap</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4821</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lead-in layers inseparably applied to the semiconductor body: beam leads</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4822</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lead-in layers inseparably applied to the semiconductor body: pads with extended contours</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4824</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lead-in layers inseparably applied to the semiconductor body: for devices consisting of semiconductor layers on insulating or semi-insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4825</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/532</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Bond pads</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/02</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Bump connectors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/10</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/488</classification-symbol><definition-title>consisting of soldered {or bonded} constructions {(bump connectors <class-ref scheme="cpc">H01L24/01</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Bump connectors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/01</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/495</classification-symbol><definition-title>Lead-frames {or other flat leads  (<class-ref scheme="cpc">H01L23/498</class-ref> takes precedence; lead frame interconnections between components <class-ref scheme="cpc">H01L23/52</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/498</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Interconnections between components using lead-frames</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/52</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/49506</classification-symbol><definition-title>{an insulative substrate being used as a diepad, e.g. ceramic, plastic  (<class-ref scheme="cpc">H01L23/49531</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lead-frames with additional leads being a wiring board</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49531</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L23/49544</classification-symbol><definition-title>{Deformation absorbing parts in the lead frame plane, e.g. meanderline shape  (<class-ref scheme="cpc">H01L23/49562</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lead-frames: geometry for individual devices of subclass <class-ref scheme="cpc">H10D</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49562</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L23/49548</classification-symbol><definition-title>{Cross section geometry  (<class-ref scheme="cpc">H01L23/49562</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lead-frames: geometry for individual devices of subclass <class-ref scheme="cpc">H10D</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49562</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L23/49572</classification-symbol><definition-title>{consisting of thin flexible metallic tape with or without a film carrier  (<class-ref scheme="cpc">H01L23/49503</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L23/49568</class-ref> and <class-ref scheme="cpc">H01L23/49575</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L23/49579</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thin flexible metallic tape with or without a film carrier provided in the context of subject-matter covered by groups <class-ref scheme="cpc">H01L23/49503</class-ref> - <class-ref scheme="cpc">H01L23/49568</class-ref> and <class-ref scheme="cpc">H01L23/49575</class-ref> - <class-ref scheme="cpc">H01L23/49579</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49503</class-ref> - <class-ref scheme="cpc">H01L23/49568</class-ref> and; <class-ref scheme="cpc">H01L23/49575</class-ref> - <class-ref scheme="cpc">H01L23/49579</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/498</classification-symbol><definition-title>Leads, {i.e. metallisations or lead-frames} on insulating substrates, {e.g. chip carriers  (shape of the substrate <class-ref scheme="cpc">H01L23/13</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Shape of the substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/13</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/49811</classification-symbol><definition-title>{Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads  (<class-ref scheme="cpc">H01L23/49827</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates: via connections through the substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49827</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/49822</classification-symbol><definition-title>{Multilayer substrates  (multilayer metallisation on monolayer substrate <class-ref scheme="cpc">H01L23/498</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Multilayer metallisation on monolayer substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/498</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/49827</classification-symbol><definition-title>{Via connections through the substrates, e.g. pins going through the substrate, coaxial cables  (<class-ref scheme="cpc">H01L23/49822</class-ref>, <class-ref scheme="cpc">H01L23/49833</class-ref>, <class-ref scheme="cpc">H01L23/4985</class-ref>, <class-ref scheme="cpc">H01L23/49861</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates: multilayer substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49822</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates: consisting of a plurality of insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49833</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates: flexible insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4985</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates: lead-frames fixed on or encapsulated in insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49861</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/4985</classification-symbol><definition-title>{Flexible insulating substrates  (<class-ref scheme="cpc">H01L23/49572</class-ref> and <class-ref scheme="cpc">H01L23/49855</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lead-frames consisting of thin flexible metallic tape with or without a film carrier</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49572</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates: for flat-cards, e.g. credit cards</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49855</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/49855</classification-symbol><definition-title>{for flat-cards, e.g. credit cards  (cards per se <class-ref scheme="cpc">G06K19/00</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cards per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06K19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/49861</classification-symbol><definition-title>{Lead-frames fixed on or encapsulated in insulating substrates  (<class-ref scheme="cpc">H01L23/4985</class-ref>, <class-ref scheme="cpc">H01L23/49805</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates: the leads being also applied on the sidewalls or the bottom of the substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49805</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates: flexible insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4985</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/49866</classification-symbol><definition-title>{characterised by the materials  (materials of the substrates <class-ref scheme="cpc">H01L23/14</class-ref>, of the lead-frames <class-ref scheme="cpc">H01L23/49579</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Materials of the substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/14</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Materials of the lead-frames</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49579</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Conductive materials for PCBs</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="not-mapped">H05K/09D</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">H01L23/49877</classification-symbol><definition-title>{Carbon, e.g. fullerenes  (superconducting fullerenes <class-ref scheme="cpc">H10N60/853</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Superconducting fullerenes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N60/853</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/49883</classification-symbol><definition-title>{the conductive materials containing organic materials or pastes, e.g. for thick films  (for printed circuits <class-ref scheme="cpc">H05K1/092</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">For printed circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K1/092</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/50</classification-symbol><definition-title>for integrated circuit devices, {e.g. power bus, number of leads} (<class-ref scheme="cpc">H01L23/482</class-ref>&#160;-&#160;<class-ref scheme="cpc">H01L23/498</class-ref> take precedence)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Arrangements for conducting electric current to or from the solid state body in operation: lead-in layers inseparably applied to the semiconductor body</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/482</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/498</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/5222</classification-symbol><definition-title>{Capacitive arrangements or effects of, or between wiring layers  (other capacitive arrangements <class-ref scheme="cpc">H01L23/642</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Other capacitive arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/642</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/5227</classification-symbol><definition-title>{Inductive arrangements or effects of, or between, wiring layers  (other inductive arrangements <class-ref scheme="cpc">H01L23/645</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Other inductive arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/645</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/5228</classification-symbol><definition-title>{Resistive arrangements or effects of, or between, wiring layers  (other resistive arrangements <class-ref scheme="cpc">H01L23/647</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Other resistive arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/647</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L23/528</classification-symbol><definition-title>Layout of the interconnection structure</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Algorithms, e.g. computer aided design of layouts of integrated circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F30/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/53209</classification-symbol><definition-title>{based on metals, e.g. alloys, metal silicides  (<class-ref scheme="cpc">H01L23/53285</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Arrangements for conducting electric current within the device in operation from one component to another: containing superconducting materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/53285</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2023-02-01"><classification-symbol scheme="cpc">H01L23/53276</classification-symbol><definition-title>{containing carbon, e.g. fullerenes  (superconducting fullerenes <class-ref scheme="cpc">H10N60/853</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Nanosized carbon materials per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C01B32/15</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Superconducting fullerenes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N60/853</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/535</classification-symbol><definition-title>including internal interconnections, e.g. cross-under constructions {(internal lead connections <class-ref scheme="cpc">H01L23/481</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Internal lead connections</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/481</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/538</classification-symbol><definition-title>the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates  ({<class-ref scheme="cpc">H05K</class-ref> takes precedence; manufacture or treatment <class-ref scheme="cpc">H01L21/4846</class-ref>} ; mountings per se <class-ref scheme="cpc">H01L23/12</class-ref>; {materials <class-ref scheme="cpc">H01L23/49866</class-ref>})</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Printed circuits; casings or constructional details of electric apparatus; manufacture of assemblages of electrical components</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture or treatment</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/4846</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Mountings per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/12</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49866</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/5383</classification-symbol><definition-title>{Multilayer substrates  (<class-ref scheme="cpc">H01L23/5385</class-ref> takes precedence; multilayer metallisation on monolayer substrates <class-ref scheme="cpc">H01L23/538</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates: assembly of a plurality of insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5385</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Multilayer metallisation on monolayer substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/538</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/5384</classification-symbol><definition-title>{Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors  (<class-ref scheme="cpc">H01L23/5383</class-ref>, <class-ref scheme="cpc">H01L23/5385</class-ref> take precedence; pins attached to insulating substrates <class-ref scheme="cpc">H01L23/49811</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates: multilayer substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5383</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates: assembly of a plurality of insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5385</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Pins attached to insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49811</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/5387</classification-symbol><definition-title>{Flexible insulating substrates  (<class-ref scheme="cpc">H01L23/5388</class-ref> takes precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates: for flat cards, e.g. credit cards</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5388</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/5388</classification-symbol><definition-title>{for flat cards, e.g. credit cards  (cards per se <class-ref scheme="cpc">G06K19/00</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Cards per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06K19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2015-03-01"><classification-symbol scheme="cpc">H01L23/544</classification-symbol><definition-title>Marks applied to semiconductor devices {or parts}, e.g. registration marks, {alignment structures, wafer maps  (test patterns for characterising or monitoring manufacturing processes <class-ref scheme="cpc">H01L22/00</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Marks for identification purposes, including electrical structures used to generate identification information for electrical read out.</paragraph-text><paragraph-text type="body">Typical views of marks of this type:</paragraph-text><paragraph-text type="body"><media id="media72.png" file-name="cpc-def-H01L-0072.png" type="png" preferred-width="4.82cm" preferred-height="4.49cm"/><media id="media73.png" file-name="cpc-def-H01L-0073.png" type="png" preferred-width="5.90cm" preferred-height="4.21cm"/><media id="media74.png" file-name="cpc-def-H01L-0074.png" type="png" preferred-width="6.95cm" preferred-height="3.91cm"/><media id="media75.png" file-name="cpc-def-H01L-0075.png" type="png" preferred-width="4.5cm" preferred-height="4.31cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Marking devices, scribers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B25H7/04</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Marking methods</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B41M5/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Marks used for overlay monitoring in photolithography</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F7/70633</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Alignment marks used in photolithographic machines</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G03F9/7073</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/552</classification-symbol><definition-title>Protection against radiation, e.g. light {or electromagnetic waves}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Electromagnetic shielding arrangements; RF interference suppression.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electrostatic shielding in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05F3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Screening of apparatuses or components of PCB</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K9/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/58</classification-symbol><definition-title>Structural electrical arrangements for semiconductor devices not otherwise provided for {, e.g. in combination with batteries  (<class-ref scheme="cpc">H01L23/49593</class-ref>, <class-ref scheme="cpc">H01L23/49596</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lead-frames: battery in combination with a lead-frame</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49593</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Lead-frames: oscillators in combination with a lead-frame</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49596</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2015-03-01"><classification-symbol scheme="cpc">H01L23/585</classification-symbol><definition-title>{comprising conductive layers or plates or strips or rods or rings  (<class-ref scheme="cpc">H01L23/60</class-ref>, <class-ref scheme="cpc">H01L23/62</class-ref>, <class-ref scheme="cpc">H01L23/64</class-ref>, <class-ref scheme="cpc">H01L23/66</class-ref> take precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Active and passive measures to prevent or detect tampering; reverse engineering protection structures; seal rings, protection against delamination of layers during dicing</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Protection against electrostatic charges or discharges</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/60</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Protection against overvoltage</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/62</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Impedance arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/64</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">High-frequency adaptations</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/66</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Secure housings for data carriers (memories)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F21/86</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Protective means for data carriers (memories)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06K19/073</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L23/60</classification-symbol><definition-title>Protection against electrostatic charges or discharges, e.g. Faraday shields</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Faraday shields in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05F3/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Protection against electrostatic discharge (ESD) provided in a semiconductor body</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D89/60</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/642</classification-symbol><definition-title>{Capacitive arrangements  (<class-ref scheme="cpc">H01L23/49589</class-ref>, <class-ref scheme="cpc">H01L23/645</class-ref>, <class-ref scheme="cpc">H01L23/647</class-ref>, <class-ref scheme="cpc">H01L23/66</class-ref> take precedence; capacitive effects between wiring layers on the semiconductor body <class-ref scheme="cpc">H01L23/5222</class-ref>)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Lead-frames: capacitor integral with or on the lead-frame</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49589</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Impedance arrangements: inductive arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/645</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Impedance arrangements: resistive arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/647</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">High-frequency adaptations</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/66</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Capacitive effects between wiring layers on the semiconductor body</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5222</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/645</classification-symbol><definition-title>{Inductive arrangements  (<class-ref scheme="cpc">H01L23/647</class-ref>, <class-ref scheme="cpc">H01L23/66</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Impedance arrangements: resistive arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/647</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">High-frequency adaptations</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/66</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Inductors formed within interconnection layers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5227</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L23/647</classification-symbol><definition-title>{Resistive arrangements  (<class-ref scheme="cpc">H01L23/66</class-ref>, <class-ref scheme="cpc">H01L23/62</class-ref> take precedence)}</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Protection against overvoltage</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/62</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">High-frequency adaptations</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/66</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L24/00</classification-symbol><definition-title>{Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Examples of first level interconnects</paragraph-text><paragraph-text type="body"><media id="media76.jpg" file-name="cpc-def-H01L-0076.jpg" type="jpeg" preferred-width="8.6cm" preferred-height="6.96cm"/></paragraph-text><paragraph-text type="body">1 = <class-ref scheme="cpc">H01L24/10</class-ref> and subgroups,</paragraph-text><paragraph-text type="body">2 = <class-ref scheme="cpc">H01L24/26</class-ref> and subgroups,</paragraph-text><paragraph-text type="body">3 = <class-ref scheme="cpc">H01L24/26</class-ref> and subgroups,</paragraph-text><paragraph-text type="body">4 = <class-ref scheme="cpc">H01L24/42</class-ref> and subgroups</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture or treatment of parts</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/48</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Assemblies of semiconductor devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/50</class-ref> - <class-ref scheme="cpc">H01L21/568</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Applying interconnections to be used for carrying current between separate components within a device</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/768</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Containers or seals</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/02</class-ref> - <class-ref scheme="cpc">H01L23/10</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Mountings</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/12</class-ref> - <class-ref scheme="cpc">H01L23/15</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Arrangements for cooling, heating, ventilating or temperature compensation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/34</class-ref> - <class-ref scheme="cpc">H01L23/4735</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Arrangements for conducting electric current</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/48</class-ref> - <class-ref scheme="cpc">H01L23/50</class-ref> and <class-ref scheme="cpc">H01L23/52</class-ref> - <class-ref scheme="cpc">H01L23/5389</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Structural electrical arrangements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/58</class-ref> - <class-ref scheme="cpc">H01L23/66</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Assemblies consisting of a plurality of individual semiconductor or other solid state devices </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L25/00</class-ref> - <class-ref scheme="cpc">H01L25/18</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Printed circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K1/00</class-ref> - <class-ref scheme="cpc">H05K1/189</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Apparatus or manufacturing processes for printed circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K3/00</class-ref> - <class-ref scheme="cpc">H05K3/4685</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to solid state devices using organic materials as the active part, or using a combination of organic materials with other materials as the active part</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K99/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to thermoelectric devices comprising a junction of dissimilar materials</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N10/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to thermoelectric devices without a junction of dissimilar materials or of thermomagnetic devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N15/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to piezoelectric, electrostrictive, magnetostrictive devices in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N30/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to devices using galvano-magnetic or similar magnetic effects</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N50/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to devices using superconductivity </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N60/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to solid state devices adapted for rectifying, amplifying, oscillating or switching without a potential-jump barrier or surface barrier or of Ovshinsky-effect devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N70/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to bulk negative resistance effect devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N80/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Details of semiconductor bodies or electrodes of semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D89/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F39/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details peculiar to semiconductor devices with at least one potential-jump barrier or surface barrier specially adapted for light emission</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10H20/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The use of Indexing Codes of the indexing schemes <class-ref scheme="cpc">H01L24/00</class-ref> and subgroups, <class-ref scheme="cpc">H01L2224/00</class-ref> and subgroups and <class-ref scheme="cpc">H01L2924/00</class-ref> and subgroups is mandatory.</paragraph-text></section-body></special-rules></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/02</classification-symbol><definition-title>{Bonding areas  (on insulating substrates, e.g. chip carriers, <class-ref scheme="cpc">H01L23/49816</class-ref>, <class-ref scheme="cpc">H01L23/49838</class-ref>, <class-ref scheme="cpc">H01L23/5389</class-ref>); Manufacturing methods related thereto}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media77.png" file-name="cpc-def-H01L-0077.png" type="png" preferred-width="2.86cm" preferred-height="2.41cm"/><media id="media78.png" file-name="cpc-def-H01L-0078.png" type="png" preferred-width="2.54cm" preferred-height="2.46cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Bonding areas on insulating substrates, e.g. chip carriers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49816</class-ref>, <class-ref scheme="cpc">H01L23/49838</class-ref>, <class-ref scheme="cpc">H01L23/5389</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The following figures show some key technologies relating to <class-ref scheme="cpc">H01L24/00</class-ref></paragraph-text><paragraph-text type="body"><media id="media79.jpg" file-name="cpc-def-H01L-0079.jpg" type="jpeg" preferred-width="11.99cm" preferred-height="7.62cm"/><media id="media80.jpg" file-name="cpc-def-H01L-0080.jpg" type="jpeg" preferred-width="11.98cm" preferred-height="2.84cm"/></paragraph-text><paragraph-text type="body"><media id="media81.jpg" file-name="cpc-def-H01L-0081.jpg" type="jpeg" preferred-width="11.77cm" preferred-height="4.05cm"/><media id="media82.png" file-name="cpc-def-H01L-0082.png" type="png" preferred-width="10.71cm" preferred-height="3.78cm"/><media id="media83.jpg" file-name="cpc-def-H01L-0083.jpg" type="jpeg" preferred-width="12.4cm" preferred-height="6.13cm"/><media id="media84.jpg" file-name="cpc-def-H01L-0084.jpg" type="jpeg" preferred-width="12.62cm" preferred-height="7.84cm"/></paragraph-text></section-body></special-rules></definition-item>
<definition-item date-revised="2020-01-01"><classification-symbol scheme="cpc">H01L24/06</classification-symbol><definition-title>{of a plurality of bonding areas}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Physical circuit design </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G06F30/39</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><paragraph-text type="body"><media id="media85.png" file-name="cpc-def-H01L-0085.png" type="png" preferred-width="6.9cm" preferred-height="10.0cm"/></paragraph-text></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/10</classification-symbol><definition-title>{Bump connectors  (bumps on insulating substrates, e.g. chip carriers, <class-ref scheme="cpc">H01L23/49816</class-ref>); Manufacturing methods related thereto}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Bumps on insulating substrates, e.g. chip carriers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49816</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/11</classification-symbol><definition-title>{Manufacturing methods  (for bumps on insulating substrates <class-ref scheme="cpc">H01L21/4853</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media86.png" file-name="cpc-def-H01L-0086.png" type="png" preferred-width="1.92cm" preferred-height="2.82cm"/><media id="media87.png" file-name="cpc-def-H01L-0087.png" type="png" preferred-width="3.66cm" preferred-height="1.12cm"/><media id="media88.png" file-name="cpc-def-H01L-0088.png" type="png" preferred-width="2.2cm" preferred-height="2.98cm"/><media id="media89.png" file-name="cpc-def-H01L-0089.png" type="png" preferred-width="3.66cm" preferred-height="2.71cm"/><media id="media90.png" file-name="cpc-def-H01L-0090.png" type="png" preferred-width="8.04cm" preferred-height="1.99cm"/><media id="media91.png" file-name="cpc-def-H01L-0091.png" type="png" preferred-width="3.15cm" preferred-height="3.26cm"/><media id="media92.png" file-name="cpc-def-H01L-0092.png" type="png" preferred-width="5.88cm" preferred-height="3.03cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacturing methods for bumps on insulating substrates </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/4853</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Inks, e.g. metallic inks</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C09D11/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/12</classification-symbol><definition-title>{Structure, shape, material or disposition of the bump connectors prior to the connecting process}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media93.png" file-name="cpc-def-H01L-0093.png" type="png" preferred-width="8.02cm" preferred-height="5.25cm"/></paragraph-text><paragraph-text type="body"><media id="media94.png" file-name="cpc-def-H01L-0094.png" type="png" preferred-width="3.66cm" preferred-height="1.8cm"/></paragraph-text><paragraph-text type="body"><media id="media95.png" file-name="cpc-def-H01L-0095.png" type="png" preferred-width="3.66cm" preferred-height="1.8cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/14</classification-symbol><definition-title>{of a plurality of bump connectors}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media96.png" file-name="cpc-def-H01L-0096.png" type="png" preferred-width="2.6cm" preferred-height="2.56cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/18</classification-symbol><definition-title>{High density interconnect [HDI] connectors; Manufacturing methods related thereto  (interconnection structure between a plurality of semiconductor chips <class-ref scheme="cpc">H01L23/5389</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Interconnection structure between a plurality of semiconductor chips </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5389</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/26</classification-symbol><definition-title>{Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media97.png" file-name="cpc-def-H01L-0097.png" type="png" preferred-width="2.67cm" preferred-height="1.86cm"/><media id="media98.png" file-name="cpc-def-H01L-0098.png" type="png" preferred-width="3.66cm" preferred-height="1.67cm"/><media id="media99.png" file-name="cpc-def-H01L-0099.png" type="png" preferred-width="3.66cm" preferred-height="1.69cm"/><media id="media100.png" file-name="cpc-def-H01L-0100.png" type="png" preferred-width="3.66cm" preferred-height="1.65cm"/><media id="media101.png" file-name="cpc-def-H01L-0101.png" type="png" preferred-width="3.66cm" preferred-height="1.59cm"/><media id="media102.png" file-name="cpc-def-H01L-0102.png" type="png" preferred-width="3.66cm" preferred-height="1.55cm"/><media id="media103.png" file-name="cpc-def-H01L-0103.png" type="png" preferred-width="2.56cm" preferred-height="1.76cm"/></paragraph-text><paragraph-text type="body"><media id="media104.png" file-name="cpc-def-H01L-0104.png" type="png" preferred-width="3.66cm" preferred-height="2.29cm"/><media id="media105.png" file-name="cpc-def-H01L-0105.png" type="png" preferred-width="3.66cm" preferred-height="2.65cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">metal powder in organic matrix</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01B1/22</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/27</classification-symbol><definition-title>{Manufacturing methods}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Applying fluids in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B05C9/02</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Applying adhesive films using preforms </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B65H37/02</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/34</classification-symbol><definition-title>{Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media106.png" file-name="cpc-def-H01L-0106.png" type="png" preferred-width="3.66cm" preferred-height="2.75cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/50</classification-symbol><definition-title>{Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto  (thin flexible metallic tape with or without a film carrier <class-ref scheme="cpc">H01L23/49572</class-ref>, flexible insulating substrates <class-ref scheme="cpc">H01L23/4985</class-ref>, <class-ref scheme="cpc">H01L23/5387</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thin flexible metallic tape with or without a film carrier</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49572</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Flexible insulating substrates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/4985</class-ref>, <class-ref scheme="cpc">H01L23/5387</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/71</classification-symbol><definition-title>{Means for bonding not being attached to, or not being formed on, the surface to be connected  (holders for supporting the complete device in operation&#160; <class-ref scheme="cpc">H01L23/32</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Holders for supporting the complete device in operation <class-ref scheme="cpc">H01L23/32</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/32</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/80</classification-symbol><definition-title>{Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media107.png" file-name="cpc-def-H01L-0107.png" type="png" preferred-width="3.66cm" preferred-height="2.67cm"/><media id="media108.png" file-name="cpc-def-H01L-0108.png" type="png" preferred-width="3.66cm" preferred-height="2.75cm"/><media id="media109.png" file-name="cpc-def-H01L-0109.png" type="png" preferred-width="3.66cm" preferred-height="2.94cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/82</classification-symbol><definition-title>{by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]  (interconnection structure between a plurality of semiconductor chips <class-ref scheme="cpc">H01L23/5389</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media110.png" file-name="cpc-def-H01L-0110.png" type="png" preferred-width="3.66cm" preferred-height="1.29cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Interconnection structure between a plurality of semiconductor chips </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5389</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/85</classification-symbol><definition-title>{using a wire connector  (wire bonding in general <class-ref scheme="cpc">B23K20/004</class-ref>)}</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Wire bonding in general </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K20/004</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/93</classification-symbol><definition-title>{Batch processes}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media111.png" file-name="cpc-def-H01L-0111.png" type="png" preferred-width="3.66cm" preferred-height="1.78cm"/><media id="media112.png" file-name="cpc-def-H01L-0112.png" type="png" preferred-width="3.66cm" preferred-height="1.46cm"/></paragraph-text><paragraph-text type="body"><media id="media113.png" file-name="cpc-def-H01L-0113.png" type="png" preferred-width="3.66cm" preferred-height="3.45cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L24/96</classification-symbol><definition-title>{the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body"><media id="media114.png" file-name="cpc-def-H01L-0114.png" type="png" preferred-width="3.66cm" preferred-height="0.82cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L25/00</classification-symbol><definition-title>Assemblies consisting of a plurality of semiconductor or other solid state devices  (devices consisting of a plurality of solid-state components formed in or on a common substrate <class-ref scheme="cpc">H10D89/00</class-ref>; photovoltaic modules or arrays of photovoltaic cells <class-ref scheme="cpc">H10F19/00</class-ref>)</definition-title><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Panels or arrays of photo electrochemical cells</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01G9/2068</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Devices consisting of a plurality of solid state components formed in or on a common substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D89/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Photovoltaic modules or arrays of photovoltaic cells </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Assemblies of semiconductor devices on lead-frames</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/49575</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Leads on insulating substrates (chip carriers)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/498</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Interconnection structures for a plurality of bare semiconductor chips provided on or in an insulating substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/538</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Arrangements for connecting or disconnecting semi&#8203;conductor or solid-state bodies; methods related thereto</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Couplings of light guides with optoelectronic elements</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G02B6/42</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Static Stores</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Generators using solar cells or photovoltaic modules</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H02S</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details of complete circuit assemblies provided for in another subclass, e.g. details of television receivers, see the relevant subclass, e.g. <class-ref scheme="cpc">H04N</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H04N</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Details of assemblies of electrical components in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Tandem solar cells, meaning monolithically integrated solar cells with different wavelengths sensibilities deposited on one another by coating processes</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F10/142</class-ref>, <class-ref scheme="cpc">H10F10/161</class-ref>, <class-ref scheme="cpc">H10F10/172</class-ref>, <class-ref scheme="cpc">H10F10/19</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Integrated photodetecting devices on a substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F39/10</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Light sensitive devices structurally associated with, e.g. formed in or on a common substrate with, one or more electric light sources, and electrically or optically coupled thereto (e.g. opto-couplers)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F55/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Organic light emitting devices [OLEDs]</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K50/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Integration of organic light emitting devices (OLEDs), e.g. OLED displays</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10K59/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><special-rules><section-title>Special rules of classification</section-title><section-body><paragraph-text type="body">The classification of additional information is mandatory in this main group.</paragraph-text></section-body></special-rules><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Assembly of a Device</paragraph-text></table-column><table-column><paragraph-text type="body">The &quot;assembly&quot; of a device is the building up of the device from its component constructional units and includes the provision of fillings in containers.</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L25/03</classification-symbol><definition-title>all the devices being of a type provided for in a single subclass of subclasses <class-ref scheme="cpc">H10B</class-ref>, <class-ref scheme="cpc">H10F</class-ref>, <class-ref scheme="cpc">H10H</class-ref>, <class-ref scheme="cpc">H10K</class-ref> or <class-ref scheme="cpc">H10N</class-ref>, e.g. assemblies of rectifier diodes</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><list><list-item><paragraph-text type="body">&quot;package in package&quot; devices</paragraph-text></list-item><list-item><paragraph-text type="body">assemblies of rectifier diodes</paragraph-text></list-item></list></section-body></definition-statement></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L25/042</classification-symbol><definition-title>{the devices being arranged next to each other  (solar cells <class-ref scheme="cpc">H10F19/00</class-ref>)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Arrays of photodetectors disposed next to one another on a common substrate.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Assemblies of thin film solar cells</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F19/00</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Multicolour imagers having a stacked structure</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F39/1825</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Multispectral infrared imagers, having a stacked structure</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F39/1847</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Disposed</paragraph-text></table-column><table-column><paragraph-text type="body">means that photodetectors already manufactured are individually placed on the common substrate, as opposed to &quot;integrated&quot; which means the devices are all formed on or in said substrate during the same process</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L25/043</classification-symbol><definition-title>{Stacked arrangements of devices}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Photodetectors mechanically stacked on one another:</paragraph-text><paragraph-text type="body"><media id="media115.jpg" file-name="cpc-def-H01L-0115.jpg" type="jpeg" preferred-width="14.59cm" preferred-height="8.12cm"/></paragraph-text></section-body></definition-statement></definition-item>
<definition-item date-revised="2016-08-01"><classification-symbol scheme="cpc">H01L25/075</classification-symbol><definition-title>the devices being of a type provided for in group <class-ref scheme="cpc">H10H20/00</class-ref></definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Light sources using semiconductor devices as light-generating elements, e.g. using light-emitting diodes [LED] or lasers</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">F21K9/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item><classification-symbol scheme="cpc">H01L25/16</classification-symbol><definition-title>the devices being of types provided for in two or more different subclasses of <class-ref scheme="cpc">H10B</class-ref>, <class-ref scheme="cpc">H10D</class-ref>, <class-ref scheme="cpc">H10F</class-ref>, <class-ref scheme="cpc">H10H</class-ref>, <class-ref scheme="cpc">H10K</class-ref> or <class-ref scheme="cpc">H10N</class-ref>, e.g. forming hybrid circuits</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Hybrid modules of active and passive components</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Interconnections for hybrid circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5389</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L25/18</classification-symbol><definition-title>the devices being of the types provided for in two or more different main groups of the same subclass of <class-ref scheme="cpc">H10B</class-ref>, <class-ref scheme="cpc">H10D</class-ref>, <class-ref scheme="cpc">H10F</class-ref>, <class-ref scheme="cpc">H10H</class-ref>, <class-ref scheme="cpc">H10K</class-ref> or <class-ref scheme="cpc">H10N</class-ref></definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Arrangement of memory and logic chips</paragraph-text><paragraph-text type="body">Arrangement of diode and IGBT</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate and controlled by radiation</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10F39/10</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L25/50</classification-symbol><definition-title>{Multistep manufacturing processes of assemblies consisting of devices, the devices being individual devices of subclass <class-ref scheme="cpc">H10D</class-ref> or integrated devices of class <class-ref scheme="cpc">H10</class-ref>  (<class-ref scheme="cpc">H01L21/50</class-ref> takes precedence)}</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Processes to fabricate devices formed of an assembly of a multiplicity of components on a host substrate.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups <class-ref scheme="cpc">H01L21/18</class-ref> - <class-ref scheme="cpc">H01L21/326</class-ref> </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/50</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2221/68372</classification-symbol><definition-title>used to support a device or wafer when forming electrical connections thereto</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacturing methods of bonding areas for connecting semiconductor or solid-state bodies</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/03</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Manufacturing methods of bump connectors for connecting semiconductor or solid-state bodies</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/11</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Manufacturing methods of layer connectors for connecting semiconductor or solid-state bodies</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L24/27</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2223/6644</classification-symbol><definition-title>Packaging aspects of high-frequency amplifiers</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Amplifiers per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H03F</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L2223/6661</classification-symbol><definition-title>for passive devices</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Passive two-terminal components without a potential-jump or surface barrier for integrated circuits </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D1/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L2223/6672</classification-symbol><definition-title>for integrated passive components, e.g. semiconductor device with passive components only</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Devices consisting of a plurality of semiconductor or other solid-state components comprising only passive thin-film or thick film elements formed on a common insulating substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D84/201</class-ref>, <class-ref scheme="cpc">H10D86/80</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2223/6677</classification-symbol><definition-title>for antenna, e.g. antenna included within housing of semiconductor device</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Antennas per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01Q</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/03422</classification-symbol><definition-title>by dipping, e.g. in a solder bath</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Hot-dipping or immersion processes for applying the coating material in the molten state without affecting the shape</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C2/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/03424</classification-symbol><definition-title>Immersion coating, e.g. in a solder bath</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Hot-dipping or immersion processes for applying the coating material in the molten state without affecting the shape</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C2/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L2224/036</classification-symbol><definition-title>by patterning a pre-deposited material</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture or treatment of semiconductor parts, e.g. containers, prior to assembly of the devices using processes not provided for in a single one of the subgroups <class-ref scheme="cpc">H01L21/18</class-ref> - <class-ref scheme="cpc">H01L21/326</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/48</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/0383</classification-symbol><definition-title>Reworking, e.g. shaping</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thermal post-treatment of the bonding area, e.g. reflowing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/03849</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/05187</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Material with principal constituent being glasses, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05188</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/05287</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05288</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/05387</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05388</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/05487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/05687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/05787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/05887</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05888</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/05987</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05988</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/0912</classification-symbol><definition-title>Layout</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Layout of bonding areas prior to the connecting process </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/0612</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/11422</classification-symbol><definition-title>by dipping, e.g. in a solder bath</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Hot-dipping or immersion processes for applying the coating material in the molten state without affecting the shape</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C2/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/11424</classification-symbol><definition-title>Immersion coating, e.g. in a solder bath</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Hot-dipping or immersion processes for applying the coating material in the molten state without affecting the shape</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C2/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L2224/116</classification-symbol><definition-title>by patterning a pre-deposited material</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture or treatment of semiconductor parts, e.g. containers, prior to assembly of the devices using processes not provided for in a single one of the subgroups <class-ref scheme="cpc">H01L21/18</class-ref> - <class-ref scheme="cpc">H01L21/326</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/48</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/1183</classification-symbol><definition-title>Reworking, e.g. shaping</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thermal post-treatment of the bump connector, e.g. reflowing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/11849</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/13187</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13188</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/13287</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13288</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/13387</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13388</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/13487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/13687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/13787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/13887</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13888</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/13987</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13988</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/1712</classification-symbol><definition-title>Layout</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Layout of bump connectors prior to the connecting process</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/1412</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/27422</classification-symbol><definition-title>by dipping, e.g. in a solder bath</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Hot-dipping or immersion processes for applying the coating material in the molten state without affecting the shape</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C2/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/27424</classification-symbol><definition-title>Immersion coating, e.g. in a solder bath</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Hot-dipping or immersion processes for applying the coating material in the molten state without affecting the shape</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C23C2/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H01L2224/276</classification-symbol><definition-title>by patterning a pre-deposited material</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacture or treatment of semiconductor parts, e.g. containers, prior to assembly of the devices using processes not provided for in a single one of the subgroups <class-ref scheme="cpc">H01L21/18</class-ref> - <class-ref scheme="cpc">H01L21/326</class-ref></paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/48</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/2783</classification-symbol><definition-title>Reworking, e.g. shaping</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Thermal post-treatment of the layer connector, e.g. reflowing</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/27849</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29021</classification-symbol><definition-title>the layer connector being disposed in a recess of the surface</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Layer connector being at least partially embedded in the surface</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29022</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29187</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29188</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29287</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29288</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29387</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29388</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29887</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29888</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/29987</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29988</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/3312</classification-symbol><definition-title>Layout</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Layout of layer connectors prior to the connecting process</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/3012</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/37187</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/37188</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/37287</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/37288</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/37387</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/37388</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/37487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/37488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/37687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/37688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/37787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/37788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/37887</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/37888</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/37987</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/37988</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/45187</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/45188</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/45287</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/45288</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/45387</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/45388</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/45487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/45488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/45687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/45688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/45787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/45788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/45887</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/45888</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/45987</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/45988</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/48687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/48688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/48787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/48788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/48887</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/48888</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/80052</classification-symbol><definition-title>Detaching bonding areas, e.g. after testing</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Unsoldering; Removal of melted solder or other residues</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K1/018</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/80237</classification-symbol><definition-title>using an electron beam</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electron-beam welding or cutting</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K15/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/80379</classification-symbol><definition-title>Material</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Material of the bonding area prior to the connecting process </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/05099</class-ref>, <class-ref scheme="cpc">H01L2224/05599</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/80487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/80488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/80587</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/80588</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/80687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/80688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/80787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/80788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/80901</classification-symbol><definition-title>Pressing a bonding area against another bonding area by means of a further bonding area or connector</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/72</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/81052</classification-symbol><definition-title>Detaching bump connectors, e.g. after testing</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Unsoldering; Removal of melted solder or other residues</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K1/018</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/81237</classification-symbol><definition-title>using an electron beam</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electron-beam welding or cutting</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K15/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/81379</classification-symbol><definition-title>Material</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Material of the bump connector prior to the connecting process </paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/13099</class-ref>, <class-ref scheme="cpc">H01L2224/13599</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/81487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/81488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/81587</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/81588</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/81687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/81688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/81787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/81788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/81901</classification-symbol><definition-title>Pressing the bump connector against the bonding areas by means of another connector</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Detachable connecting means consisting of mechanical auxiliary parts connecting the device, e.g. pressure contacts using springs or clips</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/72</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/82237</classification-symbol><definition-title>using electron beam</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electron-beam welding or cutting</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K15/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/83052</classification-symbol><definition-title>Detaching layer connectors, e.g. after testing</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Unsoldering; Removal of melted solder or other residues</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K1/018</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/83237</classification-symbol><definition-title>using an electron beam</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electron-beam welding or cutting</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K15/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/83379</classification-symbol><definition-title>Material</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Core member material of the layer connector prior to the connecting process</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29099</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Coating material of the layer connector prior to the connecting process</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/29599</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/83487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/83488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/83587</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/83588</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/83687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/83688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/83787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/83788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/84237</classification-symbol><definition-title>using an electron beam</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electron-beam welding or cutting</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K15/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/84487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/84488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/84587</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/84588</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/84687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/84688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/84787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/84788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/85237</classification-symbol><definition-title>using electron beam</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electron-beam welding or cutting</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K15/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/85487</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/85488</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/85587</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/85588</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/85687</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/85688</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/85787</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Glass ceramics, e.g. amorphous oxides, nitrides or fluorides</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/85788</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2224/86237</classification-symbol><definition-title>using electron beam</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Electron-beam welding or cutting</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">B23K15/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2225/06541</classification-symbol><definition-title>Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Manufacturing of interconnections to be used for carrying current between separate components with a device formed through a semiconductor substrate</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/76898</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2225/06593</classification-symbol><definition-title>Mounting aids permanently on device; arrangements for alignment</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Apparatus for supporting or gripping semiconductor using temporarily an auxiliary support</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L21/6835</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2225/06596</classification-symbol><definition-title>Structural arrangements for testing</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Testing or measuring during manufacture or treatment</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L22/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Testing electrical properties or locating electrical faults</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G01R31/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2225/107</classification-symbol><definition-title>Indirect electrical connections, e.g. via an interposer, a flexible substrate, using TAB</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Printed circuits</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H05K1/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2924/06</classification-symbol><definition-title>Polymers</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Organic macromolecular compounds</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C08</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Adhesives; Non-mechanical aspects of adhesive processes in general</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">C09J</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H01L2924/16174</classification-symbol><definition-title>Ceramics, e.g. crystalline carbides, nitrides or oxides</definition-title><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">The bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, the item being metallic</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L2224/16175</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item></definitions>