{
    "courses_taught": null,
    "credentials": "PHD  U of California-Santa Barbara",
    "cumulative_grade_data": null,
    "department": "Electrical and Computer Engr",
    "email": "TZIMPRAGOS@WISC.EDU",
    "name": "George Tzimpragos",
    "official_name": "TZIMPRAGOS,GEORGE",
    "position": "Assistant Professor",
    "rmp_data": {
        "average_difficulty": 3.5,
        "average_rating": 3,
        "id": "VGVhY2hlci0zMTAzMTIx",
        "legacy_id": 3103121,
        "mandatory_attendance": {
            "neither": 0,
            "no": 0,
            "total": 0,
            "yes": 0
        },
        "num_ratings": 2,
        "ratings": [
            {
                "comment": "Class content is a little difficult and it was his first time teaching 552. However, he tried his best with the class. Midterms were straight forward and so were the projects. Showed that he cared by having a \"coffee chat\" for OH during the week.",
                "difficulty_rating": 3,
                "quality_rating": 4
            },
            {
                "comment": "The instructor has high expectations, but provides very little technical guidance, especially for students proposing their own ideas. There's limited support on Verilog or FPGA-specific issues or things beyond that, and the grading does not reflect individual effort well. Be prepared to work independently and manage project complexity yourself.",
                "difficulty_rating": 4,
                "quality_rating": 2
            }
        ],
        "ratings_distribution": {
            "r1": 0,
            "r2": 1,
            "r3": 0,
            "r4": 1,
            "r5": 0,
            "total": 2
        },
        "would_take_again_percent": 50
    }
}