// Seed: 996168079
module module_0 #(
    parameter id_1 = 32'd80,
    parameter id_3 = 32'd95
) ();
  wire _id_1, id_2;
  wire _id_3;
  logic id_4;
  wire id_5;
  wire [id_1 : id_3] id_6[1 : 1];
  wire id_7, id_8;
endmodule
module module_1 (
    input  tri  id_0#(.id_5(1), .id_6(1)),
    input  wor  id_1,
    input  tri  id_2,
    output wire id_3
);
  wire id_7;
  module_0 modCall_1 ();
  assign id_6 = id_1;
endmodule
