{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version " "Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 15:49:36 2008 " "Info: Processing started: Fri Mar 21 15:49:36 2008" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pld -c pld " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pld -c pld" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pld.vqm 1 1 " "Info: Found 1 design units, including 1 entities, in source file pld.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 pld " "Info: Found entity 1: pld" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 13 11 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "pld " "Info: Elaborating entity \"pld\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nNANDFWE " "Warning: No output dependent on input pin \"nNANDFWE\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 30 17 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nOE_nFRE " "Warning: No output dependent on input pin \"nOE_nFRE\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 31 17 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "nHRESET " "Warning: No output dependent on input pin \"nHRESET\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 32 16 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "addr\[0\] " "Warning: No output dependent on input pin \"addr\[0\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 34 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "addr\[1\] " "Warning: No output dependent on input pin \"addr\[1\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 34 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "addr\[2\] " "Warning: No output dependent on input pin \"addr\[2\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 34 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "addr\[3\] " "Warning: No output dependent on input pin \"addr\[3\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 34 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "addr\[4\] " "Warning: No output dependent on input pin \"addr\[4\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 34 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "addr\[5\] " "Warning: No output dependent on input pin \"addr\[5\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 34 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "addr\[6\] " "Warning: No output dependent on input pin \"addr\[6\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 34 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "data\[0\] " "Warning: No output dependent on input pin \"data\[0\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 35 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "data\[1\] " "Warning: No output dependent on input pin \"data\[1\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 35 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "data\[2\] " "Warning: No output dependent on input pin \"data\[2\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 35 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "data\[3\] " "Warning: No output dependent on input pin \"data\[3\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 35 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "data\[4\] " "Warning: No output dependent on input pin \"data\[4\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 35 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "data\[5\] " "Warning: No output dependent on input pin \"data\[5\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 35 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "data\[6\] " "Warning: No output dependent on input pin \"data\[6\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 35 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "data\[7\] " "Warning: No output dependent on input pin \"data\[7\]\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 35 19 0 } }  } 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "AD_DOO " "Warning: No output dependent on input pin \"AD_DOO\"" {  } { { "pld.vqm" "" { Text "E:/EMB002/project/hardware/CPLD/pld/pld.vqm" 39 15 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "76 " "Info: Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "46 " "Info: Implemented 46 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 15:49:38 2008 " "Info: Processing ended: Fri Mar 21 15:49:38 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
