-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity interleave_manual_seq_interleave_manual_seq_Pipeline_LOAD is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_idx_V_load : IN STD_LOGIC_VECTOR (20 downto 0);
    x_sel_V_load : IN STD_LOGIC_VECTOR (1 downto 0);
    x_in_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    x_in_EN_A : OUT STD_LOGIC;
    x_in_WEN_A : OUT STD_LOGIC_VECTOR (0 downto 0);
    x_in_Din_A : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_in_Dout_A : IN STD_LOGIC_VECTOR (7 downto 0);
    x_idx_V_flag_0_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    x_idx_V_flag_0_out_ap_vld : OUT STD_LOGIC;
    x_idx_V_new_0_out : OUT STD_LOGIC_VECTOR (20 downto 0);
    x_idx_V_new_0_out_ap_vld : OUT STD_LOGIC;
    t_V_out : OUT STD_LOGIC_VECTOR (1 downto 0);
    t_V_out_ap_vld : OUT STD_LOGIC;
    x_x0_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    x_x0_V_ce0 : OUT STD_LOGIC;
    x_x0_V_we0 : OUT STD_LOGIC;
    x_x0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_x1_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    x_x1_V_ce0 : OUT STD_LOGIC;
    x_x1_V_we0 : OUT STD_LOGIC;
    x_x1_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    x_x2_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    x_x2_V_ce0 : OUT STD_LOGIC;
    x_x2_V_we0 : OUT STD_LOGIC;
    x_x2_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of interleave_manual_seq_interleave_manual_seq_Pipeline_LOAD is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv21_12C000 : STD_LOGIC_VECTOR (20 downto 0) := "100101100000000000000";
    constant ap_const_lv21_1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_const_lv21_64000 : STD_LOGIC_VECTOR (20 downto 0) := "001100100000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln20_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal reg_191 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal t_V_load_load_fu_230_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_load_reg_410 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1064_fu_268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_419 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln587_fu_233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln587_3_fu_311_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_2_fu_316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_1_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_V_fu_80 : STD_LOGIC_VECTOR (20 downto 0);
    signal i_fu_224_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal t_V_fu_84 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln26_fu_288_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal t_V_1_fu_88 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln885_1_fu_244_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal select_ln25_1_fu_274_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_sig_allocacmp_t_V_1_load_3 : STD_LOGIC_VECTOR (20 downto 0);
    signal x_idx_V_new_0_fu_92 : STD_LOGIC_VECTOR (20 downto 0);
    signal select_ln25_fu_337_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal x_idx_V_flag_0_fu_96 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln25_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal x_in_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln885_fu_238_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1064_1_fu_282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_290 : BOOLEAN;
    signal ap_condition_293 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component interleave_manual_seq_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component interleave_manual_seq_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_V_fu_80_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_V_fu_80 <= ap_const_lv21_0;
                elsif (((icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_V_fu_80 <= i_fu_224_p2;
                end if;
            end if; 
        end if;
    end process;

    t_V_1_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    t_V_1_fu_88 <= x_idx_V_load;
                elsif (((icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    t_V_1_fu_88 <= select_ln25_1_fu_274_p3;
                elsif ((ap_const_boolean_1 = ap_condition_290)) then 
                    t_V_1_fu_88 <= add_ln885_1_fu_244_p2;
                end if;
            end if; 
        end if;
    end process;

    t_V_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    t_V_fu_84 <= x_sel_V_load;
                elsif (((icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    t_V_fu_84 <= select_ln26_fu_288_p3;
                end if;
            end if; 
        end if;
    end process;

    x_idx_V_flag_0_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    x_idx_V_flag_0_fu_96 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_293)) then 
                    x_idx_V_flag_0_fu_96 <= ap_const_lv1_1;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    x_idx_V_flag_0_fu_96 <= or_ln25_fu_332_p2;
                end if;
            end if; 
        end if;
    end process;

    x_idx_V_new_0_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if ((ap_const_boolean_1 = ap_condition_293)) then 
                    x_idx_V_new_0_fu_92 <= add_ln885_1_fu_244_p2;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    x_idx_V_new_0_fu_92 <= select_ln25_fu_337_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1064_reg_419 <= icmp_ln1064_fu_268_p2;
                t_V_load_reg_410 <= t_V_fu_84;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((t_V_load_load_fu_230_p1 = ap_const_lv2_2) and (icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((t_V_load_load_fu_230_p1 = ap_const_lv2_0) and (icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((t_V_load_load_fu_230_p1 = ap_const_lv2_1) and (icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_191 <= t_V_1_fu_88;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln885_1_fu_244_p2 <= std_logic_vector(unsigned(t_V_1_fu_88) + unsigned(ap_const_lv21_1));
    add_ln885_fu_238_p2 <= std_logic_vector(unsigned(t_V_fu_84) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_290_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln20_fu_218_p2, t_V_load_load_fu_230_p1)
    begin
                ap_condition_290 <= ((t_V_load_load_fu_230_p1 = ap_const_lv2_2) and (icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_293_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln20_fu_218_p2, t_V_load_load_fu_230_p1)
    begin
                ap_condition_293 <= ((t_V_load_load_fu_230_p1 = ap_const_lv2_2) and (icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln20_fu_218_p2)
    begin
        if (((icmp_ln20_fu_218_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_t_V_1_load_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln20_fu_218_p2, t_V_load_load_fu_230_p1, ap_block_pp0_stage0, t_V_1_fu_88, add_ln885_1_fu_244_p2)
    begin
        if (((t_V_load_load_fu_230_p1 = ap_const_lv2_2) and (icmp_ln20_fu_218_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_t_V_1_load_3 <= add_ln885_1_fu_244_p2;
        else 
            ap_sig_allocacmp_t_V_1_load_3 <= t_V_1_fu_88;
        end if; 
    end process;

    i_fu_224_p2 <= std_logic_vector(unsigned(i_V_fu_80) + unsigned(ap_const_lv21_1));
    icmp_ln1064_1_fu_282_p2 <= "1" when (add_ln885_fu_238_p2 = ap_const_lv2_3) else "0";
    icmp_ln1064_fu_268_p2 <= "1" when (ap_sig_allocacmp_t_V_1_load_3 = ap_const_lv21_64000) else "0";
    icmp_ln20_fu_218_p2 <= "1" when (i_V_fu_80 = ap_const_lv21_12C000) else "0";
    or_ln25_fu_332_p2 <= (x_idx_V_flag_0_fu_96 or icmp_ln1064_reg_419);
    select_ln25_1_fu_274_p3 <= 
        ap_const_lv21_0 when (icmp_ln1064_fu_268_p2(0) = '1') else 
        ap_sig_allocacmp_t_V_1_load_3;
    select_ln25_fu_337_p3 <= 
        ap_const_lv21_0 when (icmp_ln1064_reg_419(0) = '1') else 
        x_idx_V_new_0_fu_92;
    select_ln26_fu_288_p3 <= 
        ap_const_lv2_0 when (icmp_ln1064_1_fu_282_p2(0) = '1') else 
        add_ln885_fu_238_p2;
    t_V_load_load_fu_230_p1 <= t_V_fu_84;
    t_V_out <= t_V_fu_84;

    t_V_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln20_fu_218_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln20_fu_218_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            t_V_out_ap_vld <= ap_const_logic_1;
        else 
            t_V_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_idx_V_flag_0_out <= x_idx_V_flag_0_fu_96;

    x_idx_V_flag_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln20_fu_218_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln20_fu_218_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_idx_V_flag_0_out_ap_vld <= ap_const_logic_1;
        else 
            x_idx_V_flag_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_idx_V_new_0_out <= x_idx_V_new_0_fu_92;

    x_idx_V_new_0_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln20_fu_218_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln20_fu_218_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_idx_V_new_0_out_ap_vld <= ap_const_logic_1;
        else 
            x_idx_V_new_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    x_in_Addr_A <= std_logic_vector(shift_left(unsigned(x_in_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_0(31-1 downto 0)))));
    x_in_Addr_A_orig <= zext_ln587_fu_233_p1(32 - 1 downto 0);
    x_in_Din_A <= ap_const_lv8_0;

    x_in_EN_A_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_in_EN_A <= ap_const_logic_1;
        else 
            x_in_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    x_in_WEN_A <= ap_const_lv1_0;
    x_x0_V_address0 <= zext_ln587_1_fu_321_p1(19 - 1 downto 0);

    x_x0_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_x0_V_ce0 <= ap_const_logic_1;
        else 
            x_x0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_x0_V_d0 <= x_in_Dout_A;

    x_x0_V_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, t_V_load_reg_410)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (t_V_load_reg_410 = ap_const_lv2_0))) then 
            x_x0_V_we0 <= ap_const_logic_1;
        else 
            x_x0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_x1_V_address0 <= zext_ln587_2_fu_316_p1(19 - 1 downto 0);

    x_x1_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_x1_V_ce0 <= ap_const_logic_1;
        else 
            x_x1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_x1_V_d0 <= x_in_Dout_A;

    x_x1_V_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, t_V_load_reg_410)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (t_V_load_reg_410 = ap_const_lv2_1))) then 
            x_x1_V_we0 <= ap_const_logic_1;
        else 
            x_x1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    x_x2_V_address0 <= zext_ln587_3_fu_311_p1(19 - 1 downto 0);

    x_x2_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            x_x2_V_ce0 <= ap_const_logic_1;
        else 
            x_x2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_x2_V_d0 <= x_in_Dout_A;

    x_x2_V_we0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, t_V_load_reg_410)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (t_V_load_reg_410 = ap_const_lv2_2))) then 
            x_x2_V_we0 <= ap_const_logic_1;
        else 
            x_x2_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln587_1_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_191),64));
    zext_ln587_2_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_191),64));
    zext_ln587_3_fu_311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_191),64));
    zext_ln587_fu_233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_V_fu_80),64));
end behav;
