#!/bin/tcsh -f
#------------------------------------------------------------
# project variables for project /home/shahein/ENGINEERING/CODES/verilog/ppd/dsp_filt_ppi
#------------------------------------------------------------

# Synthesis command options:
# -------------------------------------------
# set hard_macros =
# set yosys_options =
# set yosys_script =
# set yosys_debug =
# set abc_script =
# set nobuffers =
# set inbuffers =
# set postproc_options =
# set xspice_options =
# set fill_ratios =
# set nofanout =
# set fanout_options = "-l 200 -c 30"
# set source_file_list =
# set is_system_verilog =

# Placement command options:
# -------------------------------------------
# set initial_density =
# set graywolf_options =
set addspacers_options = "-stripe 5.0 150.0 PG"

# Router command options:
# -------------------------------------------
set route_show = 1
# set route_layers =
# set via_use =
# set via_stacks =
# set qrouter_options =

# Minimum period of the clock use "--period value" (value in ps)
set vesta_options = "--long"
# set run_vesta = 1
# set migrate_options =
# set lef_options =

#------------------------------------------------------------

