Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul 11 12:13:34 2019
| Host         : saverio-UX530UX running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_methodology -file top_module_methodology_drc_routed.rpt -pb top_module_methodology_drc_routed.pb -rpx top_module_methodology_drc_routed.rpx
| Design       : top_module
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 10         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on enable_counter relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on rst_i relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on h_c[0] relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on h_c[1] relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on h_c[2] relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on h_c[3] relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on h_c[4] relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on h_c[5] relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on h_c[6] relative to clock(s) synth_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on h_c[7] relative to clock(s) synth_clk
Related violations: <none>


