<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="o5srt" fid="6202" alias="o5srt" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1001" type="Warning" level="2" text="PAR_CONGESTION_INDEX must be a non-negative integer with a value less than or equal to 100.\n"/>
	<msg uid="1002" type="Warning" level="2" text="PAR_CONGESTION_INDEX = $$d\n"/>
	<msg uid="1003" type="Warning" level="2" text="Unable to set_grouptbankcost for sig $$s bank $$d."/>
	<msg uid="1004" type="Error" text=" O5S_RT_PREASSIGN::routeDLLbus(), testnode inconsistent with pseudobus."/>
	<msg uid="1005" type="Warning" level="2" text="No DLL control bus available for load $$s, invalid placement."/>
	<msg uid="1006" type="Warning" level="2" text="No DLL bus load found for this control bus. Check the router."/>
	<msg uid="1007" type="Error" text="IOL $$s bank ID is out of bound."/>
	<msg uid="1008" type="Error" text="O5S_RT_PREASSIGN::bus2loads, DLL control bus node is bad."/>
	<msg uid="1009" type="Warning" level="2" text="Destination comp $$s site $$s mismatched. Update MTBL/LOC file.\n"/>
	<msg uid="1010" type="Warning" level="2" text="Destination pin ID $$d and $$d mismatched. Update MTBL/LOC file.\n"/>
	<msg uid="1011" type="Warning" level="2" text="Arc node is used or is bad in custom MACO routing table\n"/>
	<msg uid="1012" type="Warning" level="2" text="Arc is used or is bad in custom MACO routing table.\n"/>
	<msg uid="1013" type="Warning" level="2" text="Arc is excluded in custom MACO routing table.\n"/>
	<msg uid="1014" type="Error" text="No DLL bus signal on comp $$s pin $$d."/>
	<msg uid="1015" type="Warning" level="2" text="Group ID error of node cost $$d.\n"/>
	<msg uid="1016" type="Error" text="DLL bus load comp $$s is not IOL."/>
	<msg uid="1017" type="Warning" level="2" text="Dbus $$s target costcode for bank $$d has already been set to $$d.\n"/>
	<msg uid="1018" type="Warning" level="2" text="Comp $$s Pin $$d is tied to constant, but the CIB MUX has been used by live signal.\n"/>
	<msg uid="1019" type="Warning" level="2" text="Comp $$s Pin $$d is set to Inversion/Cycleboost, but the CIB MUX has been used by other signal.\n"/>
	<msg uid="1020" type="Warning" level="2" text="Comp $$s Pin $$d is set to Inversion/Cycleboost, but it routed from maco wire instead of CIB MUX.\n"/>
	<msg uid="1021" type="Warning" level="2" text="Comp $$s Pin $$d is set to NONREG, but it routes to maco wire instead of CIB MUX.\n"/>
	<msg uid="1022" type="Warning" level="2" text="Comp $$s Pin $$d is set to NONREG, but the routing resource being used by other signal.\n"/>
	<msg uid="1023" type="Warning" level="2" text="Try to exclude arc from a non-DLL bus node."/>
	<msg uid="1024" type="Warning" level="2" text="Trying to exclude DLL mux from a non-DLL comp pin."/>
	<msg uid="1025" type="Error" text="Out of memory."/>
	<msg uid="1026" type="Error" text=" my == py !!, impossible, pinnode: $$s, tdnode: $$s."/>
	<msg uid="1027" type="Warning" level="2" text="Part of MACO tri-state control loads of signal $$s cannot be fully routed using tri-state control net, which has to use general routing and may suffer from excessive delay."/>
	<msg uid="1028" type="Error" text="Jump wire info is wrong."/>
	<msg uid="1029" type="Warning" level="2" text="Due to no spare H-spine is available, the primary clock $$s will be routed as a secondary clock net and may suffer from excessive delay or skew."/>
	<msg uid="1030" type="Warning" level="2" text="The driver of primary clock net $$s is not placed on one of the PIO/IOL sites dedicated for primary clocks or the dedicated pclk resource is occupied by other pclk net. This primary clock will be routed to a H-spine through general routing resource or will be routed as a secondary clock and may suffer from excessive delay or skew."/>
	<msg uid="1031" type="Warning" level="2" text="The dedicated H-spine of driver (of net $$s) is occupied/unavailable. This signal will be routed to a H-spine through general routing resource and may suffer from excessive delay or skew. "/>
	<msg uid="1032" type="Warning" level="2" text="The dedicated H-spine of driver (of net $$s) is occupied/unavailable. This primary clock will be routed to a H-spine through general routing resource or be routed as secondary clock and may suffer from excessive delay or skew. "/>
	<msg uid="1033" type="Error" text="There are already 12 primary clock selected; however, signal $$s has driver located at DCS/CLKDIV/PCS comp that has a dedicated wiring path to primary clock due to architecture. Router is not able to find an available primary clock tree to reach its loads. Try primary quadrant clock preferences to avoid this situation.\n"/>
	<msg uid="1034" type="Warning" level="2" text="There are already 12 primary clock selected; however, signal $$s has driver located at DCS/CLKDIV/PCS comp that has a dedicated wiring path to primary clock due to architecture. Router is able to find an available primary clock tree to reach some of its loads. but some of its loads may be routed through general routing resource, which may suffer from excessive delay or skew.\n"/>
	<msg uid="1035" type="Warning" level="2" text="There are already 12 primary clock selected; however, signal $$s has driver located at DCS/CLKDIV/PCS comp that has a dedicated wiring path to primary clock due to architecture. Router is able to find an available primary clock tree to reach all of its loads. Thus, this signal is routed with primary clock resource.\n"/>
	<msg uid="1036" type="Error" text="Clock signal $$s is specified in preference to reroute using primary clock but does not have any edge clock loads."/>
	<msg uid="1037" type="Warning" level="2" text="Signal $$s cannot be added to clklist, check the driver.\n"/>
	<msg uid="1038" type="Warning" level="2" text="Not all pclks can be added to clklist. "/>
	<msg uid="1039" type="Error" text="Not all eclk are  be added to clklist. "/>
	<msg uid="1040" type="Warning" level="2" text="Secondary clock $$s has driver located at DCS/CLKDIV/PCS comp that has a dedicated wiring path to primary clock due to architecture; however, user preference has forced secondary clock selection. Router will try to route this signal through general routing and this may suffer from excessive delay or skew. Try primary quadrant clock preferences to avoid this situation.\n"/>
	<msg uid="1041" type="Error" text="Invalid clktype."/>
	<msg uid="1042" type="Warning" level="2" text="Secondary clock $$s has loads or driver cross to other module. The skew cannot be guaranteed in the assembly flow."/>
	<msg uid="1043" type="Warning" level="2" text="Edge clock $$s driver is PIO/IOL but not placed on sweet site or edge clock branch is occupied, will be routed using generic routing to the branch and may suffer from excessive delay or skew.\n"/>
	<msg uid="1044" type="Warning" level="2" text="Not all edge clock load of edge clock $$s can be routed using dedicated edge clock branch, part of edge clock loads have to be routed using generic routing to their branch and may suffer from excessive delay or skew.\n"/>
	<msg uid="1045" type="Warning" level="2" text="Edge clock $$s cannot find a dedicated branch or edge branch has been occupied.  General routing has to be used to get on edge clock branch, and may suffer from excessive delay or skew.\n"/>
	<msg uid="1046" type="Error" text="Not all edge clock load of edge clock $$s can be routed using dedicated edge clock branch. Check if edge clock loads are placed at proper locations."/>
	<msg uid="1047" type="Error" text="Edge clock signal $$s is specified in preference to reroute using primary clock but does not succeed due to insufficient primary to edge clock resource."/>
	<msg uid="1048" type="Error" text="All EC loads of express clock net $$s are not able to be routed as express clock due to bad placement or routing resource conflict. The unrouted EC loads will be routed through general routing resource. This net may suffer from excessive delay or skew."/>
	<msg uid="1049" type="Error" text="Part of EC loads of express clock net $$s are not able to be routed as express clock due to bad placement or routing resource conflict. The unrouted EC loads will be routed through general routing resource. This net may suffer from excessive delay or skew."/>
	<msg uid="1050" type="Warning" level="2" text="Signal $$s has to use general routing to reach CLKI pin of $$s, driver $$s is not placed on sweetsite or CLKDIV is not placed on matched site.\n"/>
	<msg uid="1051" type="Warning" level="2" text="Failed to route CLKI pin of CLKDIV of comp $$s due to invalid placement of routing resource conflict.\n"/>
	<msg uid="1052" type="Warning" level="2" text=" Conflict in primary clock resources with primary2edge preference net $$s. Change location of other clocks in the design using primary clock resources. Now router will try to route this net using generic routing resources instead of primary clock routing resources and it may suffer from excessive delay or skew.\n"/>
	<msg uid="1053" type="Error" text="Clock signal $$s is specified in preference to reroute using primary clock but does not succeed due to insufficient primary to edge clock routing resources."/>
	<msg uid="1054" type="Warning" level="2" text="Clock signal $$s is specified in preference to reroute using primary clock but does not succeed due to insufficient primary to edge clock resources.\n"/>
	<msg uid="1055" type="Warning" level="2" text="Clock net $$s contains partial routing created in MACRO/MACO flow, clock router will unroute the existing routing in order to route it as a clock."/>
	<msg uid="1056" type="Warning" level="2" text="Unable to find scan in/out signal on JTAG.\n"/>
	<msg uid="1057" type="Error" text="Clock is used but none of registers used on comp $$s."/>
	<msg uid="1058" type="Warning" level="2" text="Dbus node $$s not found.\n"/>

	</messages>
</messageFile>
