/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.1
Hash     : 9567da9
Date     : Jun  6 2024
Type     : Engineering
Log Time   : Thu Jun  6 08:22:45 2024 GMT
#Timing report of worst 1 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 4

#Path 1
Startpoint: clock_output.Q[0] (dffre at (49,43) clocked by clock_input)
Endpoint  : out:clock_output.outpad[0] (.output at (49,44) clocked by clock_input)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock_input (rise edge)                                               0.000     0.000
clock source latency                                                  0.000     0.000
clock_input.inpad[0] (.input at (51,44))                                    0.000     0.000
| (intra 'io' routing)                                                0.779     0.779
| (inter-block routing:global net)                                    0.000     0.779
| (intra 'clb' routing)                                               0.000     0.779
clock_output.C[0] (dffre at (49,43))                                  0.000     0.779
| (primitive 'dffre' Tcq_min)                                         0.029     0.808
clock_output.Q[0] (dffre at (49,43)) [clock-to-output]                0.000     0.808
| (intra 'clb' routing)                                               0.000     0.808
| (OPIN:816090 side: (RIGHT,) (49,43,0)0))                            0.000     0.808
| (CHANY:1327686 L4 length:2 (49,43,0)-> (49,44,0))                   0.119     0.927
| (CHANX:1177219 L1 length:1 (49,43,0)-> (49,43,0))                   0.061     0.988
| (CHANY:1324800 L1 length:1 (48,44,0)-> (48,44,0))                   0.061     1.049
| (CHANX:1181292 L4 length:4 (49,44,0)-> (52,44,0))                   0.119     1.168
| (CHANY:1327701 L1 length:1 (49,44,0)-> (49,44,0))                   0.061     1.229
| (IPIN:960606 side: (RIGHT,) (49,44,0)0))                            0.101     1.330
| (intra 'io' routing)                                                0.516     1.845
out:clock_output.outpad[0] (.output at (49,44))                      -0.000     1.845
data arrival time                                                               1.845

clock clock_input (rise edge)                                               0.000     0.000
clock source latency                                                  0.000     0.000
clock uncertainty                                                     0.000     0.000
output external delay                                                 0.000     0.000
data required time                                                              0.000
-------------------------------------------------------------------------------------
data required time                                                             -0.000
data arrival time                                                               1.845
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.845


#End of timing report
