// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=34,HLS_SYN_DSP=47,HLS_SYN_FF=13264,HLS_SYN_LUT=24354,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [175:0] x_V;
output  [10:0] y_0_V;
output   y_0_V_ap_vld;
output  [10:0] y_1_V;
output   y_1_V_ap_vld;
output  [10:0] y_2_V;
output   y_2_V_ap_vld;
output  [10:0] y_3_V;
output   y_3_V_ap_vld;
output  [10:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
reg   [175:0] x_V_preg;
reg   [175:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg  signed [10:0] p_Val2_s_reg_1652;
reg   [10:0] p_Val2_s_reg_1652_pp0_iter1_reg;
reg  signed [10:0] p_Val2_s_reg_1652_pp0_iter2_reg;
reg  signed [10:0] p_Val2_s_reg_1652_pp0_iter3_reg;
reg  signed [10:0] p_Val2_s_reg_1652_pp0_iter4_reg;
reg  signed [10:0] p_Val2_s_reg_1652_pp0_iter5_reg;
reg  signed [10:0] p_Val2_11_reg_1663;
reg  signed [10:0] p_Val2_11_reg_1663_pp0_iter1_reg;
wire  signed [10:0] p_Val2_1_fu_428_p4;
reg  signed [10:0] p_Val2_1_reg_1673;
reg   [10:0] p_Val2_1_reg_1673_pp0_iter1_reg;
reg  signed [10:0] p_Val2_1_reg_1673_pp0_iter2_reg;
reg  signed [10:0] p_Val2_1_reg_1673_pp0_iter3_reg;
reg  signed [10:0] p_Val2_1_reg_1673_pp0_iter4_reg;
reg  signed [10:0] p_Val2_1_reg_1673_pp0_iter5_reg;
reg  signed [10:0] p_Val2_2_reg_1684;
reg  signed [10:0] p_Val2_2_reg_1684_pp0_iter1_reg;
reg  signed [10:0] p_Val2_2_reg_1684_pp0_iter2_reg;
reg  signed [10:0] p_Val2_2_reg_1684_pp0_iter3_reg;
reg  signed [10:0] p_Val2_2_reg_1684_pp0_iter4_reg;
reg  signed [10:0] p_Val2_2_reg_1684_pp0_iter5_reg;
reg  signed [10:0] p_Val2_2_reg_1684_pp0_iter6_reg;
reg  signed [10:0] p_Val2_3_reg_1690;
reg  signed [10:0] p_Val2_3_reg_1690_pp0_iter1_reg;
reg  signed [10:0] p_Val2_3_reg_1690_pp0_iter2_reg;
reg  signed [10:0] p_Val2_3_reg_1690_pp0_iter3_reg;
reg  signed [10:0] p_Val2_3_reg_1690_pp0_iter4_reg;
reg  signed [10:0] p_Val2_3_reg_1690_pp0_iter5_reg;
reg   [9:0] tmp_9_reg_1704;
wire  signed [20:0] mul_ln700_2_fu_1487_p2;
reg  signed [20:0] mul_ln700_2_reg_1709;
wire  signed [15:0] mul_ln700_4_fu_1493_p2;
reg  signed [15:0] mul_ln700_4_reg_1714;
wire  signed [15:0] grp_fu_1499_p3;
reg  signed [15:0] ret_V_22_reg_1719;
reg   [10:0] trunc_ln_reg_1724;
wire  signed [15:0] sext_ln1118_2_fu_495_p1;
reg  signed [15:0] sext_ln1118_2_reg_1729;
reg  signed [15:0] sext_ln1118_2_reg_1729_pp0_iter2_reg;
reg  signed [15:0] sext_ln1118_2_reg_1729_pp0_iter3_reg;
reg  signed [15:0] sext_ln1118_2_reg_1729_pp0_iter4_reg;
reg  signed [15:0] sext_ln1118_2_reg_1729_pp0_iter5_reg;
wire  signed [15:0] mul_ln1192_9_fu_1516_p2;
reg  signed [15:0] mul_ln1192_9_reg_1734;
wire  signed [30:0] mul_ln1118_fu_1522_p2;
reg  signed [30:0] mul_ln1118_reg_1740;
reg   [10:0] trunc_ln708_s_reg_1745;
wire  signed [30:0] mul_ln1118_4_fu_1543_p2;
reg  signed [30:0] mul_ln1118_4_reg_1750;
reg   [10:0] trunc_ln708_14_reg_1755;
wire  signed [20:0] mul_ln1192_fu_1558_p2;
reg  signed [20:0] mul_ln1192_reg_1760;
reg   [10:0] trunc_ln708_8_reg_1765;
reg   [10:0] trunc_ln708_13_reg_1770;
reg   [10:0] trunc_ln708_1_reg_1775;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_return;
reg  signed [6:0] p_5_reg_1780;
reg  signed [6:0] p_5_reg_1780_pp0_iter5_reg;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_return;
reg   [6:0] p_2_reg_1786;
reg   [6:0] p_2_reg_1786_pp0_iter5_reg;
reg   [6:0] p_2_reg_1786_pp0_iter6_reg;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_return;
reg   [6:0] p_s_reg_1791;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_return;
reg   [6:0] p_Val2_5_reg_1796;
reg   [6:0] p_Val2_5_reg_1796_pp0_iter6_reg;
reg   [6:0] p_Val2_5_reg_1796_pp0_iter7_reg;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_return;
reg  signed [6:0] p_Val2_6_reg_1801;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_return;
reg   [6:0] p_Val2_s_26_reg_1806;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_return;
reg  signed [6:0] p_6_reg_1811;
reg  signed [6:0] p_6_reg_1811_pp0_iter6_reg;
reg  signed [6:0] p_6_reg_1811_pp0_iter7_reg;
wire   [13:0] add_ln1192_12_fu_931_p2;
reg  signed [13:0] add_ln1192_12_reg_1819;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_return;
reg  signed [6:0] p_9_reg_1824;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_return;
reg  signed [6:0] p_1_reg_1830;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_return;
reg   [6:0] p_Val2_8_reg_1836;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_return;
reg   [6:0] p_Val2_9_reg_1841;
reg   [6:0] p_Val2_9_reg_1841_pp0_iter6_reg;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_return;
reg   [6:0] p_Val2_7_reg_1846;
wire  signed [23:0] grp_fu_1572_p2;
reg  signed [23:0] r_V_1_reg_1851;
wire  signed [13:0] grp_fu_1578_p3;
reg  signed [13:0] ret_V_3_reg_1857;
wire  signed [15:0] grp_fu_1586_p3;
reg  signed [15:0] r_V_3_reg_1862;
wire   [11:0] add_ln1192_9_fu_992_p2;
reg  signed [11:0] add_ln1192_9_reg_1867;
reg   [10:0] trunc_ln708_9_reg_1872;
reg   [10:0] trunc_ln708_9_reg_1872_pp0_iter7_reg;
wire   [10:0] add_ln1192_25_fu_1228_p2;
reg  signed [10:0] add_ln1192_25_reg_1877;
wire   [17:0] ret_V_19_fu_1271_p2;
reg  signed [17:0] ret_V_19_reg_1882;
wire   [7:0] ret_V_43_fu_1284_p2;
reg   [7:0] ret_V_43_reg_1887;
wire  signed [35:0] mul_ln700_fu_1614_p2;
reg  signed [35:0] mul_ln700_reg_1892;
wire   [11:0] add_ln1192_fu_1332_p2;
reg   [11:0] add_ln1192_reg_1897;
wire  signed [28:0] mul_ln1192_2_fu_1620_p2;
reg  signed [28:0] mul_ln1192_2_reg_1902;
reg   [10:0] trunc_ln708_10_reg_1907;
wire  signed [23:0] grp_fu_1635_p3;
reg  signed [23:0] mul_ln1192_7_reg_1912;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_return;
reg  signed [6:0] p_0_reg_1917;
reg    ap_block_pp0_stage0_subdone;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call88;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call88;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call88;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call88;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call88;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call88;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call88;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call88;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call88;
reg    ap_block_pp0_stage0_11001_ignoreCallOp33;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call231;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call231;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call231;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call231;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call231;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call231;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call231;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call231;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call231;
reg    ap_block_pp0_stage0_11001_ignoreCallOp60;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call27;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call27;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call27;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call27;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call27;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call27;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call27;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call27;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call27;
reg    ap_block_pp0_stage0_11001_ignoreCallOp66;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp80;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call69;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call69;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call69;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call69;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call69;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call69;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call69;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call69;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call69;
reg    ap_block_pp0_stage0_11001_ignoreCallOp81;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp87;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call100;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call100;
reg    ap_block_pp0_stage0_11001_ignoreCallOp89;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_input_V;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call120;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call120;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call120;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call120;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call120;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call120;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call120;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call120;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call120;
reg    ap_block_pp0_stage0_11001_ignoreCallOp93;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call177;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call177;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call177;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call177;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call177;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call177;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call177;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call177;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call177;
reg    ap_block_pp0_stage0_11001_ignoreCallOp97;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call191;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call191;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call191;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call191;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call191;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call191;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call191;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call191;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call191;
reg    ap_block_pp0_stage0_11001_ignoreCallOp98;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call210;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call210;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call210;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call210;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call210;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call210;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call210;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call210;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call210;
reg    ap_block_pp0_stage0_11001_ignoreCallOp100;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call225;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call225;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call225;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call225;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call225;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call225;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call225;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call225;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call225;
reg    ap_block_pp0_stage0_11001_ignoreCallOp105;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call248;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call248;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call248;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call248;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call248;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call248;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call248;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call248;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call248;
reg    ap_block_pp0_stage0_11001_ignoreCallOp109;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_ce;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call165;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call165;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call165;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call165;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call165;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call165;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call165;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call165;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call165;
reg    ap_block_pp0_stage0_11001_ignoreCallOp122;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_ce;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call244;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call244;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call244;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call244;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call244;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call244;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call244;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call244;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call244;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_ce;
wire   [6:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_return;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call43;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call43;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call43;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call43;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call43;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call43;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call43;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call43;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call43;
reg    ap_block_pp0_stage0_11001_ignoreCallOp131;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_done;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_idle;
wire    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_ready;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_ce;
wire   [10:0] grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_input_V;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call259;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call259;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call259;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call259;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call259;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call259;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call259;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call259;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call259;
reg    ap_block_pp0_stage0_11001_ignoreCallOp147;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start_reg;
reg    grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start_reg;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] grp_fu_1507_p3;
wire   [15:0] r_V_s_fu_498_p3;
wire   [15:0] add_ln1192_7_fu_505_p2;
wire   [14:0] shl_ln1118_s_fu_522_p3;
wire   [12:0] shl_ln1118_7_fu_533_p3;
wire  signed [15:0] sext_ln1118_20_fu_529_p1;
wire  signed [15:0] sext_ln1118_21_fu_540_p1;
wire   [14:0] shl_ln1118_9_fu_550_p3;
wire   [12:0] shl_ln1118_10_fu_561_p3;
wire  signed [15:0] sext_ln1118_22_fu_557_p1;
wire  signed [15:0] sext_ln1118_23_fu_568_p1;
wire   [15:0] r_V_27_fu_544_p2;
wire   [15:0] r_V_28_fu_572_p2;
wire  signed [16:0] sext_ln703_3_fu_578_p1;
wire  signed [16:0] sext_ln703_4_fu_582_p1;
wire   [16:0] ret_V_35_fu_586_p2;
wire   [16:0] add_ln1192_15_fu_592_p2;
wire  signed [15:0] mul_ln728_fu_1536_p2;
wire  signed [20:0] grp_fu_1528_p3;
wire   [20:0] rhs_V_5_fu_609_p3;
(* use_dsp48 = "no" *) wire   [20:0] ret_V_37_fu_616_p2;
wire   [15:0] lhs_V_1_fu_479_p3;
wire   [15:0] add_ln1192_32_fu_631_p2;
wire   [15:0] add_ln1192_28_fu_637_p2;
wire  signed [15:0] grp_fu_1549_p3;
wire  signed [13:0] shl_ln1118_1_fu_676_p3;
wire  signed [15:0] sext_ln1192_3_fu_683_p1;
wire   [15:0] lhs_V_3_fu_669_p3;
wire   [13:0] shl_ln1118_3_fu_700_p3;
wire   [15:0] shl_ln1118_2_fu_693_p3;
wire  signed [15:0] sext_ln1192_4_fu_707_p1;
wire   [15:0] sub_ln1192_1_fu_711_p2;
wire   [15:0] sub_ln1192_fu_687_p2;
wire   [15:0] add_ln1192_4_fu_717_p2;
wire   [15:0] ret_V_30_fu_723_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1192_8_fu_740_p2;
wire   [15:0] rhs_V_1_fu_745_p3;
wire   [15:0] sub_ln1192_2_fu_752_p2;
wire   [15:0] ret_V_32_fu_758_p2;
(* use_dsp48 = "no" *) wire   [15:0] ret_V_34_fu_778_p2;
wire   [30:0] r_V_29_fu_794_p2;
wire  signed [14:0] sext_ln1118_32_fu_820_p1;
wire  signed [14:0] sext_ln1118_10_fu_775_p1;
wire   [14:0] r_V_32_fu_824_p2;
wire   [9:0] trunc_ln708_11_fu_830_p4;
wire   [30:0] r_V_35_fu_845_p2;
wire  signed [20:0] grp_fu_1564_p3;
wire   [12:0] shl_ln1118_6_fu_888_p3;
wire  signed [13:0] sext_ln1118_12_fu_895_p1;
wire  signed [13:0] sext_ln1118_9_fu_885_p1;
wire  signed [6:0] sext_ln1118_13_fu_905_p0;
wire  signed [6:0] tmp_1_fu_909_p1;
wire   [8:0] tmp_1_fu_909_p3;
wire  signed [9:0] sext_ln1118_14_fu_917_p1;
wire  signed [9:0] sext_ln1118_13_fu_905_p1;
wire   [9:0] r_V_24_fu_921_p2;
wire   [13:0] r_V_23_fu_899_p2;
wire  signed [13:0] sext_ln1118_15_fu_927_p1;
wire  signed [7:0] sext_ln703_1_fu_949_p1;
wire  signed [7:0] ret_V_10_fu_952_p2;
wire   [9:0] tmp_s_fu_965_p3;
wire  signed [10:0] sext_ln1118_4_fu_962_p1;
wire  signed [10:0] sext_ln1118_5_fu_972_p1;
wire   [10:0] r_V_21_fu_976_p2;
wire  signed [11:0] rhs_V_6_fu_943_p1;
wire  signed [11:0] sext_ln1118_6_fu_982_p1;
wire   [11:0] add_ln1192_13_fu_986_p2;
wire   [13:0] shl_ln1118_4_fu_998_p3;
wire  signed [14:0] sext_ln1118_7_fu_1005_p1;
wire  signed [14:0] shl_ln1118_5_fu_1018_p3;
wire   [14:0] r_V_22_fu_1009_p2;
wire  signed [24:0] lhs_V_4_fu_1032_p3;
wire   [14:0] shl_ln1118_8_fu_1044_p3;
wire  signed [15:0] sext_ln1118_16_fu_1051_p1;
wire   [15:0] r_V_25_fu_1055_p2;
wire  signed [25:0] grp_fu_1594_p4;
wire   [25:0] rhs_V_2_fu_1060_p3;
wire   [10:0] tmp_2_fu_1079_p3;
wire  signed [11:0] sext_ln1118_18_fu_1076_p1;
wire  signed [11:0] sext_ln1118_19_fu_1086_p1;
wire   [11:0] r_V_26_fu_1090_p2;
wire   [21:0] tmp_fu_1096_p3;
(* use_dsp48 = "no" *) wire   [25:0] add_ln1192_17_fu_1068_p2;
wire  signed [25:0] rhs_V_3_fu_1104_p1;
wire  signed [6:0] sext_ln1118_25_fu_1114_p0;
wire  signed [6:0] tmp_3_fu_1118_p1;
wire   [10:0] tmp_3_fu_1118_p3;
wire  signed [11:0] sext_ln1118_25_fu_1114_p1;
wire  signed [11:0] sext_ln1118_26_fu_1126_p1;
wire   [11:0] r_V_30_fu_1130_p2;
wire   [21:0] tmp_10_fu_1136_p3;
wire   [25:0] add_ln1192_18_fu_1108_p2;
wire  signed [25:0] rhs_V_4_fu_1144_p1;
wire   [25:0] add_ln1192_19_fu_1148_p2;
wire   [25:0] ret_V_36_fu_1154_p2;
wire   [8:0] tmp_4_fu_1173_p3;
wire   [8:0] tmp_5_fu_1187_p3;
wire  signed [9:0] sext_ln1192_12_fu_1194_p1;
wire  signed [9:0] sext_ln1118_28_fu_1180_p1;
wire   [9:0] add_ln1192_22_fu_1198_p2;
wire  signed [7:0] sext_ln1118_27_fu_1170_p1;
wire   [7:0] add_ln1192_23_fu_1208_p2;
wire  signed [8:0] sext_ln1118_30_fu_1184_p1;
wire  signed [8:0] sext_ln1192_16_fu_1214_p1;
wire   [8:0] add_ln1192_24_fu_1218_p2;
wire  signed [10:0] sext_ln1192_13_fu_1204_p1;
wire  signed [10:0] sext_ln1192_17_fu_1224_p1;
wire  signed [11:0] lhs_V_5_fu_1234_p1;
wire   [11:0] ret_V_38_fu_1237_p2;
wire  signed [16:0] lhs_V_6_fu_1243_p3;
wire   [11:0] tmp_6_fu_1255_p3;
wire  signed [17:0] grp_fu_1605_p3;
wire  signed [17:0] sext_ln1192_19_fu_1262_p1;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_40_fu_1266_p2;
wire  signed [7:0] sext_ln703_7_fu_1277_p1;
wire  signed [7:0] sext_ln703_8_fu_1281_p1;
wire   [23:0] shl_ln1193_fu_1290_p2;
wire   [23:0] sub_ln1193_1_fu_1295_p2;
(* use_dsp48 = "no" *) wire   [23:0] add_ln1193_fu_1301_p2;
wire  signed [23:0] ret_V_1_fu_1306_p2;
wire  signed [11:0] sext_ln1192_2_fu_1322_p1;
wire  signed [11:0] sext_ln1192_1_fu_1319_p1;
wire   [11:0] ret_V_29_fu_1326_p2;
wire  signed [25:0] grp_fu_1626_p3;
wire  signed [7:0] sext_ln1253_fu_1359_p1;
wire  signed [6:0] r_V_34_fu_1371_p0;
wire  signed [13:0] sext_ln1116_2_fu_1368_p1;
wire  signed [6:0] r_V_34_fu_1371_p1;
wire  signed [13:0] r_V_34_fu_1371_p2;
wire   [7:0] r_V_33_fu_1362_p2;
wire  signed [12:0] tmp_11_fu_1381_p3;
wire  signed [8:0] sext_ln703_9_fu_1393_p1;
wire  signed [8:0] ret_V_25_fu_1396_p2;
wire  signed [11:0] mul_ln700_1_fu_1409_p0;
wire   [31:0] tmp_7_fu_1414_p3;
wire   [35:0] mul_ln700_1_fu_1409_p2;
wire  signed [35:0] rhs_V_fu_1421_p1;
wire   [35:0] ret_V_31_fu_1425_p2;
wire  signed [6:0] mul_ln1192_3_fu_1448_p0;
wire  signed [27:0] mul_ln1192_3_fu_1448_p1;
wire   [30:0] mul_ln1192_3_fu_1448_p2;
wire   [30:0] ret_V_33_fu_1454_p2;
wire  signed [25:0] grp_fu_1643_p3;
wire  signed [10:0] mul_ln700_2_fu_1487_p0;
wire  signed [20:0] sext_ln1118_29_fu_472_p1;
wire  signed [10:0] mul_ln700_2_fu_1487_p1;
wire  signed [10:0] mul_ln700_4_fu_1493_p0;
wire  signed [15:0] sext_ln703_2_fu_468_p1;
wire   [7:0] mul_ln700_4_fu_1493_p1;
wire  signed [10:0] grp_fu_1499_p0;
wire   [5:0] grp_fu_1499_p1;
wire   [11:0] grp_fu_1499_p2;
wire  signed [10:0] grp_fu_1507_p0;
wire  signed [15:0] sext_ln728_fu_476_p1;
wire  signed [5:0] grp_fu_1507_p1;
wire  signed [10:0] mul_ln1192_9_fu_1516_p0;
wire  signed [10:0] mul_ln1192_9_fu_1516_p1;
wire  signed [16:0] mul_ln1118_fu_1522_p0;
wire  signed [30:0] sext_ln1118_24_fu_598_p1;
wire  signed [16:0] mul_ln1118_fu_1522_p1;
wire   [7:0] grp_fu_1528_p1;
wire   [20:0] grp_fu_1528_p2;
wire  signed [10:0] mul_ln728_fu_1536_p0;
wire   [8:0] mul_ln728_fu_1536_p1;
wire  signed [15:0] mul_ln1118_4_fu_1543_p0;
wire  signed [30:0] sext_ln1118_34_fu_654_p1;
wire  signed [15:0] mul_ln1118_4_fu_1543_p1;
wire  signed [10:0] grp_fu_1549_p0;
wire  signed [10:0] grp_fu_1549_p1;
wire  signed [10:0] grp_fu_1549_p2;
wire  signed [10:0] mul_ln1192_fu_1558_p0;
wire  signed [20:0] sext_ln1118_fu_666_p1;
wire  signed [10:0] mul_ln1192_fu_1558_p1;
wire   [20:0] grp_fu_1564_p2;
wire  signed [5:0] grp_fu_1572_p1;
wire  signed [6:0] grp_fu_1578_p0;
wire  signed [13:0] sext_ln1116_fu_940_p1;
wire  signed [6:0] grp_fu_1578_p1;
wire  signed [8:0] grp_fu_1578_p2;
wire  signed [6:0] grp_fu_1586_p1;
wire  signed [6:0] grp_fu_1605_p0;
wire  signed [13:0] sext_ln1118_17_fu_1073_p1;
wire  signed [6:0] grp_fu_1605_p1;
wire  signed [20:0] grp_fu_1626_p2;
wire  signed [20:0] grp_fu_1643_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 x_V_preg = 176'd0;
#0 x_V_ap_vld_preg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start_reg = 1'b0;
#0 grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start_reg = 1'b0;
end

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_ce),
    .input_V(trunc_ln_reg_1724),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_ce),
    .input_V(p_Val2_s_reg_1652_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_ce),
    .input_V(p_Val2_1_reg_1673_pp0_iter1_reg),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_ce),
    .input_V(trunc_ln708_s_reg_1745),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_ce),
    .input_V(trunc_ln708_14_reg_1755),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_ce),
    .input_V(trunc_ln708_8_reg_1765),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_ce),
    .input_V(trunc_ln708_13_reg_1770),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_ce),
    .input_V(trunc_ln708_1_reg_1775),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_return)
);

sin_lut_ap_fixed_11_6_5_3_0_s grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start),
    .ap_done(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_done),
    .ap_idle(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_idle),
    .ap_ready(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_ready),
    .ap_ce(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_ce),
    .input_V(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_input_V),
    .ap_return(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_return)
);

myproject_mul_mul_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_11s_11s_21_1_1_U11(
    .din0(mul_ln700_2_fu_1487_p0),
    .din1(mul_ln700_2_fu_1487_p1),
    .dout(mul_ln700_2_fu_1487_p2)
);

myproject_mul_mul_11s_8ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_8ns_16_1_1_U12(
    .din0(mul_ln700_4_fu_1493_p0),
    .din1(mul_ln700_4_fu_1493_p1),
    .dout(mul_ln700_4_fu_1493_p2)
);

myproject_mac_muladd_11s_6ns_12ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_11s_6ns_12ns_16_1_1_U13(
    .din0(grp_fu_1499_p0),
    .din1(grp_fu_1499_p1),
    .din2(grp_fu_1499_p2),
    .dout(grp_fu_1499_p3)
);

myproject_mac_muladd_11s_6s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_11s_6s_16ns_16_1_1_U14(
    .din0(grp_fu_1507_p0),
    .din1(grp_fu_1507_p1),
    .din2(lhs_V_1_fu_479_p3),
    .dout(grp_fu_1507_p3)
);

myproject_mul_mul_11s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_11s_16_1_1_U15(
    .din0(mul_ln1192_9_fu_1516_p0),
    .din1(mul_ln1192_9_fu_1516_p1),
    .dout(mul_ln1192_9_fu_1516_p2)
);

myproject_mul_mul_17s_17s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 17 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_17s_17s_31_1_1_U16(
    .din0(mul_ln1118_fu_1522_p0),
    .din1(mul_ln1118_fu_1522_p1),
    .dout(mul_ln1118_fu_1522_p2)
);

myproject_mac_muladd_21s_8ns_21ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_21s_8ns_21ns_21_1_1_U17(
    .din0(mul_ln700_2_reg_1709),
    .din1(grp_fu_1528_p1),
    .din2(grp_fu_1528_p2),
    .dout(grp_fu_1528_p3)
);

myproject_mul_mul_11s_9ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_9ns_16_1_1_U18(
    .din0(mul_ln728_fu_1536_p0),
    .din1(mul_ln728_fu_1536_p1),
    .dout(mul_ln728_fu_1536_p2)
);

myproject_mul_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
myproject_mul_mul_16s_16s_31_1_1_U19(
    .din0(mul_ln1118_4_fu_1543_p0),
    .din1(mul_ln1118_4_fu_1543_p1),
    .dout(mul_ln1118_4_fu_1543_p2)
);

myproject_mac_muladd_11s_11s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mac_muladd_11s_11s_11s_16_1_1_U20(
    .din0(grp_fu_1549_p0),
    .din1(grp_fu_1549_p1),
    .din2(grp_fu_1549_p2),
    .dout(grp_fu_1549_p3)
);

myproject_mul_mul_11s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_11s_11s_21_1_1_U21(
    .din0(mul_ln1192_fu_1558_p0),
    .din1(mul_ln1192_fu_1558_p1),
    .dout(mul_ln1192_fu_1558_p2)
);

myproject_mac_muladd_11s_21s_21ns_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 21 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
myproject_mac_muladd_11s_21s_21ns_21_1_1_U22(
    .din0(p_Val2_s_reg_1652_pp0_iter2_reg),
    .din1(mul_ln1192_reg_1760),
    .din2(grp_fu_1564_p2),
    .dout(grp_fu_1564_p3)
);

myproject_am_addmul_11s_6s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_11s_6s_24_1_1_U23(
    .din0(p_Val2_s_reg_1652_pp0_iter5_reg),
    .din1(grp_fu_1572_p1),
    .dout(grp_fu_1572_p2)
);

myproject_mac_muladd_7s_7s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_7s_7s_9s_14_1_1_U24(
    .din0(grp_fu_1578_p0),
    .din1(grp_fu_1578_p1),
    .din2(grp_fu_1578_p2),
    .dout(grp_fu_1578_p3)
);

myproject_am_addmul_7s_7s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
myproject_am_addmul_7s_7s_8s_16_1_1_U25(
    .din0(p_Val2_6_reg_1801),
    .din1(grp_fu_1586_p1),
    .din2(ret_V_10_fu_952_p2),
    .dout(grp_fu_1586_p3)
);

myproject_ama_addmulsub_11s_15s_14s_25s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .din3_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
myproject_ama_addmulsub_11s_15s_14s_25s_26_1_1_U26(
    .din0(p_Val2_3_reg_1690_pp0_iter5_reg),
    .din1(shl_ln1118_5_fu_1018_p3),
    .din2(add_ln1192_12_reg_1819),
    .din3(lhs_V_4_fu_1032_p3),
    .dout(grp_fu_1594_p4)
);

myproject_mac_muladd_7s_7s_17s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_7s_7s_17s_18_1_1_U27(
    .din0(grp_fu_1605_p0),
    .din1(grp_fu_1605_p1),
    .din2(lhs_V_6_fu_1243_p3),
    .dout(grp_fu_1605_p3)
);

myproject_mul_mul_14s_24s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_14s_24s_36_1_1_U28(
    .din0(ret_V_3_reg_1857),
    .din1(ret_V_1_fu_1306_p2),
    .dout(mul_ln700_fu_1614_p2)
);

myproject_mul_mul_12s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
myproject_mul_mul_12s_16s_29_1_1_U29(
    .din0(add_ln1192_9_reg_1867),
    .din1(r_V_3_reg_1862),
    .dout(mul_ln1192_2_fu_1620_p2)
);

myproject_mac_muladd_11s_18s_21s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_11s_18s_21s_26_1_1_U30(
    .din0(add_ln1192_25_reg_1877),
    .din1(ret_V_19_reg_1882),
    .din2(grp_fu_1626_p2),
    .dout(grp_fu_1626_p3)
);

myproject_am_addmul_14s_13s_9s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 24 ))
myproject_am_addmul_14s_13s_9s_24_1_1_U31(
    .din0(r_V_34_fu_1371_p2),
    .din1(tmp_11_fu_1381_p3),
    .din2(ret_V_25_fu_1396_p2),
    .dout(grp_fu_1635_p3)
);

myproject_mac_muladd_7s_24s_21s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 26 ))
myproject_mac_muladd_7s_24s_21s_26_1_1_U32(
    .din0(p_0_reg_1917),
    .din1(mul_ln1192_7_reg_1912),
    .din2(grp_fu_1643_p2),
    .dout(grp_fu_1643_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start_reg <= 1'b1;
        end else if ((grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_ready == 1'b1)) begin
            grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 176'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_12_reg_1819 <= add_ln1192_12_fu_931_p2;
        add_ln1192_25_reg_1877 <= add_ln1192_25_fu_1228_p2;
        add_ln1192_9_reg_1867 <= add_ln1192_9_fu_992_p2;
        add_ln1192_reg_1897 <= add_ln1192_fu_1332_p2;
        mul_ln1192_2_reg_1902 <= mul_ln1192_2_fu_1620_p2;
        mul_ln1192_reg_1760 <= mul_ln1192_fu_1558_p2;
        mul_ln700_reg_1892 <= mul_ln700_fu_1614_p2;
        p_0_reg_1917 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_return;
        p_1_reg_1830 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_return;
        p_2_reg_1786 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_return;
        p_2_reg_1786_pp0_iter5_reg <= p_2_reg_1786;
        p_2_reg_1786_pp0_iter6_reg <= p_2_reg_1786_pp0_iter5_reg;
        p_5_reg_1780 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_return;
        p_5_reg_1780_pp0_iter5_reg <= p_5_reg_1780;
        p_6_reg_1811 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_return;
        p_6_reg_1811_pp0_iter6_reg <= p_6_reg_1811;
        p_6_reg_1811_pp0_iter7_reg <= p_6_reg_1811_pp0_iter6_reg;
        p_9_reg_1824 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_return;
        p_Val2_1_reg_1673_pp0_iter2_reg <= p_Val2_1_reg_1673_pp0_iter1_reg;
        p_Val2_1_reg_1673_pp0_iter3_reg <= p_Val2_1_reg_1673_pp0_iter2_reg;
        p_Val2_1_reg_1673_pp0_iter4_reg <= p_Val2_1_reg_1673_pp0_iter3_reg;
        p_Val2_1_reg_1673_pp0_iter5_reg <= p_Val2_1_reg_1673_pp0_iter4_reg;
        p_Val2_2_reg_1684_pp0_iter2_reg <= p_Val2_2_reg_1684_pp0_iter1_reg;
        p_Val2_2_reg_1684_pp0_iter3_reg <= p_Val2_2_reg_1684_pp0_iter2_reg;
        p_Val2_2_reg_1684_pp0_iter4_reg <= p_Val2_2_reg_1684_pp0_iter3_reg;
        p_Val2_2_reg_1684_pp0_iter5_reg <= p_Val2_2_reg_1684_pp0_iter4_reg;
        p_Val2_2_reg_1684_pp0_iter6_reg <= p_Val2_2_reg_1684_pp0_iter5_reg;
        p_Val2_3_reg_1690_pp0_iter2_reg <= p_Val2_3_reg_1690_pp0_iter1_reg;
        p_Val2_3_reg_1690_pp0_iter3_reg <= p_Val2_3_reg_1690_pp0_iter2_reg;
        p_Val2_3_reg_1690_pp0_iter4_reg <= p_Val2_3_reg_1690_pp0_iter3_reg;
        p_Val2_3_reg_1690_pp0_iter5_reg <= p_Val2_3_reg_1690_pp0_iter4_reg;
        p_Val2_5_reg_1796 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_return;
        p_Val2_5_reg_1796_pp0_iter6_reg <= p_Val2_5_reg_1796;
        p_Val2_5_reg_1796_pp0_iter7_reg <= p_Val2_5_reg_1796_pp0_iter6_reg;
        p_Val2_6_reg_1801 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_return;
        p_Val2_7_reg_1846 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_return;
        p_Val2_8_reg_1836 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_return;
        p_Val2_9_reg_1841 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_return;
        p_Val2_9_reg_1841_pp0_iter6_reg <= p_Val2_9_reg_1841;
        p_Val2_s_26_reg_1806 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_return;
        p_Val2_s_reg_1652_pp0_iter2_reg <= p_Val2_s_reg_1652_pp0_iter1_reg;
        p_Val2_s_reg_1652_pp0_iter3_reg <= p_Val2_s_reg_1652_pp0_iter2_reg;
        p_Val2_s_reg_1652_pp0_iter4_reg <= p_Val2_s_reg_1652_pp0_iter3_reg;
        p_Val2_s_reg_1652_pp0_iter5_reg <= p_Val2_s_reg_1652_pp0_iter4_reg;
        p_s_reg_1791 <= grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_return;
        ret_V_19_reg_1882 <= ret_V_19_fu_1271_p2;
        ret_V_43_reg_1887 <= ret_V_43_fu_1284_p2;
        sext_ln1118_2_reg_1729_pp0_iter2_reg <= sext_ln1118_2_reg_1729;
        sext_ln1118_2_reg_1729_pp0_iter3_reg <= sext_ln1118_2_reg_1729_pp0_iter2_reg;
        sext_ln1118_2_reg_1729_pp0_iter4_reg <= sext_ln1118_2_reg_1729_pp0_iter3_reg;
        sext_ln1118_2_reg_1729_pp0_iter5_reg <= sext_ln1118_2_reg_1729_pp0_iter4_reg;
        trunc_ln708_10_reg_1907 <= {{grp_fu_1626_p3[25:15]}};
        trunc_ln708_13_reg_1770 <= {{r_V_35_fu_845_p2[30:20]}};
        trunc_ln708_1_reg_1775 <= {{grp_fu_1564_p3[20:10]}};
        trunc_ln708_8_reg_1765 <= {{r_V_29_fu_794_p2[30:20]}};
        trunc_ln708_9_reg_1872 <= {{ret_V_36_fu_1154_p2[25:15]}};
        trunc_ln708_9_reg_1872_pp0_iter7_reg <= trunc_ln708_9_reg_1872;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_4_reg_1750 <= mul_ln1118_4_fu_1543_p2;
        mul_ln1118_reg_1740 <= mul_ln1118_fu_1522_p2;
        mul_ln1192_9_reg_1734 <= mul_ln1192_9_fu_1516_p2;
        mul_ln700_2_reg_1709 <= mul_ln700_2_fu_1487_p2;
        mul_ln700_4_reg_1714 <= mul_ln700_4_fu_1493_p2;
        p_Val2_11_reg_1663 <= {{x_V_in_sig[43:33]}};
        p_Val2_11_reg_1663_pp0_iter1_reg <= p_Val2_11_reg_1663;
        p_Val2_1_reg_1673 <= {{x_V_in_sig[164:154]}};
        p_Val2_1_reg_1673_pp0_iter1_reg <= p_Val2_1_reg_1673;
        p_Val2_2_reg_1684 <= {{x_V_in_sig[54:44]}};
        p_Val2_2_reg_1684_pp0_iter1_reg <= p_Val2_2_reg_1684;
        p_Val2_3_reg_1690 <= {{x_V_in_sig[175:165]}};
        p_Val2_3_reg_1690_pp0_iter1_reg <= p_Val2_3_reg_1690;
        p_Val2_s_reg_1652 <= {{x_V_in_sig[32:22]}};
        p_Val2_s_reg_1652_pp0_iter1_reg <= p_Val2_s_reg_1652;
        sext_ln1118_2_reg_1729 <= sext_ln1118_2_fu_495_p1;
        tmp_9_reg_1704 <= {{x_V_in_sig[42:33]}};
        trunc_ln708_14_reg_1755 <= {{grp_fu_1549_p3[15:5]}};
        trunc_ln708_s_reg_1745 <= {{ret_V_37_fu_616_p2[20:10]}};
        trunc_ln_reg_1724 <= {{grp_fu_1507_p3[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        mul_ln1192_7_reg_1912 <= grp_fu_1635_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        r_V_1_reg_1851 <= grp_fu_1572_p2;
        r_V_3_reg_1862 <= grp_fu_1586_p3;
        ret_V_3_reg_1857 <= grp_fu_1578_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_22_reg_1719 <= grp_fu_1499_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp33) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp66) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp81) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp89) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp97) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp98) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp100) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp109) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp122) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp131) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp147) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_12_fu_931_p2 = ($signed(r_V_23_fu_899_p2) + $signed(sext_ln1118_15_fu_927_p1));

assign add_ln1192_13_fu_986_p2 = ($signed(rhs_V_6_fu_943_p1) + $signed(12'd4000));

assign add_ln1192_15_fu_592_p2 = (ret_V_35_fu_586_p2 + 17'd1024);

assign add_ln1192_17_fu_1068_p2 = ($signed(grp_fu_1594_p4) + $signed(rhs_V_2_fu_1060_p3));

assign add_ln1192_18_fu_1108_p2 = ($signed(add_ln1192_17_fu_1068_p2) + $signed(rhs_V_3_fu_1104_p1));

assign add_ln1192_19_fu_1148_p2 = ($signed(add_ln1192_18_fu_1108_p2) + $signed(rhs_V_4_fu_1144_p1));

assign add_ln1192_22_fu_1198_p2 = ($signed(sext_ln1192_12_fu_1194_p1) + $signed(sext_ln1118_28_fu_1180_p1));

assign add_ln1192_23_fu_1208_p2 = ($signed(sext_ln1118_27_fu_1170_p1) + $signed(8'd224));

assign add_ln1192_24_fu_1218_p2 = ($signed(sext_ln1118_30_fu_1184_p1) + $signed(sext_ln1192_16_fu_1214_p1));

assign add_ln1192_25_fu_1228_p2 = ($signed(sext_ln1192_13_fu_1204_p1) + $signed(sext_ln1192_17_fu_1224_p1));

assign add_ln1192_28_fu_637_p2 = (lhs_V_1_fu_479_p3 + add_ln1192_32_fu_631_p2);

assign add_ln1192_32_fu_631_p2 = ($signed(r_V_s_fu_498_p3) + $signed(16'd63776));

assign add_ln1192_4_fu_717_p2 = (sub_ln1192_1_fu_711_p2 + sub_ln1192_fu_687_p2);

assign add_ln1192_7_fu_505_p2 = ($signed(r_V_s_fu_498_p3) + $signed(16'd65312));

assign add_ln1192_8_fu_740_p2 = ($signed(mul_ln1192_9_reg_1734) + $signed(lhs_V_3_fu_669_p3));

assign add_ln1192_9_fu_992_p2 = ($signed(sext_ln1118_6_fu_982_p1) + $signed(add_ln1192_13_fu_986_p2));

assign add_ln1192_fu_1332_p2 = (ret_V_29_fu_1326_p2 + 12'd125);

assign add_ln1193_fu_1301_p2 = ($signed(r_V_1_reg_1851) + $signed(sub_ln1193_1_fu_1295_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp100 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp105 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp109 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp122 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp131 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp147 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp33 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp60 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp66 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp80 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp81 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp87 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp89 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp93 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp97 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp98 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call100 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call120 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call165 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call177 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call191 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call210 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call225 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call231 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call244 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call248 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call259 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call27 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call43 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call69 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call88 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call191 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call259 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call191 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call259 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call191 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call259 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call191 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call259 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call191 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call259 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call191 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call259 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call191 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call259 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call165 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call177 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call191 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call210 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call225 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call231 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call244 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call248 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call259 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call27 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call69 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1499_p0 = sext_ln703_2_fu_468_p1;

assign grp_fu_1499_p1 = 16'd29;

assign grp_fu_1499_p2 = 16'd1024;

assign grp_fu_1507_p0 = sext_ln728_fu_476_p1;

assign grp_fu_1507_p1 = 16'd65517;

assign grp_fu_1528_p1 = 21'd105;

assign grp_fu_1528_p2 = {{mul_ln700_4_reg_1714}, {5'd0}};

assign grp_fu_1549_p0 = sext_ln728_fu_476_p1;

assign grp_fu_1549_p1 = sext_ln728_fu_476_p1;

assign grp_fu_1549_p2 = 16'd64992;

assign grp_fu_1564_p2 = {{p_Val2_3_reg_1690_pp0_iter2_reg}, {10'd0}};

assign grp_fu_1572_p1 = 12'd4066;

assign grp_fu_1578_p0 = sext_ln1116_fu_940_p1;

assign grp_fu_1578_p1 = sext_ln1116_fu_940_p1;

assign grp_fu_1578_p2 = 14'd16224;

assign grp_fu_1586_p1 = 8'd212;

assign grp_fu_1605_p0 = sext_ln1118_17_fu_1073_p1;

assign grp_fu_1605_p1 = sext_ln1118_17_fu_1073_p1;

assign grp_fu_1626_p2 = 26'd66093056;

assign grp_fu_1643_p2 = 26'd66191360;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_255_input_V = {{add_ln1192_7_fu_505_p2[15:5]}};

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_264_input_V = {{add_ln1192_28_fu_637_p2[15:5]}};

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_273_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_282_input_V = {{ret_V_30_fu_723_p2[15:5]}};

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_291_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_300_input_V = {{ret_V_32_fu_758_p2[15:5]}};

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_309_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_input_V = {{ret_V_34_fu_778_p2[15:5]}};

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_327_input_V = ($signed(p_Val2_11_reg_1663_pp0_iter1_reg) + $signed(11'd2025));

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_336_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_345_input_V = ($signed(p_Val2_3_reg_1690_pp0_iter1_reg) + $signed(p_Val2_11_reg_1663_pp0_iter1_reg));

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_354_input_V = $signed(trunc_ln708_11_fu_830_p4);

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_363_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_ap_start_reg;

assign grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_399_input_V = ($signed(p_Val2_1_reg_1673_pp0_iter3_reg) + $signed(11'd47));

assign lhs_V_1_fu_479_p3 = {{p_Val2_1_reg_1673}, {5'd0}};

assign lhs_V_3_fu_669_p3 = {{p_Val2_3_reg_1690_pp0_iter1_reg}, {5'd0}};

assign lhs_V_4_fu_1032_p3 = {{r_V_22_fu_1009_p2}, {10'd0}};

assign lhs_V_5_fu_1234_p1 = p_Val2_1_reg_1673_pp0_iter5_reg;

assign lhs_V_6_fu_1243_p3 = {{ret_V_38_fu_1237_p2}, {5'd0}};

assign mul_ln1118_4_fu_1543_p0 = sext_ln1118_34_fu_654_p1;

assign mul_ln1118_4_fu_1543_p1 = sext_ln1118_34_fu_654_p1;

assign mul_ln1118_fu_1522_p0 = sext_ln1118_24_fu_598_p1;

assign mul_ln1118_fu_1522_p1 = sext_ln1118_24_fu_598_p1;

assign mul_ln1192_3_fu_1448_p0 = p_6_reg_1811_pp0_iter7_reg;

assign mul_ln1192_3_fu_1448_p1 = mul_ln1192_2_reg_1902;

assign mul_ln1192_3_fu_1448_p2 = ($signed(mul_ln1192_3_fu_1448_p0) * $signed(mul_ln1192_3_fu_1448_p1));

assign mul_ln1192_9_fu_1516_p0 = sext_ln1118_2_fu_495_p1;

assign mul_ln1192_9_fu_1516_p1 = sext_ln1118_2_fu_495_p1;

assign mul_ln1192_fu_1558_p0 = sext_ln1118_fu_666_p1;

assign mul_ln1192_fu_1558_p1 = sext_ln1118_fu_666_p1;

assign mul_ln700_1_fu_1409_p0 = add_ln1192_reg_1897;

assign mul_ln700_1_fu_1409_p2 = ($signed(mul_ln700_1_fu_1409_p0) * $signed(mul_ln700_reg_1892));

assign mul_ln700_2_fu_1487_p0 = sext_ln1118_29_fu_472_p1;

assign mul_ln700_2_fu_1487_p1 = sext_ln1118_29_fu_472_p1;

assign mul_ln700_4_fu_1493_p0 = sext_ln703_2_fu_468_p1;

assign mul_ln700_4_fu_1493_p1 = 16'd105;

assign mul_ln728_fu_1536_p0 = sext_ln728_fu_476_p1;

assign mul_ln728_fu_1536_p1 = 16'd210;

assign p_Val2_1_fu_428_p4 = {{x_V_in_sig[164:154]}};

assign r_V_21_fu_976_p2 = ($signed(sext_ln1118_4_fu_962_p1) + $signed(sext_ln1118_5_fu_972_p1));

assign r_V_22_fu_1009_p2 = ($signed(15'd0) - $signed(sext_ln1118_7_fu_1005_p1));

assign r_V_23_fu_899_p2 = ($signed(sext_ln1118_12_fu_895_p1) - $signed(sext_ln1118_9_fu_885_p1));

assign r_V_24_fu_921_p2 = ($signed(sext_ln1118_14_fu_917_p1) - $signed(sext_ln1118_13_fu_905_p1));

assign r_V_25_fu_1055_p2 = ($signed(sext_ln1118_2_reg_1729_pp0_iter5_reg) + $signed(sext_ln1118_16_fu_1051_p1));

assign r_V_26_fu_1090_p2 = ($signed(sext_ln1118_18_fu_1076_p1) + $signed(sext_ln1118_19_fu_1086_p1));

assign r_V_27_fu_544_p2 = ($signed(sext_ln1118_20_fu_529_p1) + $signed(sext_ln1118_21_fu_540_p1));

assign r_V_28_fu_572_p2 = ($signed(sext_ln1118_22_fu_557_p1) + $signed(sext_ln1118_23_fu_568_p1));

assign r_V_29_fu_794_p2 = ($signed(mul_ln1118_reg_1740) * $signed('h4E));

assign r_V_30_fu_1130_p2 = ($signed(sext_ln1118_25_fu_1114_p1) + $signed(sext_ln1118_26_fu_1126_p1));

assign r_V_32_fu_824_p2 = ($signed(sext_ln1118_32_fu_820_p1) - $signed(sext_ln1118_10_fu_775_p1));

assign r_V_33_fu_1362_p2 = ($signed(8'd0) - $signed(sext_ln1253_fu_1359_p1));

assign r_V_34_fu_1371_p0 = sext_ln1116_2_fu_1368_p1;

assign r_V_34_fu_1371_p1 = sext_ln1116_2_fu_1368_p1;

assign r_V_34_fu_1371_p2 = ($signed(r_V_34_fu_1371_p0) * $signed(r_V_34_fu_1371_p1));

assign r_V_35_fu_845_p2 = ($signed(mul_ln1118_4_reg_1750) * $signed('h92));

assign r_V_s_fu_498_p3 = {{tmp_9_reg_1704}, {6'd0}};

assign ret_V_10_fu_952_p2 = ($signed(sext_ln703_1_fu_949_p1) + $signed(8'd226));

assign ret_V_19_fu_1271_p2 = ($signed(ret_V_40_fu_1266_p2) + $signed(18'd258336));

assign ret_V_1_fu_1306_p2 = (add_ln1193_fu_1301_p2 + 24'd13312);

assign ret_V_25_fu_1396_p2 = ($signed(sext_ln703_9_fu_1393_p1) + $signed(9'd7));

assign ret_V_29_fu_1326_p2 = ($signed(sext_ln1192_2_fu_1322_p1) - $signed(sext_ln1192_1_fu_1319_p1));

assign ret_V_30_fu_723_p2 = (add_ln1192_4_fu_717_p2 + 16'd768);

assign ret_V_31_fu_1425_p2 = ($signed(mul_ln700_1_fu_1409_p2) - $signed(rhs_V_fu_1421_p1));

assign ret_V_32_fu_758_p2 = ($signed(sub_ln1192_2_fu_752_p2) + $signed(16'd63936));

assign ret_V_33_fu_1454_p2 = ($signed(mul_ln1192_3_fu_1448_p2) + $signed(31'd2118123520));

assign ret_V_34_fu_778_p2 = ($signed(mul_ln1192_9_reg_1734) + $signed(16'd64384));

assign ret_V_35_fu_586_p2 = ($signed(sext_ln703_3_fu_578_p1) - $signed(sext_ln703_4_fu_582_p1));

assign ret_V_36_fu_1154_p2 = ($signed(add_ln1192_19_fu_1148_p2) + $signed(26'd66420736));

assign ret_V_37_fu_616_p2 = ($signed(grp_fu_1528_p3) + $signed(rhs_V_5_fu_609_p3));

assign ret_V_38_fu_1237_p2 = ($signed(lhs_V_5_fu_1234_p1) + $signed(rhs_V_6_fu_943_p1));

assign ret_V_40_fu_1266_p2 = ($signed(grp_fu_1605_p3) + $signed(sext_ln1192_19_fu_1262_p1));

assign ret_V_43_fu_1284_p2 = ($signed(sext_ln703_7_fu_1277_p1) - $signed(sext_ln703_8_fu_1281_p1));

assign rhs_V_1_fu_745_p3 = {{p_Val2_11_reg_1663_pp0_iter1_reg}, {5'd0}};

assign rhs_V_2_fu_1060_p3 = {{r_V_25_fu_1055_p2}, {10'd0}};

assign rhs_V_3_fu_1104_p1 = $signed(tmp_fu_1096_p3);

assign rhs_V_4_fu_1144_p1 = $signed(tmp_10_fu_1136_p3);

assign rhs_V_5_fu_609_p3 = {{mul_ln728_fu_1536_p2}, {5'd0}};

assign rhs_V_6_fu_943_p1 = p_Val2_3_reg_1690_pp0_iter5_reg;

assign rhs_V_fu_1421_p1 = $signed(tmp_7_fu_1414_p3);

assign sext_ln1116_2_fu_1368_p1 = $signed(p_2_reg_1786_pp0_iter6_reg);

assign sext_ln1116_fu_940_p1 = $signed(p_s_reg_1791);

assign sext_ln1118_10_fu_775_p1 = p_Val2_3_reg_1690_pp0_iter1_reg;

assign sext_ln1118_12_fu_895_p1 = $signed(shl_ln1118_6_fu_888_p3);

assign sext_ln1118_13_fu_905_p0 = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_return;

assign sext_ln1118_13_fu_905_p1 = sext_ln1118_13_fu_905_p0;

assign sext_ln1118_14_fu_917_p1 = $signed(tmp_1_fu_909_p3);

assign sext_ln1118_15_fu_927_p1 = $signed(r_V_24_fu_921_p2);

assign sext_ln1118_16_fu_1051_p1 = $signed(shl_ln1118_8_fu_1044_p3);

assign sext_ln1118_17_fu_1073_p1 = p_6_reg_1811;

assign sext_ln1118_18_fu_1076_p1 = p_6_reg_1811;

assign sext_ln1118_19_fu_1086_p1 = $signed(tmp_2_fu_1079_p3);

assign sext_ln1118_20_fu_529_p1 = $signed(shl_ln1118_s_fu_522_p3);

assign sext_ln1118_21_fu_540_p1 = $signed(shl_ln1118_7_fu_533_p3);

assign sext_ln1118_22_fu_557_p1 = $signed(shl_ln1118_9_fu_550_p3);

assign sext_ln1118_23_fu_568_p1 = $signed(shl_ln1118_10_fu_561_p3);

assign sext_ln1118_24_fu_598_p1 = $signed(add_ln1192_15_fu_592_p2);

assign sext_ln1118_25_fu_1114_p0 = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_return;

assign sext_ln1118_25_fu_1114_p1 = sext_ln1118_25_fu_1114_p0;

assign sext_ln1118_26_fu_1126_p1 = $signed(tmp_3_fu_1118_p3);

assign sext_ln1118_27_fu_1170_p1 = p_9_reg_1824;

assign sext_ln1118_28_fu_1180_p1 = $signed(tmp_4_fu_1173_p3);

assign sext_ln1118_29_fu_472_p1 = p_Val2_1_fu_428_p4;

assign sext_ln1118_2_fu_495_p1 = p_Val2_s_reg_1652;

assign sext_ln1118_30_fu_1184_p1 = p_1_reg_1830;

assign sext_ln1118_32_fu_820_p1 = shl_ln1118_1_fu_676_p3;

assign sext_ln1118_34_fu_654_p1 = ret_V_22_reg_1719;

assign sext_ln1118_4_fu_962_p1 = p_5_reg_1780_pp0_iter5_reg;

assign sext_ln1118_5_fu_972_p1 = $signed(tmp_s_fu_965_p3);

assign sext_ln1118_6_fu_982_p1 = $signed(r_V_21_fu_976_p2);

assign sext_ln1118_7_fu_1005_p1 = $signed(shl_ln1118_4_fu_998_p3);

assign sext_ln1118_9_fu_885_p1 = p_Val2_3_reg_1690_pp0_iter4_reg;

assign sext_ln1118_fu_666_p1 = p_Val2_2_reg_1684_pp0_iter1_reg;

assign sext_ln1192_12_fu_1194_p1 = $signed(tmp_5_fu_1187_p3);

assign sext_ln1192_13_fu_1204_p1 = $signed(add_ln1192_22_fu_1198_p2);

assign sext_ln1192_16_fu_1214_p1 = $signed(add_ln1192_23_fu_1208_p2);

assign sext_ln1192_17_fu_1224_p1 = $signed(add_ln1192_24_fu_1218_p2);

assign sext_ln1192_19_fu_1262_p1 = $signed(tmp_6_fu_1255_p3);

assign sext_ln1192_1_fu_1319_p1 = p_Val2_2_reg_1684_pp0_iter6_reg;

assign sext_ln1192_2_fu_1322_p1 = $signed(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_390_ap_return);

assign sext_ln1192_3_fu_683_p1 = shl_ln1118_1_fu_676_p3;

assign sext_ln1192_4_fu_707_p1 = $signed(shl_ln1118_3_fu_700_p3);

assign sext_ln1253_fu_1359_p1 = $signed(p_Val2_9_reg_1841_pp0_iter6_reg);

assign sext_ln703_1_fu_949_p1 = $signed(p_Val2_s_26_reg_1806);

assign sext_ln703_2_fu_468_p1 = p_Val2_1_fu_428_p4;

assign sext_ln703_3_fu_578_p1 = $signed(r_V_27_fu_544_p2);

assign sext_ln703_4_fu_582_p1 = $signed(r_V_28_fu_572_p2);

assign sext_ln703_7_fu_1277_p1 = $signed(grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_381_ap_return);

assign sext_ln703_8_fu_1281_p1 = $signed(p_Val2_7_reg_1846);

assign sext_ln703_9_fu_1393_p1 = $signed(ret_V_43_reg_1887);

assign sext_ln728_fu_476_p1 = p_Val2_11_reg_1663;

assign shl_ln1118_10_fu_561_p3 = {{p_Val2_11_reg_1663}, {2'd0}};

assign shl_ln1118_1_fu_676_p3 = {{p_Val2_3_reg_1690_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_2_fu_693_p3 = {{p_Val2_s_reg_1652_pp0_iter1_reg}, {5'd0}};

assign shl_ln1118_3_fu_700_p3 = {{p_Val2_s_reg_1652_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_4_fu_998_p3 = {{p_Val2_1_reg_1673_pp0_iter5_reg}, {3'd0}};

assign shl_ln1118_5_fu_1018_p3 = {{p_Val2_3_reg_1690_pp0_iter5_reg}, {4'd0}};

assign shl_ln1118_6_fu_888_p3 = {{p_Val2_3_reg_1690_pp0_iter4_reg}, {2'd0}};

assign shl_ln1118_7_fu_533_p3 = {{p_Val2_1_reg_1673}, {2'd0}};

assign shl_ln1118_8_fu_1044_p3 = {{p_Val2_s_reg_1652_pp0_iter5_reg}, {4'd0}};

assign shl_ln1118_9_fu_550_p3 = {{p_Val2_11_reg_1663}, {4'd0}};

assign shl_ln1118_s_fu_522_p3 = {{p_Val2_1_reg_1673}, {4'd0}};

assign shl_ln1193_fu_1290_p2 = r_V_1_reg_1851 << 24'd2;

assign sub_ln1192_1_fu_711_p2 = ($signed(shl_ln1118_2_fu_693_p3) - $signed(sext_ln1192_4_fu_707_p1));

assign sub_ln1192_2_fu_752_p2 = (add_ln1192_8_fu_740_p2 - rhs_V_1_fu_745_p3);

assign sub_ln1192_fu_687_p2 = ($signed(sext_ln1192_3_fu_683_p1) - $signed(lhs_V_3_fu_669_p3));

assign sub_ln1193_1_fu_1295_p2 = (24'd0 - shl_ln1193_fu_1290_p2);

assign tmp_10_fu_1136_p3 = {{r_V_30_fu_1130_p2}, {10'd0}};

assign tmp_11_fu_1381_p3 = {{r_V_33_fu_1362_p2}, {5'd0}};

assign tmp_1_fu_909_p1 = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_318_ap_return;

assign tmp_1_fu_909_p3 = {{tmp_1_fu_909_p1}, {2'd0}};

assign tmp_2_fu_1079_p3 = {{p_6_reg_1811}, {4'd0}};

assign tmp_3_fu_1118_p1 = grp_sin_lut_ap_fixed_11_6_5_3_0_s_fu_372_ap_return;

assign tmp_3_fu_1118_p3 = {{tmp_3_fu_1118_p1}, {4'd0}};

assign tmp_4_fu_1173_p3 = {{p_9_reg_1824}, {2'd0}};

assign tmp_5_fu_1187_p3 = {{p_1_reg_1830}, {2'd0}};

assign tmp_6_fu_1255_p3 = {{p_Val2_8_reg_1836}, {5'd0}};

assign tmp_7_fu_1414_p3 = {{p_Val2_5_reg_1796_pp0_iter7_reg}, {25'd0}};

assign tmp_fu_1096_p3 = {{r_V_26_fu_1090_p2}, {10'd0}};

assign tmp_s_fu_965_p3 = {{p_5_reg_1780_pp0_iter5_reg}, {3'd0}};

assign trunc_ln708_11_fu_830_p4 = {{r_V_32_fu_824_p2[14:5]}};

assign y_0_V = {{ret_V_31_fu_1425_p2[35:25]}};

assign y_1_V = {{ret_V_33_fu_1454_p2[30:20]}};

assign y_2_V = trunc_ln708_9_reg_1872_pp0_iter7_reg;

assign y_3_V = trunc_ln708_10_reg_1907;

assign y_4_V = {{grp_fu_1643_p3[25:15]}};

endmodule //myproject
