Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/cdc_fifos/fifo_28w_16d.ip --block-symbol-file --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/cdc_fifos/fifo_28w_16d --family="Agilex 7" --part=AGIB027R29A1E2VR3
: fifo_28w_16d.fifo_0: Targeting device family: Agilex 7.
: fifo_28w_16d.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_28w_16d.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_28w_16d.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_28w_16d.fifo_0: Embedded set_false_path assignment is disabled.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/cdc_fifos/fifo_28w_16d.ip --synthesis=VERILOG --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/cdc_fifos/fifo_28w_16d --family="Agilex 7" --part=AGIB027R29A1E2VR3
: fifo_28w_16d.fifo_0: Targeting device family: Agilex 7.
: fifo_28w_16d.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_28w_16d.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_28w_16d.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_28w_16d.fifo_0: Embedded set_false_path assignment is disabled.
Info: fifo_28w_16d: "Transforming system: fifo_28w_16d"
Info: fifo_28w_16d: "Naming system components in system: fifo_28w_16d"
Info: fifo_28w_16d: "Processing generation queue"
Info: fifo_28w_16d: "Generating: fifo_28w_16d"
Info: fifo_28w_16d: "Generating: fifo_28w_16d_fifo_1930_v5zk7ni"
Info: fifo_28w_16d: Done "fifo_28w_16d" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
