#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jan 18 21:12:17 2022
# Process ID: 99743
# Current directory: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc
# Command line: vivado
# Log file: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/vivado.log
# Journal file: /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/vivado.jou
#-----------------------------------------------------------
start_gui
create_project LittleNetAcc . -part xczu3eg-sbva484-1-i
set_property board_part avnet.com:ultra96v2:part0:1.2 [current_project]
set_property platform.extensible true [current_project]
import_files -norecurse {/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_14_pw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_10_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_12_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_13_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_16_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_18_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_15_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_1_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_4_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_3_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_2_pw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_5_pw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_6_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_7_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_9_dw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_8_pw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_11_pw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_19_pw.mem /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/memories/rom_layer_17_pw.mem}
import_files -norecurse {/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/pointwise_conv2d_unit.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/sliding_window_unit.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/depthwise_conv2d_unit.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/mux_writer_unit.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/memory_prototype.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/MemoWrappers.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/ln_debug.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/shift_reg.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/weights_loading_unit.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/streamer_unit.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/utils.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/maxpool2d_unit.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/little_net_acc.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/packaged_littlenet.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sources_1/new/delay_line.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/little_net_acc_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/packaged_littlenet_axis_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/utils_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/mux_writer_unit_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/pointwise_conv2d_unit_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/maxpool2d_unit_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/shift_reg_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/streamer_unit_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/tmp.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/sliding_windows_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/loading_weights_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/CustomROM_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/depthwise_conv2d_unit_tb.sv /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc_2019_1/LittleNetAcc_2019_1.srcs/sim_1/new/tb_delay_line.sv}
update_compile_order -fileset sim_1
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name dsp_macro_0
set_property -dict [list CONFIG.instruction1 {A*B+P} CONFIG.instruction2 {A*B+C} CONFIG.instruction3 {P} CONFIG.instruction4 {C} CONFIG.pipeline_options {By_Tier} CONFIG.tier_3 {true} CONFIG.tier_4 {true} CONFIG.tier_5 {true} CONFIG.a_width {27} CONFIG.tier_6 {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {true} CONFIG.creg_4 {true} CONFIG.creg_5 {true} CONFIG.opreg_3 {true} CONFIG.opreg_4 {true} CONFIG.opreg_5 {true} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_width {48} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {48} CONFIG.p_width {48} CONFIG.has_ce {false} CONFIG.has_sclr {false}] [get_ips dsp_macro_0]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci] -no_script -reset -force -quiet
remove_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/dsp_macro_0/dsp_macro_0.xci
file delete -force /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/dsp_macro_0
file delete -force /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.gen/sources_1/ip/dsp_macro_0
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name DSP_A_mul_B_ACC
set_property -dict [list CONFIG.Component_Name {DSP_A_mul_B_ACC} CONFIG.instruction1 {A*B+P} CONFIG.instruction2 {A*B+C} CONFIG.instruction3 {P} CONFIG.instruction4 {C} CONFIG.pipeline_options {By_Tier} CONFIG.tier_3 {true} CONFIG.tier_4 {true} CONFIG.tier_5 {true} CONFIG.a_width {27} CONFIG.has_ce {true} CONFIG.has_sclr {true} CONFIG.tier_6 {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {true} CONFIG.creg_4 {true} CONFIG.creg_5 {true} CONFIG.opreg_3 {true} CONFIG.opreg_4 {true} CONFIG.opreg_5 {true} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_width {48} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {48} CONFIG.p_width {48}] [get_ips DSP_A_mul_B_ACC]
generate_target {instantiation_template} [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci]
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_ACC] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci]
launch_runs DSP_A_mul_B_ACC_synth_1 -jobs 2
wait_on_run DSP_A_mul_B_ACC_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_ACC/DSP_A_mul_B_ACC.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name DSP_A_mul_B_add_C
set_property -dict [list CONFIG.Component_Name {DSP_A_mul_B_add_C} CONFIG.pipeline_options {By_Tier} CONFIG.tier_3 {true} CONFIG.tier_4 {true} CONFIG.tier_5 {true} CONFIG.tier_6 {true} CONFIG.a_width {27} CONFIG.has_ce {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {true} CONFIG.creg_4 {true} CONFIG.creg_5 {true} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.a_binarywidth {0} CONFIG.c_width {48} CONFIG.p_full_width {48}] [get_ips DSP_A_mul_B_add_C]
generate_target {instantiation_template} [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci]
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci]
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_add_C] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci]
launch_runs DSP_A_mul_B_add_C_synth_1 -jobs 2
wait_on_run DSP_A_mul_B_add_C_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C/DSP_A_mul_B_add_C.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name DSP_A_mul_B_add_C_PCOUT
set_property -dict [list CONFIG.Component_Name {DSP_A_mul_B_add_C_PCOUT} CONFIG.pipeline_options {By_Tier} CONFIG.tier_3 {true} CONFIG.tier_4 {true} CONFIG.tier_5 {true} CONFIG.tier_6 {true} CONFIG.a_width {27} CONFIG.has_pcout {true} CONFIG.has_ce {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {true} CONFIG.creg_4 {true} CONFIG.creg_5 {true} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.a_binarywidth {0} CONFIG.c_width {48} CONFIG.p_full_width {48}] [get_ips DSP_A_mul_B_add_C_PCOUT]
generate_target {instantiation_template} [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci]
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_add_C_PCOUT] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci]
launch_runs DSP_A_mul_B_add_C_PCOUT_synth_1 -jobs 4
wait_on_run DSP_A_mul_B_add_C_PCOUT_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_C_PCOUT/DSP_A_mul_B_add_C_PCOUT.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name DSP_A_mul_B_add_PCIN
set_property -dict [list CONFIG.Component_Name {DSP_A_mul_B_add_PCIN} CONFIG.instruction1 {A*B+PCIN} CONFIG.a_width {27} CONFIG.has_ce {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_width {48} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {48} CONFIG.p_width {48}] [get_ips DSP_A_mul_B_add_PCIN]
generate_target {instantiation_template} [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci]
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci]
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_add_PCIN] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci]
launch_runs DSP_A_mul_B_add_PCIN_synth_1 -jobs 4
wait_on_run DSP_A_mul_B_add_PCIN_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN/DSP_A_mul_B_add_PCIN.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name DSP_A_mul_B_add_PCIN_PCOUT
set_property -dict [list CONFIG.Component_Name {DSP_A_mul_B_add_PCIN_PCOUT} CONFIG.instruction1 {A*B+PCIN} CONFIG.a_width {27} CONFIG.has_pcout {true} CONFIG.has_ce {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_width {48} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {48} CONFIG.p_width {48}] [get_ips DSP_A_mul_B_add_PCIN_PCOUT]
generate_target {instantiation_template} [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci]
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_add_PCIN_PCOUT] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci]
launch_runs DSP_A_mul_B_add_PCIN_PCOUT_synth_1 -jobs 4
wait_on_run DSP_A_mul_B_add_PCIN_PCOUT_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_add_PCIN_PCOUT/DSP_A_mul_B_add_PCIN_PCOUT.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name DSP_A_mul_B_PCOUT
set_property -dict [list CONFIG.Component_Name {DSP_A_mul_B_PCOUT} CONFIG.instruction1 {A*B} CONFIG.a_width {27} CONFIG.has_carrycascout {false} CONFIG.has_pcout {true} CONFIG.has_ce {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_width {18} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_width {48} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {45} CONFIG.p_width {45} CONFIG.p_binarywidth {0}] [get_ips DSP_A_mul_B_PCOUT]
generate_target {instantiation_template} [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci]
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci]
catch { config_ip_cache -export [get_ips -all DSP_A_mul_B_PCOUT] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci]
launch_runs DSP_A_mul_B_PCOUT_synth_1 -jobs 4
wait_on_run DSP_A_mul_B_PCOUT_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_A_mul_B_PCOUT/DSP_A_mul_B_PCOUT.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name dsp_macro -vendor xilinx.com -library ip -version 1.0 -module_name DSP_STREAMER
set_property -dict [list CONFIG.Component_Name {DSP_STREAMER} CONFIG.a_width {27} CONFIG.has_ce {true} CONFIG.a_binarywidth {0} CONFIG.c_width {48} CONFIG.p_full_width {48}] [get_ips DSP_STREAMER]
generate_target {instantiation_template} [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci]
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci]
catch { config_ip_cache -export [get_ips -all DSP_STREAMER] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci]
launch_runs DSP_STREAMER_synth_1 -jobs 4
wait_on_run DSP_STREAMER_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LittleNetAccAxi [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.has_sclr {true}] [get_ips DSP_STREAMER]
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci]
catch { config_ip_cache -export [get_ips -all DSP_STREAMER] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci] -no_script -sync -force -quiet
reset_run DSP_STREAMER_synth_1
launch_runs DSP_STREAMER_synth_1 -jobs 4
wait_on_run DSP_STREAMER_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1/ip/DSP_STREAMER/DSP_STREAMER.xci] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::package_project -root_dir /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1 [current_project]
update_ip_catalog
create_project LN_Ultra96 /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96 -part xczu3eg-sbva484-1-i
set_property board_part avnet.com:ultra96v2:part0:1.2 [current_project]
current_project LittleNetAcc
current_project LN_Ultra96
set_property platform.extensible true [current_project]
current_project LittleNetAcc
current_project LN_Ultra96
set_property  ip_repo_paths  /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc [current_project]
current_project LittleNetAcc
current_project LN_Ultra96
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
set_property location {1 203 -122} [get_bd_cells zynq_ultra_ps_e_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
set_property location {2.5 936 -321} [get_bd_cells axi_interconnect_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:LittleNetAccAxi:1.0 LittleNetAccAxi_0
endgroup
set_property location {3 996 -104} [get_bd_cells LittleNetAccAxi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {3.5 1452 -353} [get_bd_cells axi_dma_0]
set_property location {3 1329 -117} [get_bd_cells LittleNetAccAxi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {2 1042 -100} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins LittleNetAccAxi_0/reset]
startgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 641 24} [get_bd_cells proc_sys_reset_0]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins util_vector_logic_0/Op1]
set_property location {3 1555 -342} [get_bd_cells axi_dma_0]
connect_bd_net [get_bd_pins LittleNetAccAxi_0/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins LittleNetAccAxi_0/s_axis_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins LittleNetAccAxi_0/m_axis_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_intf_net [get_bd_intf_pins LittleNetAccAxi_0/s_axis] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins LittleNetAccAxi_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
set_property location {3 1496 33} [get_bd_cells util_vector_logic_0]
set_property location {3 1484 -193} [get_bd_cells util_vector_logic_0]
startgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_addr_width {64}] [get_bd_cells axi_dma_0]
endgroup
set_property location {1 907 -402} [get_bd_cells axi_interconnect_0]
copy_bd_objs /  [get_bd_cells {axi_interconnect_0}]
set_property location {1.5 1113 -347} [get_bd_cells axi_interconnect_1]
apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ultra_ps_e_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_1/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
endgroup
undo
delete_bd_objs [get_bd_nets proc_sys_reset_0_interconnect_aresetn]
delete_bd_objs [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_cells axi_interconnect_0]
set_property location {3 1482 -156} [get_bd_cells axi_dma_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
endgroup
set_property location {3 1226 -335} [get_bd_cells ps8_0_axi_periph]
connect_bd_net [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
set_property location {1.5 643 -227} [get_bd_cells ps8_0_axi_periph]
set_property location {2 631 -156} [get_bd_cells ps8_0_axi_periph]
set_property location {2 653 -126} [get_bd_cells ps8_0_axi_periph]
copy_bd_objs /  [get_bd_cells {ps8_0_axi_periph}]
set_property location {1 386 -556} [get_bd_cells ps8_0_axi_periph1]
set_property location {2 638 -123} [get_bd_cells ps8_0_axi_periph]
set_property location {1 339 -434} [get_bd_cells ps8_0_axi_periph1]
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1}] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
delete_bd_objs [get_bd_cells ps8_0_axi_periph1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM1_FPD} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]
set_property location {4 1559 -169} [get_bd_cells axi_smc]
set_property location {4 1549 -179} [get_bd_cells axi_smc]
set_property location {4 1551 -182} [get_bd_cells axi_smc]
set_property location {4 1552 -184} [get_bd_cells axi_smc]
set_property location {4 1551 -192} [get_bd_cells axi_smc]
save_bd_design
regenerate_bd_layout -routing
validate_bd_design
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM1_FPD]
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells ps8_0_axi_periph]
endgroup
set_property location {2 831 115} [get_bd_cells ps8_0_axi_periph]
set_property location {2 838 136} [get_bd_cells ps8_0_axi_periph]
set_property location {2 837 149} [get_bd_cells ps8_0_axi_periph]
set_property PFM.AXI_PORT {M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory "" is_range "false"} M_AXI_HPM0_LPD {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.AXI_PORT {M_AXI_HPM1_FPD {memport "M_AXI_GP" sptag "" memory "" is_range "false"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property pfm_name design_1 [get_files {design_1.bd}]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "fixed" freq_hz "100000000"}} [get_bd_cells /zynq_ultra_ps_e_0]
save_bd_design
validate_bd_design
save_bd_design
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
make_wrapper -files [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_LittleNetAccAxi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_auto_ds_0_synth_1 design_1_auto_pc_0_synth_1 design_1_axi_smc_0_synth_1 design_1_zynq_ultra_ps_e_0_0_synth_1 design_1_LittleNetAccAxi_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_util_vector_logic_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 -jobs 4
wait_on_run design_1_auto_ds_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_zynq_ultra_ps_e_0_0_synth_1
wait_on_run design_1_LittleNetAccAxi_0_0_synth_1
wait_on_run design_1_axi_dma_0_0_synth_1
wait_on_run design_1_util_vector_logic_0_0_synth_1
wait_on_run design_1_proc_sys_reset_0_0_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1
current_project LittleNetAcc
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1
current_project LN_Ultra96
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project LittleNetAcc
current_project LN_Ultra96
open_bd_design {/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv user.org:user:LittleNetAccAxi:1.0 [get_ips  design_1_LittleNetAccAxi_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LittleNetAccAxi_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_LittleNetAccAxi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_LittleNetAccAxi_0_0_synth_1 -jobs 4
wait_on_run design_1_LittleNetAccAxi_0_0_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs design_1]
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_LittleNetAccAxi_0_0] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_LittleNetAccAxi_0_0_synth_1 -jobs 4
wait_on_run design_1_LittleNetAccAxi_0_0_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run synth_1
reset_run design_1_LittleNetAccAxi_0_0_synth_1
current_project LittleNetAcc
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /media/michal/HDD_Linux_2/LittleNet/HW/LittleNetAcc/LittleNetAcc.srcs/sources_1
current_project LN_Ultra96
open_bd_design {/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:LittleNetAccAxi:1.0 [get_ips  design_1_LittleNetAccAxi_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_LittleNetAccAxi_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_LittleNetAccAxi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_LittleNetAccAxi_0_0_synth_1 -jobs 4
wait_on_run design_1_LittleNetAccAxi_0_0_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs design_1]
generate_target all [get_files  /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_LittleNetAccAxi_0_0] }
export_ip_user_files -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_LittleNetAccAxi_0_0_synth_1 -jobs 4
wait_on_run design_1_LittleNetAccAxi_0_0_synth_1
export_simulation -of_objects [get_files /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.srcs/sources_1/bd/design_1/design_1.bd] -directory /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/sim_scripts -ip_user_files_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files -ipstatic_source_dir /media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/modelsim} {questa=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/questa} {ies=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/ies} {xcelium=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/xcelium} {vcs=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/vcs} {riviera=/media/michal/HDD_Linux_2/LittleNet/HW/LN_Ultra96/LN_Ultra96.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project LittleNetAcc
close_project
report_ip_status -name ip_status 
