# this makefile uses variables to compile to an output executable
CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school
RM = $(ls  | grep -P "#.*~?|.*~")
# rm -f $(OBJ) $(NAME) 
all: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)
clean:
	$(RM)
oclean:
	rm -f $(OBJ)
fclean: oclean clean
	 # empty instruction
re: fclean all
	 # empty instruction
