<h2 id="Ncore3.6FSYS:Week#47:11/20/23to11/24/23-Highlights:"><strong>Highlights:</strong></h2><p>rtl Jira 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13329" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13329?src=confmacro" class="jira-issue-key">CONC-13329</a>
                            </span>
 </p><h2 id="Ncore3.6FSYS:Week#47:11/20/23to11/24/23-Activities:"><strong>Activities:</strong></h2><h3 id="Ncore3.6FSYS:Week#47:11/20/23to11/24/23-cyrille,Abdelaziz,Naveen,Neha:">cyrille,Abdelaziz,Naveen,Neha: </h3><p /><h3 id="Ncore3.6FSYS:Week#47:11/20/23to11/24/23-Urvish">Urvish</h3><ul><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13302" rel="nofollow">CONC-13302</a> : Number of DMIs If resiliency enabled</p></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13285" rel="nofollow">CONC-13285</a>  : CHI Async Adapter configured with CHI Interface Parity enabled is missing in full system regression and is never tested</p></li><li><p>Resolved (Fixed) <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13309" rel="nofollow">CONC-13309</a> : TB complains about seeing the wrong value of ErrInfo for illegal CSR access type error in CHI-AIU UESR register</p></li><li><p>Verified <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-12995" rel="nofollow">CONC-12995</a> <strong>&lt;fregr pass rate jira&gt;</strong> : [CHIAIU_ENUM_BOOT_SEQ] AIUUESR.ErrVld is found 0</p></li><li><p>Opened/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13313" rel="nofollow">CONC-13313</a> <strong>&lt;fregr pass rate jira&gt;</strong> :  [CHIAIU_ENUM_BOOT_SEQ] AIUUESR.CommandType=0x0. Expected value=0x0(=read)</p></li><li><p>Opened/Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13314" rel="nofollow">CONC-13314</a> <strong>&lt;task&gt;</strong> : Update the test chiaiu_decode_err_illegal_acc_format_csr_unsupported_size to run with synopsys vip</p><ul><li><p>Added this additional case with test - chiaiu_decode_err_illegal_acc_format_csr_unsupported_size</p></li><li><p>Previously covered illegal size=8 bytes. Now covering illegal size=8 bytes, 16 bytes</p></li></ul></li><li><p>Worked on <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13029" rel="nofollow">CONC-13029</a> <strong>&lt;fregr pass rate jira&gt;</strong> : Above fields of DM_CMT_REQ have mismatched</p><ul><li><p>Debugged and assigned to chiaiu team after being convinced by the fix suggested by Yokesh.</p></li></ul></li><li><p>Opened/Debugged rtl jira <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13329" rel="nofollow">CONC-13329</a> : Description: FLITPEND signal must be asserted exactly one cycle before a flit is sent from the transmitter </p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13289" rel="nofollow">CONC-13289</a> <strong>&lt;fregr pass rate jira&gt;</strong> : chiaiu : the full BIST test needs to complete before transactions are presented on the native interface.</p></li><li><p>Resolved <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-13252" rel="nofollow">CONC-13252</a> <strong>&lt;fregr pass rate jira&gt;</strong> : hw_cfg_7_all_parity, concerto_fsc_csr_parity_prot_check_test_bist_auto : [run_bist_seq] Error detected in Bist seq, FSCBISTAR Reg 10</p><p /></li></ul>