
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_top_earlgrey_alert_handler_reg_0.1/rtl/autogen/alert_handler_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="margin:0; padding:0 ">   9: module alert_handler_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  16:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   output alert_handler_reg_pkg::alert_handler_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input  alert_handler_reg_pkg::alert_handler_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  19: </pre>
<pre style="margin:0; padding:0 ">  20:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  22: );</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24:   import alert_handler_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  25: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   localparam int AW = 8;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  29: </pre>
<pre style="margin:0; padding:0 ">  30:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  42: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     .rst_ni,</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 ">  58: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  66:   );</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 ">  70: </pre>
<pre style="margin:0; padding:0 ">  71:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  72:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  73:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   logic intr_state_classa_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic intr_state_classa_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   logic intr_state_classa_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic intr_state_classb_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic intr_state_classb_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic intr_state_classb_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic intr_state_classc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   logic intr_state_classc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic intr_state_classc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic intr_state_classd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic intr_state_classd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   logic intr_state_classd_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   logic intr_enable_classa_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:   logic intr_enable_classa_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   logic intr_enable_classa_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   logic intr_enable_classb_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   logic intr_enable_classb_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   logic intr_enable_classb_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   logic intr_enable_classc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   logic intr_enable_classc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   logic intr_enable_classc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   logic intr_enable_classd_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   logic intr_enable_classd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   logic intr_enable_classd_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   logic intr_test_classa_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   logic intr_test_classa_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   logic intr_test_classb_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   logic intr_test_classb_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   logic intr_test_classc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   logic intr_test_classc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   logic intr_test_classd_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   logic intr_test_classd_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   logic regen_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   logic regen_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:   logic regen_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:   logic [23:0] ping_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:   logic [23:0] ping_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:   logic ping_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   logic alert_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:   logic alert_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   logic alert_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   logic [1:0] alert_class_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:   logic [1:0] alert_class_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   logic alert_class_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic alert_cause_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic alert_cause_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic alert_cause_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic loc_alert_en_en_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic loc_alert_en_en_la0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic loc_alert_en_en_la0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic loc_alert_en_en_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic loc_alert_en_en_la1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic loc_alert_en_en_la1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic loc_alert_en_en_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic loc_alert_en_en_la2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic loc_alert_en_en_la2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic loc_alert_en_en_la3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic loc_alert_en_en_la3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic loc_alert_en_en_la3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic [1:0] loc_alert_class_class_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic [1:0] loc_alert_class_class_la0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic loc_alert_class_class_la0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic [1:0] loc_alert_class_class_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic [1:0] loc_alert_class_class_la1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic loc_alert_class_class_la1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic [1:0] loc_alert_class_class_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic [1:0] loc_alert_class_class_la2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic loc_alert_class_class_la2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic [1:0] loc_alert_class_class_la3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic [1:0] loc_alert_class_class_la3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic loc_alert_class_class_la3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic loc_alert_cause_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic loc_alert_cause_la0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic loc_alert_cause_la0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic loc_alert_cause_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic loc_alert_cause_la1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic loc_alert_cause_la1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic loc_alert_cause_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic loc_alert_cause_la2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic loc_alert_cause_la2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic loc_alert_cause_la3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic loc_alert_cause_la3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic loc_alert_cause_la3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic classa_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic classa_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic classa_ctrl_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic classa_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic classa_ctrl_lock_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic classa_ctrl_lock_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic classa_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic classa_ctrl_en_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic classa_ctrl_en_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic classa_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic classa_ctrl_en_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic classa_ctrl_en_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic classa_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic classa_ctrl_en_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic classa_ctrl_en_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic classa_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic classa_ctrl_en_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic classa_ctrl_en_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic [1:0] classa_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic [1:0] classa_ctrl_map_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic classa_ctrl_map_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic [1:0] classa_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic [1:0] classa_ctrl_map_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic classa_ctrl_map_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic [1:0] classa_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic [1:0] classa_ctrl_map_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic classa_ctrl_map_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic [1:0] classa_ctrl_map_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic [1:0] classa_ctrl_map_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic classa_ctrl_map_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic classa_clren_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic classa_clren_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic classa_clren_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic classa_clr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic classa_clr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic [15:0] classa_accum_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic classa_accum_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic [15:0] classa_accum_thresh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic [15:0] classa_accum_thresh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic classa_accum_thresh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic [31:0] classa_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic [31:0] classa_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic classa_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic [31:0] classa_phase0_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic [31:0] classa_phase0_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic classa_phase0_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic [31:0] classa_phase1_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic [31:0] classa_phase1_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic classa_phase1_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic [31:0] classa_phase2_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic [31:0] classa_phase2_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic classa_phase2_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:   logic [31:0] classa_phase3_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   logic [31:0] classa_phase3_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:   logic classa_phase3_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   logic [31:0] classa_esc_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   logic classa_esc_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   logic [2:0] classa_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic classa_state_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic classb_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic classb_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   logic classb_ctrl_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic classb_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   logic classb_ctrl_lock_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   logic classb_ctrl_lock_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:   logic classb_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   logic classb_ctrl_en_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   logic classb_ctrl_en_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   logic classb_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   logic classb_ctrl_en_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   logic classb_ctrl_en_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   logic classb_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   logic classb_ctrl_en_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   logic classb_ctrl_en_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:   logic classb_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   logic classb_ctrl_en_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:   logic classb_ctrl_en_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:   logic [1:0] classb_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:   logic [1:0] classb_ctrl_map_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic classb_ctrl_map_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic [1:0] classb_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic [1:0] classb_ctrl_map_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:   logic classb_ctrl_map_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic [1:0] classb_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic [1:0] classb_ctrl_map_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic classb_ctrl_map_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   logic [1:0] classb_ctrl_map_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   logic [1:0] classb_ctrl_map_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   logic classb_ctrl_map_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:   logic classb_clren_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:   logic classb_clren_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   logic classb_clren_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:   logic classb_clr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:   logic classb_clr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   logic [15:0] classb_accum_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:   logic classb_accum_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:   logic [15:0] classb_accum_thresh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:   logic [15:0] classb_accum_thresh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:   logic classb_accum_thresh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   logic [31:0] classb_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:   logic [31:0] classb_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:   logic classb_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:   logic [31:0] classb_phase0_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:   logic [31:0] classb_phase0_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   logic classb_phase0_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   logic [31:0] classb_phase1_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:   logic [31:0] classb_phase1_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   logic classb_phase1_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:   logic [31:0] classb_phase2_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   logic [31:0] classb_phase2_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:   logic classb_phase2_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   logic [31:0] classb_phase3_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:   logic [31:0] classb_phase3_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   logic classb_phase3_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   logic [31:0] classb_esc_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:   logic classb_esc_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:   logic [2:0] classb_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:   logic classb_state_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:   logic classc_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:   logic classc_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:   logic classc_ctrl_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:   logic classc_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   logic classc_ctrl_lock_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:   logic classc_ctrl_lock_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:   logic classc_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:   logic classc_ctrl_en_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   logic classc_ctrl_en_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:   logic classc_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:   logic classc_ctrl_en_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:   logic classc_ctrl_en_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:   logic classc_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 288:   logic classc_ctrl_en_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   logic classc_ctrl_en_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   logic classc_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:   logic classc_ctrl_en_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   logic classc_ctrl_en_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:   logic [1:0] classc_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   logic [1:0] classc_ctrl_map_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:   logic classc_ctrl_map_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   logic [1:0] classc_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:   logic [1:0] classc_ctrl_map_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:   logic classc_ctrl_map_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:   logic [1:0] classc_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:   logic [1:0] classc_ctrl_map_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:   logic classc_ctrl_map_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:   logic [1:0] classc_ctrl_map_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:   logic [1:0] classc_ctrl_map_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:   logic classc_ctrl_map_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:   logic classc_clren_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:   logic classc_clren_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:   logic classc_clren_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:   logic classc_clr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:   logic classc_clr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:   logic [15:0] classc_accum_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   logic classc_accum_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:   logic [15:0] classc_accum_thresh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   logic [15:0] classc_accum_thresh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:   logic classc_accum_thresh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   logic [31:0] classc_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   logic [31:0] classc_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:   logic classc_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   logic [31:0] classc_phase0_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:   logic [31:0] classc_phase0_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   logic classc_phase0_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:   logic [31:0] classc_phase1_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   logic [31:0] classc_phase1_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:   logic classc_phase1_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:   logic [31:0] classc_phase2_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   logic [31:0] classc_phase2_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:   logic classc_phase2_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   logic [31:0] classc_phase3_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:   logic [31:0] classc_phase3_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:   logic classc_phase3_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   logic [31:0] classc_esc_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   logic classc_esc_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   logic [2:0] classc_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:   logic classc_state_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:   logic classd_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:   logic classd_ctrl_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:   logic classd_ctrl_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:   logic classd_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:   logic classd_ctrl_lock_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:   logic classd_ctrl_lock_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:   logic classd_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:   logic classd_ctrl_en_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   logic classd_ctrl_en_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:   logic classd_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   logic classd_ctrl_en_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:   logic classd_ctrl_en_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   logic classd_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:   logic classd_ctrl_en_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   logic classd_ctrl_en_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:   logic classd_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:   logic classd_ctrl_en_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:   logic classd_ctrl_en_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:   logic [1:0] classd_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:   logic [1:0] classd_ctrl_map_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:   logic classd_ctrl_map_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:   logic [1:0] classd_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:   logic [1:0] classd_ctrl_map_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:   logic classd_ctrl_map_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:   logic [1:0] classd_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:   logic [1:0] classd_ctrl_map_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:   logic classd_ctrl_map_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:   logic [1:0] classd_ctrl_map_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:   logic [1:0] classd_ctrl_map_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:   logic classd_ctrl_map_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 364:   logic classd_clren_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:   logic classd_clren_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 366:   logic classd_clren_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 367:   logic classd_clr_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   logic classd_clr_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:   logic [15:0] classd_accum_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   logic classd_accum_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:   logic [15:0] classd_accum_thresh_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   logic [15:0] classd_accum_thresh_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:   logic classd_accum_thresh_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   logic [31:0] classd_timeout_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:   logic [31:0] classd_timeout_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:   logic classd_timeout_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:   logic [31:0] classd_phase0_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:   logic [31:0] classd_phase0_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:   logic classd_phase0_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:   logic [31:0] classd_phase1_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:   logic [31:0] classd_phase1_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:   logic classd_phase1_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:   logic [31:0] classd_phase2_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 384:   logic [31:0] classd_phase2_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 385:   logic classd_phase2_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 386:   logic [31:0] classd_phase3_cyc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   logic [31:0] classd_phase3_cyc_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:   logic classd_phase3_cyc_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:   logic [31:0] classd_esc_cnt_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:   logic classd_esc_cnt_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:   logic [2:0] classd_state_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:   logic classd_state_re;</pre>
<pre style="margin:0; padding:0 "> 393: </pre>
<pre style="margin:0; padding:0 "> 394:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 395:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 396: </pre>
<pre style="margin:0; padding:0 "> 397:   //   F[classa]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:   ) u_intr_state_classa (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 405: </pre>
<pre style="margin:0; padding:0 "> 406:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:     .we     (intr_state_classa_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:     .wd     (intr_state_classa_wd),</pre>
<pre style="margin:0; padding:0 "> 409: </pre>
<pre style="margin:0; padding:0 "> 410:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 411:     .de     (hw2reg.intr_state.classa.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 412:     .d      (hw2reg.intr_state.classa.d ),</pre>
<pre style="margin:0; padding:0 "> 413: </pre>
<pre style="margin:0; padding:0 "> 414:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 416:     .q      (reg2hw.intr_state.classa.q ),</pre>
<pre style="margin:0; padding:0 "> 417: </pre>
<pre style="margin:0; padding:0 "> 418:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:     .qs     (intr_state_classa_qs)</pre>
<pre style="margin:0; padding:0 "> 420:   );</pre>
<pre style="margin:0; padding:0 "> 421: </pre>
<pre style="margin:0; padding:0 "> 422: </pre>
<pre style="margin:0; padding:0 "> 423:   //   F[classb]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:   ) u_intr_state_classb (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 430:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 431: </pre>
<pre style="margin:0; padding:0 "> 432:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:     .we     (intr_state_classb_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:     .wd     (intr_state_classb_wd),</pre>
<pre style="margin:0; padding:0 "> 435: </pre>
<pre style="margin:0; padding:0 "> 436:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:     .de     (hw2reg.intr_state.classb.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:     .d      (hw2reg.intr_state.classb.d ),</pre>
<pre style="margin:0; padding:0 "> 439: </pre>
<pre style="margin:0; padding:0 "> 440:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:     .q      (reg2hw.intr_state.classb.q ),</pre>
<pre style="margin:0; padding:0 "> 443: </pre>
<pre style="margin:0; padding:0 "> 444:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445:     .qs     (intr_state_classb_qs)</pre>
<pre style="margin:0; padding:0 "> 446:   );</pre>
<pre style="margin:0; padding:0 "> 447: </pre>
<pre style="margin:0; padding:0 "> 448: </pre>
<pre style="margin:0; padding:0 "> 449:   //   F[classc]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:   ) u_intr_state_classc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 457: </pre>
<pre style="margin:0; padding:0 "> 458:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:     .we     (intr_state_classc_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 460:     .wd     (intr_state_classc_wd),</pre>
<pre style="margin:0; padding:0 "> 461: </pre>
<pre style="margin:0; padding:0 "> 462:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 463:     .de     (hw2reg.intr_state.classc.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 464:     .d      (hw2reg.intr_state.classc.d ),</pre>
<pre style="margin:0; padding:0 "> 465: </pre>
<pre style="margin:0; padding:0 "> 466:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:     .q      (reg2hw.intr_state.classc.q ),</pre>
<pre style="margin:0; padding:0 "> 469: </pre>
<pre style="margin:0; padding:0 "> 470:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:     .qs     (intr_state_classc_qs)</pre>
<pre style="margin:0; padding:0 "> 472:   );</pre>
<pre style="margin:0; padding:0 "> 473: </pre>
<pre style="margin:0; padding:0 "> 474: </pre>
<pre style="margin:0; padding:0 "> 475:   //   F[classd]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:   ) u_intr_state_classd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 483: </pre>
<pre style="margin:0; padding:0 "> 484:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:     .we     (intr_state_classd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:     .wd     (intr_state_classd_wd),</pre>
<pre style="margin:0; padding:0 "> 487: </pre>
<pre style="margin:0; padding:0 "> 488:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 489:     .de     (hw2reg.intr_state.classd.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 490:     .d      (hw2reg.intr_state.classd.d ),</pre>
<pre style="margin:0; padding:0 "> 491: </pre>
<pre style="margin:0; padding:0 "> 492:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 493:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:     .q      (reg2hw.intr_state.classd.q ),</pre>
<pre style="margin:0; padding:0 "> 495: </pre>
<pre style="margin:0; padding:0 "> 496:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:     .qs     (intr_state_classd_qs)</pre>
<pre style="margin:0; padding:0 "> 498:   );</pre>
<pre style="margin:0; padding:0 "> 499: </pre>
<pre style="margin:0; padding:0 "> 500: </pre>
<pre style="margin:0; padding:0 "> 501:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "> 502: </pre>
<pre style="margin:0; padding:0 "> 503:   //   F[classa]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 507:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 508:   ) u_intr_enable_classa (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 509:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 510:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 511: </pre>
<pre style="margin:0; padding:0 "> 512:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 513:     .we     (intr_enable_classa_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:     .wd     (intr_enable_classa_wd),</pre>
<pre style="margin:0; padding:0 "> 515: </pre>
<pre style="margin:0; padding:0 "> 516:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 519: </pre>
<pre style="margin:0; padding:0 "> 520:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 522:     .q      (reg2hw.intr_enable.classa.q ),</pre>
<pre style="margin:0; padding:0 "> 523: </pre>
<pre style="margin:0; padding:0 "> 524:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 525:     .qs     (intr_enable_classa_qs)</pre>
<pre style="margin:0; padding:0 "> 526:   );</pre>
<pre style="margin:0; padding:0 "> 527: </pre>
<pre style="margin:0; padding:0 "> 528: </pre>
<pre style="margin:0; padding:0 "> 529:   //   F[classb]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:   ) u_intr_enable_classb (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 537: </pre>
<pre style="margin:0; padding:0 "> 538:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 539:     .we     (intr_enable_classb_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 540:     .wd     (intr_enable_classb_wd),</pre>
<pre style="margin:0; padding:0 "> 541: </pre>
<pre style="margin:0; padding:0 "> 542:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 543:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 544:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 545: </pre>
<pre style="margin:0; padding:0 "> 546:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:     .q      (reg2hw.intr_enable.classb.q ),</pre>
<pre style="margin:0; padding:0 "> 549: </pre>
<pre style="margin:0; padding:0 "> 550:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:     .qs     (intr_enable_classb_qs)</pre>
<pre style="margin:0; padding:0 "> 552:   );</pre>
<pre style="margin:0; padding:0 "> 553: </pre>
<pre style="margin:0; padding:0 "> 554: </pre>
<pre style="margin:0; padding:0 "> 555:   //   F[classc]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:   ) u_intr_enable_classc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 563: </pre>
<pre style="margin:0; padding:0 "> 564:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:     .we     (intr_enable_classc_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 566:     .wd     (intr_enable_classc_wd),</pre>
<pre style="margin:0; padding:0 "> 567: </pre>
<pre style="margin:0; padding:0 "> 568:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 569:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 570:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 571: </pre>
<pre style="margin:0; padding:0 "> 572:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 574:     .q      (reg2hw.intr_enable.classc.q ),</pre>
<pre style="margin:0; padding:0 "> 575: </pre>
<pre style="margin:0; padding:0 "> 576:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 577:     .qs     (intr_enable_classc_qs)</pre>
<pre style="margin:0; padding:0 "> 578:   );</pre>
<pre style="margin:0; padding:0 "> 579: </pre>
<pre style="margin:0; padding:0 "> 580: </pre>
<pre style="margin:0; padding:0 "> 581:   //   F[classd]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:   ) u_intr_enable_classd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 589: </pre>
<pre style="margin:0; padding:0 "> 590:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:     .we     (intr_enable_classd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:     .wd     (intr_enable_classd_wd),</pre>
<pre style="margin:0; padding:0 "> 593: </pre>
<pre style="margin:0; padding:0 "> 594:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 595:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 596:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 597: </pre>
<pre style="margin:0; padding:0 "> 598:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 599:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 600:     .q      (reg2hw.intr_enable.classd.q ),</pre>
<pre style="margin:0; padding:0 "> 601: </pre>
<pre style="margin:0; padding:0 "> 602:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:     .qs     (intr_enable_classd_qs)</pre>
<pre style="margin:0; padding:0 "> 604:   );</pre>
<pre style="margin:0; padding:0 "> 605: </pre>
<pre style="margin:0; padding:0 "> 606: </pre>
<pre style="margin:0; padding:0 "> 607:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "> 608: </pre>
<pre style="margin:0; padding:0 "> 609:   //   F[classa]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:   ) u_intr_test_classa (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 614:     .we     (intr_test_classa_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 615:     .wd     (intr_test_classa_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 616:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:     .qe     (reg2hw.intr_test.classa.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 619:     .q      (reg2hw.intr_test.classa.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 621:   );</pre>
<pre style="margin:0; padding:0 "> 622: </pre>
<pre style="margin:0; padding:0 "> 623: </pre>
<pre style="margin:0; padding:0 "> 624:   //   F[classb]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:   ) u_intr_test_classb (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:     .we     (intr_test_classb_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 630:     .wd     (intr_test_classb_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 631:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 632:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:     .qe     (reg2hw.intr_test.classb.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:     .q      (reg2hw.intr_test.classb.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 636:   );</pre>
<pre style="margin:0; padding:0 "> 637: </pre>
<pre style="margin:0; padding:0 "> 638: </pre>
<pre style="margin:0; padding:0 "> 639:   //   F[classc]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:   ) u_intr_test_classc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 644:     .we     (intr_test_classc_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 645:     .wd     (intr_test_classc_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 646:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 647:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 648:     .qe     (reg2hw.intr_test.classc.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 649:     .q      (reg2hw.intr_test.classc.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 650:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 651:   );</pre>
<pre style="margin:0; padding:0 "> 652: </pre>
<pre style="margin:0; padding:0 "> 653: </pre>
<pre style="margin:0; padding:0 "> 654:   //   F[classd]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:   ) u_intr_test_classd (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:     .we     (intr_test_classd_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 660:     .wd     (intr_test_classd_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 661:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 662:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 663:     .qe     (reg2hw.intr_test.classd.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 664:     .q      (reg2hw.intr_test.classd.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 665:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 666:   );</pre>
<pre style="margin:0; padding:0 "> 667: </pre>
<pre style="margin:0; padding:0 "> 668: </pre>
<pre style="margin:0; padding:0 "> 669:   // R[regen]: V(False)</pre>
<pre style="margin:0; padding:0 "> 670: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 673:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 674:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:   ) u_regen (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 676:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 677:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 678: </pre>
<pre style="margin:0; padding:0 "> 679:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 680:     .we     (regen_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:     .wd     (regen_wd),</pre>
<pre style="margin:0; padding:0 "> 682: </pre>
<pre style="margin:0; padding:0 "> 683:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 686: </pre>
<pre style="margin:0; padding:0 "> 687:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 688:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:     .q      (reg2hw.regen.q ),</pre>
<pre style="margin:0; padding:0 "> 690: </pre>
<pre style="margin:0; padding:0 "> 691:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 692:     .qs     (regen_qs)</pre>
<pre style="margin:0; padding:0 "> 693:   );</pre>
<pre style="margin:0; padding:0 "> 694: </pre>
<pre style="margin:0; padding:0 "> 695: </pre>
<pre style="margin:0; padding:0 "> 696:   // R[ping_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 "> 697: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:     .DW      (24),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:     .RESVAL  (24'h20)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:   ) u_ping_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 703:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 704:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 705: </pre>
<pre style="margin:0; padding:0 "> 706:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:     .we     (ping_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:     .wd     (ping_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 "> 709: </pre>
<pre style="margin:0; padding:0 "> 710:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 712:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 713: </pre>
<pre style="margin:0; padding:0 "> 714:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 716:     .q      (reg2hw.ping_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 "> 717: </pre>
<pre style="margin:0; padding:0 "> 718:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:     .qs     (ping_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 "> 720:   );</pre>
<pre style="margin:0; padding:0 "> 721: </pre>
<pre style="margin:0; padding:0 "> 722: </pre>
<pre style="margin:0; padding:0 "> 723: </pre>
<pre style="margin:0; padding:0 "> 724:   // Subregister 0 of Multireg alert_en</pre>
<pre style="margin:0; padding:0 "> 725:   // R[alert_en]: V(False)</pre>
<pre style="margin:0; padding:0 "> 726: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 729:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 730:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 731:   ) u_alert_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 732:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 733:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 734: </pre>
<pre style="margin:0; padding:0 "> 735:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 736:     .we     (alert_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:     .wd     (alert_en_wd),</pre>
<pre style="margin:0; padding:0 "> 738: </pre>
<pre style="margin:0; padding:0 "> 739:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 740:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 742: </pre>
<pre style="margin:0; padding:0 "> 743:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 744:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 745:     .q      (reg2hw.alert_en[0].q ),</pre>
<pre style="margin:0; padding:0 "> 746: </pre>
<pre style="margin:0; padding:0 "> 747:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 748:     .qs     (alert_en_qs)</pre>
<pre style="margin:0; padding:0 "> 749:   );</pre>
<pre style="margin:0; padding:0 "> 750: </pre>
<pre style="margin:0; padding:0 "> 751: </pre>
<pre style="margin:0; padding:0 "> 752: </pre>
<pre style="margin:0; padding:0 "> 753:   // Subregister 0 of Multireg alert_class</pre>
<pre style="margin:0; padding:0 "> 754:   // R[alert_class]: V(False)</pre>
<pre style="margin:0; padding:0 "> 755: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:   ) u_alert_class (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 761:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 762:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 763: </pre>
<pre style="margin:0; padding:0 "> 764:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 765:     .we     (alert_class_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 766:     .wd     (alert_class_wd),</pre>
<pre style="margin:0; padding:0 "> 767: </pre>
<pre style="margin:0; padding:0 "> 768:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 769:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 770:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 771: </pre>
<pre style="margin:0; padding:0 "> 772:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 773:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 774:     .q      (reg2hw.alert_class[0].q ),</pre>
<pre style="margin:0; padding:0 "> 775: </pre>
<pre style="margin:0; padding:0 "> 776:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 777:     .qs     (alert_class_qs)</pre>
<pre style="margin:0; padding:0 "> 778:   );</pre>
<pre style="margin:0; padding:0 "> 779: </pre>
<pre style="margin:0; padding:0 "> 780: </pre>
<pre style="margin:0; padding:0 "> 781: </pre>
<pre style="margin:0; padding:0 "> 782:   // Subregister 0 of Multireg alert_cause</pre>
<pre style="margin:0; padding:0 "> 783:   // R[alert_cause]: V(False)</pre>
<pre style="margin:0; padding:0 "> 784: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:   ) u_alert_cause (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 790:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 791:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 792: </pre>
<pre style="margin:0; padding:0 "> 793:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 794:     .we     (alert_cause_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 795:     .wd     (alert_cause_wd),</pre>
<pre style="margin:0; padding:0 "> 796: </pre>
<pre style="margin:0; padding:0 "> 797:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:     .de     (hw2reg.alert_cause[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 799:     .d      (hw2reg.alert_cause[0].d ),</pre>
<pre style="margin:0; padding:0 "> 800: </pre>
<pre style="margin:0; padding:0 "> 801:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 802:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 803:     .q      (reg2hw.alert_cause[0].q ),</pre>
<pre style="margin:0; padding:0 "> 804: </pre>
<pre style="margin:0; padding:0 "> 805:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 806:     .qs     (alert_cause_qs)</pre>
<pre style="margin:0; padding:0 "> 807:   );</pre>
<pre style="margin:0; padding:0 "> 808: </pre>
<pre style="margin:0; padding:0 "> 809: </pre>
<pre style="margin:0; padding:0 "> 810: </pre>
<pre style="margin:0; padding:0 "> 811:   // Subregister 0 of Multireg loc_alert_en</pre>
<pre style="margin:0; padding:0 "> 812:   // R[loc_alert_en]: V(False)</pre>
<pre style="margin:0; padding:0 "> 813: </pre>
<pre style="margin:0; padding:0 "> 814:   // F[en_la0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 817:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 818:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:   ) u_loc_alert_en_en_la0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 820:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 821:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 822: </pre>
<pre style="margin:0; padding:0 "> 823:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 824:     .we     (loc_alert_en_en_la0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 825:     .wd     (loc_alert_en_en_la0_wd),</pre>
<pre style="margin:0; padding:0 "> 826: </pre>
<pre style="margin:0; padding:0 "> 827:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 828:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 829:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 830: </pre>
<pre style="margin:0; padding:0 "> 831:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 832:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 833:     .q      (reg2hw.loc_alert_en[0].q ),</pre>
<pre style="margin:0; padding:0 "> 834: </pre>
<pre style="margin:0; padding:0 "> 835:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:     .qs     (loc_alert_en_en_la0_qs)</pre>
<pre style="margin:0; padding:0 "> 837:   );</pre>
<pre style="margin:0; padding:0 "> 838: </pre>
<pre style="margin:0; padding:0 "> 839: </pre>
<pre style="margin:0; padding:0 "> 840:   // F[en_la1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 841:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 842:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 843:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 844:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:   ) u_loc_alert_en_en_la1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 846:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 847:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 848: </pre>
<pre style="margin:0; padding:0 "> 849:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:     .we     (loc_alert_en_en_la1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 851:     .wd     (loc_alert_en_en_la1_wd),</pre>
<pre style="margin:0; padding:0 "> 852: </pre>
<pre style="margin:0; padding:0 "> 853:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 854:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 855:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 856: </pre>
<pre style="margin:0; padding:0 "> 857:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 858:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 859:     .q      (reg2hw.loc_alert_en[1].q ),</pre>
<pre style="margin:0; padding:0 "> 860: </pre>
<pre style="margin:0; padding:0 "> 861:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 862:     .qs     (loc_alert_en_en_la1_qs)</pre>
<pre style="margin:0; padding:0 "> 863:   );</pre>
<pre style="margin:0; padding:0 "> 864: </pre>
<pre style="margin:0; padding:0 "> 865: </pre>
<pre style="margin:0; padding:0 "> 866:   // F[en_la2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 868:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 869:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 870:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 871:   ) u_loc_alert_en_en_la2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 872:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 873:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 874: </pre>
<pre style="margin:0; padding:0 "> 875:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 876:     .we     (loc_alert_en_en_la2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 877:     .wd     (loc_alert_en_en_la2_wd),</pre>
<pre style="margin:0; padding:0 "> 878: </pre>
<pre style="margin:0; padding:0 "> 879:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 880:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 881:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 882: </pre>
<pre style="margin:0; padding:0 "> 883:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 884:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 885:     .q      (reg2hw.loc_alert_en[2].q ),</pre>
<pre style="margin:0; padding:0 "> 886: </pre>
<pre style="margin:0; padding:0 "> 887:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 888:     .qs     (loc_alert_en_en_la2_qs)</pre>
<pre style="margin:0; padding:0 "> 889:   );</pre>
<pre style="margin:0; padding:0 "> 890: </pre>
<pre style="margin:0; padding:0 "> 891: </pre>
<pre style="margin:0; padding:0 "> 892:   // F[en_la3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 894:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 895:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 896:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 897:   ) u_loc_alert_en_en_la3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 898:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 899:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 900: </pre>
<pre style="margin:0; padding:0 "> 901:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 902:     .we     (loc_alert_en_en_la3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 903:     .wd     (loc_alert_en_en_la3_wd),</pre>
<pre style="margin:0; padding:0 "> 904: </pre>
<pre style="margin:0; padding:0 "> 905:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 906:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 907:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 908: </pre>
<pre style="margin:0; padding:0 "> 909:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 910:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 911:     .q      (reg2hw.loc_alert_en[3].q ),</pre>
<pre style="margin:0; padding:0 "> 912: </pre>
<pre style="margin:0; padding:0 "> 913:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:     .qs     (loc_alert_en_en_la3_qs)</pre>
<pre style="margin:0; padding:0 "> 915:   );</pre>
<pre style="margin:0; padding:0 "> 916: </pre>
<pre style="margin:0; padding:0 "> 917: </pre>
<pre style="margin:0; padding:0 "> 918: </pre>
<pre style="margin:0; padding:0 "> 919: </pre>
<pre style="margin:0; padding:0 "> 920:   // Subregister 0 of Multireg loc_alert_class</pre>
<pre style="margin:0; padding:0 "> 921:   // R[loc_alert_class]: V(False)</pre>
<pre style="margin:0; padding:0 "> 922: </pre>
<pre style="margin:0; padding:0 "> 923:   // F[class_la0]: 1:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 924:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 925:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 926:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:   ) u_loc_alert_class_class_la0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 929:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 930:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 931: </pre>
<pre style="margin:0; padding:0 "> 932:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 933:     .we     (loc_alert_class_class_la0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 934:     .wd     (loc_alert_class_class_la0_wd),</pre>
<pre style="margin:0; padding:0 "> 935: </pre>
<pre style="margin:0; padding:0 "> 936:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 937:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 938:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 939: </pre>
<pre style="margin:0; padding:0 "> 940:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 941:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 942:     .q      (reg2hw.loc_alert_class[0].q ),</pre>
<pre style="margin:0; padding:0 "> 943: </pre>
<pre style="margin:0; padding:0 "> 944:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 945:     .qs     (loc_alert_class_class_la0_qs)</pre>
<pre style="margin:0; padding:0 "> 946:   );</pre>
<pre style="margin:0; padding:0 "> 947: </pre>
<pre style="margin:0; padding:0 "> 948: </pre>
<pre style="margin:0; padding:0 "> 949:   // F[class_la1]: 3:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 950:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 951:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 952:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 954:   ) u_loc_alert_class_class_la1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 955:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 956:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 957: </pre>
<pre style="margin:0; padding:0 "> 958:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 959:     .we     (loc_alert_class_class_la1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 960:     .wd     (loc_alert_class_class_la1_wd),</pre>
<pre style="margin:0; padding:0 "> 961: </pre>
<pre style="margin:0; padding:0 "> 962:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 963:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 965: </pre>
<pre style="margin:0; padding:0 "> 966:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:     .q      (reg2hw.loc_alert_class[1].q ),</pre>
<pre style="margin:0; padding:0 "> 969: </pre>
<pre style="margin:0; padding:0 "> 970:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     .qs     (loc_alert_class_class_la1_qs)</pre>
<pre style="margin:0; padding:0 "> 972:   );</pre>
<pre style="margin:0; padding:0 "> 973: </pre>
<pre style="margin:0; padding:0 "> 974: </pre>
<pre style="margin:0; padding:0 "> 975:   // F[class_la2]: 5:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 976:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 977:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 978:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 979:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 980:   ) u_loc_alert_class_class_la2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 981:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 982:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 983: </pre>
<pre style="margin:0; padding:0 "> 984:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 985:     .we     (loc_alert_class_class_la2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 986:     .wd     (loc_alert_class_class_la2_wd),</pre>
<pre style="margin:0; padding:0 "> 987: </pre>
<pre style="margin:0; padding:0 "> 988:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 989:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 990:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 991: </pre>
<pre style="margin:0; padding:0 "> 992:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 994:     .q      (reg2hw.loc_alert_class[2].q ),</pre>
<pre style="margin:0; padding:0 "> 995: </pre>
<pre style="margin:0; padding:0 "> 996:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 997:     .qs     (loc_alert_class_class_la2_qs)</pre>
<pre style="margin:0; padding:0 "> 998:   );</pre>
<pre style="margin:0; padding:0 "> 999: </pre>
<pre style="margin:0; padding:0 ">1000: </pre>
<pre style="margin:0; padding:0 ">1001:   // F[class_la3]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1003:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1004:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1005:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:   ) u_loc_alert_class_class_la3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1007:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1008:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1009: </pre>
<pre style="margin:0; padding:0 ">1010:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1011:     .we     (loc_alert_class_class_la3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1012:     .wd     (loc_alert_class_class_la3_wd),</pre>
<pre style="margin:0; padding:0 ">1013: </pre>
<pre style="margin:0; padding:0 ">1014:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1015:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1016:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1017: </pre>
<pre style="margin:0; padding:0 ">1018:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1019:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1020:     .q      (reg2hw.loc_alert_class[3].q ),</pre>
<pre style="margin:0; padding:0 ">1021: </pre>
<pre style="margin:0; padding:0 ">1022:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1023:     .qs     (loc_alert_class_class_la3_qs)</pre>
<pre style="margin:0; padding:0 ">1024:   );</pre>
<pre style="margin:0; padding:0 ">1025: </pre>
<pre style="margin:0; padding:0 ">1026: </pre>
<pre style="margin:0; padding:0 ">1027: </pre>
<pre style="margin:0; padding:0 ">1028: </pre>
<pre style="margin:0; padding:0 ">1029:   // Subregister 0 of Multireg loc_alert_cause</pre>
<pre style="margin:0; padding:0 ">1030:   // R[loc_alert_cause]: V(False)</pre>
<pre style="margin:0; padding:0 ">1031: </pre>
<pre style="margin:0; padding:0 ">1032:   // F[la0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1033:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1034:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1035:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1036:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:   ) u_loc_alert_cause_la0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1038:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1040: </pre>
<pre style="margin:0; padding:0 ">1041:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1042:     .we     (loc_alert_cause_la0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1043:     .wd     (loc_alert_cause_la0_wd),</pre>
<pre style="margin:0; padding:0 ">1044: </pre>
<pre style="margin:0; padding:0 ">1045:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:     .de     (hw2reg.loc_alert_cause[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1047:     .d      (hw2reg.loc_alert_cause[0].d ),</pre>
<pre style="margin:0; padding:0 ">1048: </pre>
<pre style="margin:0; padding:0 ">1049:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1050:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1051:     .q      (reg2hw.loc_alert_cause[0].q ),</pre>
<pre style="margin:0; padding:0 ">1052: </pre>
<pre style="margin:0; padding:0 ">1053:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1054:     .qs     (loc_alert_cause_la0_qs)</pre>
<pre style="margin:0; padding:0 ">1055:   );</pre>
<pre style="margin:0; padding:0 ">1056: </pre>
<pre style="margin:0; padding:0 ">1057: </pre>
<pre style="margin:0; padding:0 ">1058:   // F[la1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1059:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1060:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1061:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1062:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1063:   ) u_loc_alert_cause_la1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1064:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1065:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1066: </pre>
<pre style="margin:0; padding:0 ">1067:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1068:     .we     (loc_alert_cause_la1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1069:     .wd     (loc_alert_cause_la1_wd),</pre>
<pre style="margin:0; padding:0 ">1070: </pre>
<pre style="margin:0; padding:0 ">1071:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1072:     .de     (hw2reg.loc_alert_cause[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1073:     .d      (hw2reg.loc_alert_cause[1].d ),</pre>
<pre style="margin:0; padding:0 ">1074: </pre>
<pre style="margin:0; padding:0 ">1075:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1076:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1077:     .q      (reg2hw.loc_alert_cause[1].q ),</pre>
<pre style="margin:0; padding:0 ">1078: </pre>
<pre style="margin:0; padding:0 ">1079:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1080:     .qs     (loc_alert_cause_la1_qs)</pre>
<pre style="margin:0; padding:0 ">1081:   );</pre>
<pre style="margin:0; padding:0 ">1082: </pre>
<pre style="margin:0; padding:0 ">1083: </pre>
<pre style="margin:0; padding:0 ">1084:   // F[la2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1086:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1087:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1088:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:   ) u_loc_alert_cause_la2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1090:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1091:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1092: </pre>
<pre style="margin:0; padding:0 ">1093:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1094:     .we     (loc_alert_cause_la2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1095:     .wd     (loc_alert_cause_la2_wd),</pre>
<pre style="margin:0; padding:0 ">1096: </pre>
<pre style="margin:0; padding:0 ">1097:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1098:     .de     (hw2reg.loc_alert_cause[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1099:     .d      (hw2reg.loc_alert_cause[2].d ),</pre>
<pre style="margin:0; padding:0 ">1100: </pre>
<pre style="margin:0; padding:0 ">1101:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:     .q      (reg2hw.loc_alert_cause[2].q ),</pre>
<pre style="margin:0; padding:0 ">1104: </pre>
<pre style="margin:0; padding:0 ">1105:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1106:     .qs     (loc_alert_cause_la2_qs)</pre>
<pre style="margin:0; padding:0 ">1107:   );</pre>
<pre style="margin:0; padding:0 ">1108: </pre>
<pre style="margin:0; padding:0 ">1109: </pre>
<pre style="margin:0; padding:0 ">1110:   // F[la3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1111:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1112:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1113:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1114:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1115:   ) u_loc_alert_cause_la3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1116:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1117:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1118: </pre>
<pre style="margin:0; padding:0 ">1119:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1120:     .we     (loc_alert_cause_la3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1121:     .wd     (loc_alert_cause_la3_wd),</pre>
<pre style="margin:0; padding:0 ">1122: </pre>
<pre style="margin:0; padding:0 ">1123:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1124:     .de     (hw2reg.loc_alert_cause[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1125:     .d      (hw2reg.loc_alert_cause[3].d ),</pre>
<pre style="margin:0; padding:0 ">1126: </pre>
<pre style="margin:0; padding:0 ">1127:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1128:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1129:     .q      (reg2hw.loc_alert_cause[3].q ),</pre>
<pre style="margin:0; padding:0 ">1130: </pre>
<pre style="margin:0; padding:0 ">1131:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1132:     .qs     (loc_alert_cause_la3_qs)</pre>
<pre style="margin:0; padding:0 ">1133:   );</pre>
<pre style="margin:0; padding:0 ">1134: </pre>
<pre style="margin:0; padding:0 ">1135: </pre>
<pre style="margin:0; padding:0 ">1136: </pre>
<pre style="margin:0; padding:0 ">1137:   // R[classa_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1138: </pre>
<pre style="margin:0; padding:0 ">1139:   //   F[en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1140:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1141:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1142:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1143:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1144:   ) u_classa_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1145:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1146:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1147: </pre>
<pre style="margin:0; padding:0 ">1148:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1149:     .we     (classa_ctrl_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1150:     .wd     (classa_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">1151: </pre>
<pre style="margin:0; padding:0 ">1152:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1153:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1154:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1155: </pre>
<pre style="margin:0; padding:0 ">1156:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1157:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1158:     .q      (reg2hw.classa_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">1159: </pre>
<pre style="margin:0; padding:0 ">1160:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1161:     .qs     (classa_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">1162:   );</pre>
<pre style="margin:0; padding:0 ">1163: </pre>
<pre style="margin:0; padding:0 ">1164: </pre>
<pre style="margin:0; padding:0 ">1165:   //   F[lock]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1166:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1167:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1168:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1169:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1170:   ) u_classa_ctrl_lock (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1172:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1173: </pre>
<pre style="margin:0; padding:0 ">1174:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1175:     .we     (classa_ctrl_lock_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1176:     .wd     (classa_ctrl_lock_wd),</pre>
<pre style="margin:0; padding:0 ">1177: </pre>
<pre style="margin:0; padding:0 ">1178:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1179:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1180:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1181: </pre>
<pre style="margin:0; padding:0 ">1182:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1183:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1184:     .q      (reg2hw.classa_ctrl.lock.q ),</pre>
<pre style="margin:0; padding:0 ">1185: </pre>
<pre style="margin:0; padding:0 ">1186:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1187:     .qs     (classa_ctrl_lock_qs)</pre>
<pre style="margin:0; padding:0 ">1188:   );</pre>
<pre style="margin:0; padding:0 ">1189: </pre>
<pre style="margin:0; padding:0 ">1190: </pre>
<pre style="margin:0; padding:0 ">1191:   //   F[en_e0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1192:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1193:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1194:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1195:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1196:   ) u_classa_ctrl_en_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1197:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1198:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1199: </pre>
<pre style="margin:0; padding:0 ">1200:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1201:     .we     (classa_ctrl_en_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1202:     .wd     (classa_ctrl_en_e0_wd),</pre>
<pre style="margin:0; padding:0 ">1203: </pre>
<pre style="margin:0; padding:0 ">1204:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1205:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1206:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1207: </pre>
<pre style="margin:0; padding:0 ">1208:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1209:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1210:     .q      (reg2hw.classa_ctrl.en_e0.q ),</pre>
<pre style="margin:0; padding:0 ">1211: </pre>
<pre style="margin:0; padding:0 ">1212:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1213:     .qs     (classa_ctrl_en_e0_qs)</pre>
<pre style="margin:0; padding:0 ">1214:   );</pre>
<pre style="margin:0; padding:0 ">1215: </pre>
<pre style="margin:0; padding:0 ">1216: </pre>
<pre style="margin:0; padding:0 ">1217:   //   F[en_e1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1218:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1219:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1220:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1221:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1222:   ) u_classa_ctrl_en_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1223:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1224:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1225: </pre>
<pre style="margin:0; padding:0 ">1226:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1227:     .we     (classa_ctrl_en_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1228:     .wd     (classa_ctrl_en_e1_wd),</pre>
<pre style="margin:0; padding:0 ">1229: </pre>
<pre style="margin:0; padding:0 ">1230:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1231:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1232:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1233: </pre>
<pre style="margin:0; padding:0 ">1234:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1235:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1236:     .q      (reg2hw.classa_ctrl.en_e1.q ),</pre>
<pre style="margin:0; padding:0 ">1237: </pre>
<pre style="margin:0; padding:0 ">1238:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1239:     .qs     (classa_ctrl_en_e1_qs)</pre>
<pre style="margin:0; padding:0 ">1240:   );</pre>
<pre style="margin:0; padding:0 ">1241: </pre>
<pre style="margin:0; padding:0 ">1242: </pre>
<pre style="margin:0; padding:0 ">1243:   //   F[en_e2]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1244:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1245:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1247:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1248:   ) u_classa_ctrl_en_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1249:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1250:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1251: </pre>
<pre style="margin:0; padding:0 ">1252:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1253:     .we     (classa_ctrl_en_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1254:     .wd     (classa_ctrl_en_e2_wd),</pre>
<pre style="margin:0; padding:0 ">1255: </pre>
<pre style="margin:0; padding:0 ">1256:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1257:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1258:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1259: </pre>
<pre style="margin:0; padding:0 ">1260:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1261:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1262:     .q      (reg2hw.classa_ctrl.en_e2.q ),</pre>
<pre style="margin:0; padding:0 ">1263: </pre>
<pre style="margin:0; padding:0 ">1264:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1265:     .qs     (classa_ctrl_en_e2_qs)</pre>
<pre style="margin:0; padding:0 ">1266:   );</pre>
<pre style="margin:0; padding:0 ">1267: </pre>
<pre style="margin:0; padding:0 ">1268: </pre>
<pre style="margin:0; padding:0 ">1269:   //   F[en_e3]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1270:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1271:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1272:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1273:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1274:   ) u_classa_ctrl_en_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1275:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1276:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1277: </pre>
<pre style="margin:0; padding:0 ">1278:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1279:     .we     (classa_ctrl_en_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1280:     .wd     (classa_ctrl_en_e3_wd),</pre>
<pre style="margin:0; padding:0 ">1281: </pre>
<pre style="margin:0; padding:0 ">1282:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1283:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1284:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1285: </pre>
<pre style="margin:0; padding:0 ">1286:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1287:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1288:     .q      (reg2hw.classa_ctrl.en_e3.q ),</pre>
<pre style="margin:0; padding:0 ">1289: </pre>
<pre style="margin:0; padding:0 ">1290:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1291:     .qs     (classa_ctrl_en_e3_qs)</pre>
<pre style="margin:0; padding:0 ">1292:   );</pre>
<pre style="margin:0; padding:0 ">1293: </pre>
<pre style="margin:0; padding:0 ">1294: </pre>
<pre style="margin:0; padding:0 ">1295:   //   F[map_e0]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1296:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1297:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1298:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1299:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1300:   ) u_classa_ctrl_map_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1301:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1302:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1303: </pre>
<pre style="margin:0; padding:0 ">1304:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1305:     .we     (classa_ctrl_map_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1306:     .wd     (classa_ctrl_map_e0_wd),</pre>
<pre style="margin:0; padding:0 ">1307: </pre>
<pre style="margin:0; padding:0 ">1308:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1309:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1310:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1311: </pre>
<pre style="margin:0; padding:0 ">1312:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1313:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1314:     .q      (reg2hw.classa_ctrl.map_e0.q ),</pre>
<pre style="margin:0; padding:0 ">1315: </pre>
<pre style="margin:0; padding:0 ">1316:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1317:     .qs     (classa_ctrl_map_e0_qs)</pre>
<pre style="margin:0; padding:0 ">1318:   );</pre>
<pre style="margin:0; padding:0 ">1319: </pre>
<pre style="margin:0; padding:0 ">1320: </pre>
<pre style="margin:0; padding:0 ">1321:   //   F[map_e1]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1322:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1323:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1324:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1325:     .RESVAL  (2'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1326:   ) u_classa_ctrl_map_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1327:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1328:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1329: </pre>
<pre style="margin:0; padding:0 ">1330:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1331:     .we     (classa_ctrl_map_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1332:     .wd     (classa_ctrl_map_e1_wd),</pre>
<pre style="margin:0; padding:0 ">1333: </pre>
<pre style="margin:0; padding:0 ">1334:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1335:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1336:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1337: </pre>
<pre style="margin:0; padding:0 ">1338:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1339:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1340:     .q      (reg2hw.classa_ctrl.map_e1.q ),</pre>
<pre style="margin:0; padding:0 ">1341: </pre>
<pre style="margin:0; padding:0 ">1342:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1343:     .qs     (classa_ctrl_map_e1_qs)</pre>
<pre style="margin:0; padding:0 ">1344:   );</pre>
<pre style="margin:0; padding:0 ">1345: </pre>
<pre style="margin:0; padding:0 ">1346: </pre>
<pre style="margin:0; padding:0 ">1347:   //   F[map_e2]: 11:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1348:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1349:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1350:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1351:     .RESVAL  (2'h2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1352:   ) u_classa_ctrl_map_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1353:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1354:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1355: </pre>
<pre style="margin:0; padding:0 ">1356:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1357:     .we     (classa_ctrl_map_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1358:     .wd     (classa_ctrl_map_e2_wd),</pre>
<pre style="margin:0; padding:0 ">1359: </pre>
<pre style="margin:0; padding:0 ">1360:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1361:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1362:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1363: </pre>
<pre style="margin:0; padding:0 ">1364:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1365:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1366:     .q      (reg2hw.classa_ctrl.map_e2.q ),</pre>
<pre style="margin:0; padding:0 ">1367: </pre>
<pre style="margin:0; padding:0 ">1368:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1369:     .qs     (classa_ctrl_map_e2_qs)</pre>
<pre style="margin:0; padding:0 ">1370:   );</pre>
<pre style="margin:0; padding:0 ">1371: </pre>
<pre style="margin:0; padding:0 ">1372: </pre>
<pre style="margin:0; padding:0 ">1373:   //   F[map_e3]: 13:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1374:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1375:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1376:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1377:     .RESVAL  (2'h3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1378:   ) u_classa_ctrl_map_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1379:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1380:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1381: </pre>
<pre style="margin:0; padding:0 ">1382:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1383:     .we     (classa_ctrl_map_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1384:     .wd     (classa_ctrl_map_e3_wd),</pre>
<pre style="margin:0; padding:0 ">1385: </pre>
<pre style="margin:0; padding:0 ">1386:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1387:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1388:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1389: </pre>
<pre style="margin:0; padding:0 ">1390:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1391:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1392:     .q      (reg2hw.classa_ctrl.map_e3.q ),</pre>
<pre style="margin:0; padding:0 ">1393: </pre>
<pre style="margin:0; padding:0 ">1394:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1395:     .qs     (classa_ctrl_map_e3_qs)</pre>
<pre style="margin:0; padding:0 ">1396:   );</pre>
<pre style="margin:0; padding:0 ">1397: </pre>
<pre style="margin:0; padding:0 ">1398: </pre>
<pre style="margin:0; padding:0 ">1399:   // R[classa_clren]: V(False)</pre>
<pre style="margin:0; padding:0 ">1400: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1401:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1402:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1403:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1404:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1405:   ) u_classa_clren (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1406:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1407:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1408: </pre>
<pre style="margin:0; padding:0 ">1409:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1410:     .we     (classa_clren_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1411:     .wd     (classa_clren_wd),</pre>
<pre style="margin:0; padding:0 ">1412: </pre>
<pre style="margin:0; padding:0 ">1413:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1414:     .de     (hw2reg.classa_clren.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1415:     .d      (hw2reg.classa_clren.d ),</pre>
<pre style="margin:0; padding:0 ">1416: </pre>
<pre style="margin:0; padding:0 ">1417:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1418:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1419:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1420: </pre>
<pre style="margin:0; padding:0 ">1421:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1422:     .qs     (classa_clren_qs)</pre>
<pre style="margin:0; padding:0 ">1423:   );</pre>
<pre style="margin:0; padding:0 ">1424: </pre>
<pre style="margin:0; padding:0 ">1425: </pre>
<pre style="margin:0; padding:0 ">1426:   // R[classa_clr]: V(False)</pre>
<pre style="margin:0; padding:0 ">1427: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1429:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1430:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1432:   ) u_classa_clr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1433:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1434:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1435: </pre>
<pre style="margin:0; padding:0 ">1436:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1437:     .we     (classa_clr_we & classa_clren_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1438:     .wd     (classa_clr_wd),</pre>
<pre style="margin:0; padding:0 ">1439: </pre>
<pre style="margin:0; padding:0 ">1440:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1441:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1442:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1443: </pre>
<pre style="margin:0; padding:0 ">1444:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1445:     .qe     (reg2hw.classa_clr.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:     .q      (reg2hw.classa_clr.q ),</pre>
<pre style="margin:0; padding:0 ">1447: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1448:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1449:   );</pre>
<pre style="margin:0; padding:0 ">1450: </pre>
<pre style="margin:0; padding:0 ">1451: </pre>
<pre style="margin:0; padding:0 ">1452:   // R[classa_accum_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">1453: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1454:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1455:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1456:   ) u_classa_accum_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1457:     .re     (classa_accum_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1458:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1459:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1460:     .d      (hw2reg.classa_accum_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1461:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1462:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1463:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:     .qs     (classa_accum_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">1465:   );</pre>
<pre style="margin:0; padding:0 ">1466: </pre>
<pre style="margin:0; padding:0 ">1467: </pre>
<pre style="margin:0; padding:0 ">1468:   // R[classa_accum_thresh]: V(False)</pre>
<pre style="margin:0; padding:0 ">1469: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1470:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1471:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1472:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1473:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1474:   ) u_classa_accum_thresh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1475:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1476:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1477: </pre>
<pre style="margin:0; padding:0 ">1478:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1479:     .we     (classa_accum_thresh_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1480:     .wd     (classa_accum_thresh_wd),</pre>
<pre style="margin:0; padding:0 ">1481: </pre>
<pre style="margin:0; padding:0 ">1482:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1483:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1484:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1485: </pre>
<pre style="margin:0; padding:0 ">1486:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1487:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1488:     .q      (reg2hw.classa_accum_thresh.q ),</pre>
<pre style="margin:0; padding:0 ">1489: </pre>
<pre style="margin:0; padding:0 ">1490:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1491:     .qs     (classa_accum_thresh_qs)</pre>
<pre style="margin:0; padding:0 ">1492:   );</pre>
<pre style="margin:0; padding:0 ">1493: </pre>
<pre style="margin:0; padding:0 ">1494: </pre>
<pre style="margin:0; padding:0 ">1495:   // R[classa_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1496: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1497:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1498:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1499:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1500:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1501:   ) u_classa_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1502:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1503:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1504: </pre>
<pre style="margin:0; padding:0 ">1505:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1506:     .we     (classa_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1507:     .wd     (classa_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1508: </pre>
<pre style="margin:0; padding:0 ">1509:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1510:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1511:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1512: </pre>
<pre style="margin:0; padding:0 ">1513:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1514:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1515:     .q      (reg2hw.classa_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1516: </pre>
<pre style="margin:0; padding:0 ">1517:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1518:     .qs     (classa_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1519:   );</pre>
<pre style="margin:0; padding:0 ">1520: </pre>
<pre style="margin:0; padding:0 ">1521: </pre>
<pre style="margin:0; padding:0 ">1522:   // R[classa_phase0_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1523: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1524:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1525:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1526:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1527:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:   ) u_classa_phase0_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1529:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1530:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1531: </pre>
<pre style="margin:0; padding:0 ">1532:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1533:     .we     (classa_phase0_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1534:     .wd     (classa_phase0_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1535: </pre>
<pre style="margin:0; padding:0 ">1536:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1537:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1538:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1539: </pre>
<pre style="margin:0; padding:0 ">1540:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1541:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1542:     .q      (reg2hw.classa_phase0_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1543: </pre>
<pre style="margin:0; padding:0 ">1544:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1545:     .qs     (classa_phase0_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1546:   );</pre>
<pre style="margin:0; padding:0 ">1547: </pre>
<pre style="margin:0; padding:0 ">1548: </pre>
<pre style="margin:0; padding:0 ">1549:   // R[classa_phase1_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1550: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1552:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1553:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1554:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1555:   ) u_classa_phase1_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1556:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1557:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1558: </pre>
<pre style="margin:0; padding:0 ">1559:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1560:     .we     (classa_phase1_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1561:     .wd     (classa_phase1_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1562: </pre>
<pre style="margin:0; padding:0 ">1563:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1564:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1565:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1566: </pre>
<pre style="margin:0; padding:0 ">1567:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1568:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1569:     .q      (reg2hw.classa_phase1_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1570: </pre>
<pre style="margin:0; padding:0 ">1571:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1572:     .qs     (classa_phase1_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1573:   );</pre>
<pre style="margin:0; padding:0 ">1574: </pre>
<pre style="margin:0; padding:0 ">1575: </pre>
<pre style="margin:0; padding:0 ">1576:   // R[classa_phase2_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1577: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1578:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1579:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1580:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1581:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1582:   ) u_classa_phase2_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1583:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1584:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1585: </pre>
<pre style="margin:0; padding:0 ">1586:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1587:     .we     (classa_phase2_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1588:     .wd     (classa_phase2_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1589: </pre>
<pre style="margin:0; padding:0 ">1590:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1591:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1592:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1593: </pre>
<pre style="margin:0; padding:0 ">1594:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1595:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1596:     .q      (reg2hw.classa_phase2_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1597: </pre>
<pre style="margin:0; padding:0 ">1598:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1599:     .qs     (classa_phase2_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1600:   );</pre>
<pre style="margin:0; padding:0 ">1601: </pre>
<pre style="margin:0; padding:0 ">1602: </pre>
<pre style="margin:0; padding:0 ">1603:   // R[classa_phase3_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">1604: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1606:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1607:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1608:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1609:   ) u_classa_phase3_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1610:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1611:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1612: </pre>
<pre style="margin:0; padding:0 ">1613:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1614:     .we     (classa_phase3_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1615:     .wd     (classa_phase3_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">1616: </pre>
<pre style="margin:0; padding:0 ">1617:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1618:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1619:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1620: </pre>
<pre style="margin:0; padding:0 ">1621:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1622:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1623:     .q      (reg2hw.classa_phase3_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">1624: </pre>
<pre style="margin:0; padding:0 ">1625:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1626:     .qs     (classa_phase3_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">1627:   );</pre>
<pre style="margin:0; padding:0 ">1628: </pre>
<pre style="margin:0; padding:0 ">1629: </pre>
<pre style="margin:0; padding:0 ">1630:   // R[classa_esc_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">1631: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1632:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1633:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:   ) u_classa_esc_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:     .re     (classa_esc_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1636:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1637:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1638:     .d      (hw2reg.classa_esc_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1639:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1640:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1641:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1642:     .qs     (classa_esc_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">1643:   );</pre>
<pre style="margin:0; padding:0 ">1644: </pre>
<pre style="margin:0; padding:0 ">1645: </pre>
<pre style="margin:0; padding:0 ">1646:   // R[classa_state]: V(True)</pre>
<pre style="margin:0; padding:0 ">1647: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1648:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1649:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1650:   ) u_classa_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1651:     .re     (classa_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1652:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1653:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1654:     .d      (hw2reg.classa_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1655:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1656:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1657:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1658:     .qs     (classa_state_qs)</pre>
<pre style="margin:0; padding:0 ">1659:   );</pre>
<pre style="margin:0; padding:0 ">1660: </pre>
<pre style="margin:0; padding:0 ">1661: </pre>
<pre style="margin:0; padding:0 ">1662:   // R[classb_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">1663: </pre>
<pre style="margin:0; padding:0 ">1664:   //   F[en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1665:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1666:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1667:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1668:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1669:   ) u_classb_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1670:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1671:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1672: </pre>
<pre style="margin:0; padding:0 ">1673:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1674:     .we     (classb_ctrl_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1675:     .wd     (classb_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">1676: </pre>
<pre style="margin:0; padding:0 ">1677:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1678:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1679:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1680: </pre>
<pre style="margin:0; padding:0 ">1681:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1682:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1683:     .q      (reg2hw.classb_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">1684: </pre>
<pre style="margin:0; padding:0 ">1685:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1686:     .qs     (classb_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">1687:   );</pre>
<pre style="margin:0; padding:0 ">1688: </pre>
<pre style="margin:0; padding:0 ">1689: </pre>
<pre style="margin:0; padding:0 ">1690:   //   F[lock]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1691:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1692:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1693:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1694:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1695:   ) u_classb_ctrl_lock (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1696:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1697:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1698: </pre>
<pre style="margin:0; padding:0 ">1699:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1700:     .we     (classb_ctrl_lock_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1701:     .wd     (classb_ctrl_lock_wd),</pre>
<pre style="margin:0; padding:0 ">1702: </pre>
<pre style="margin:0; padding:0 ">1703:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1704:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1705:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1706: </pre>
<pre style="margin:0; padding:0 ">1707:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1708:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1709:     .q      (reg2hw.classb_ctrl.lock.q ),</pre>
<pre style="margin:0; padding:0 ">1710: </pre>
<pre style="margin:0; padding:0 ">1711:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1712:     .qs     (classb_ctrl_lock_qs)</pre>
<pre style="margin:0; padding:0 ">1713:   );</pre>
<pre style="margin:0; padding:0 ">1714: </pre>
<pre style="margin:0; padding:0 ">1715: </pre>
<pre style="margin:0; padding:0 ">1716:   //   F[en_e0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1717:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1718:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1719:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1720:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1721:   ) u_classb_ctrl_en_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1722:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1723:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1724: </pre>
<pre style="margin:0; padding:0 ">1725:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1726:     .we     (classb_ctrl_en_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1727:     .wd     (classb_ctrl_en_e0_wd),</pre>
<pre style="margin:0; padding:0 ">1728: </pre>
<pre style="margin:0; padding:0 ">1729:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1730:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1731:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1732: </pre>
<pre style="margin:0; padding:0 ">1733:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1734:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1735:     .q      (reg2hw.classb_ctrl.en_e0.q ),</pre>
<pre style="margin:0; padding:0 ">1736: </pre>
<pre style="margin:0; padding:0 ">1737:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1738:     .qs     (classb_ctrl_en_e0_qs)</pre>
<pre style="margin:0; padding:0 ">1739:   );</pre>
<pre style="margin:0; padding:0 ">1740: </pre>
<pre style="margin:0; padding:0 ">1741: </pre>
<pre style="margin:0; padding:0 ">1742:   //   F[en_e1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1743:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1744:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1745:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1746:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1747:   ) u_classb_ctrl_en_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1748:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1749:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1750: </pre>
<pre style="margin:0; padding:0 ">1751:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1752:     .we     (classb_ctrl_en_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1753:     .wd     (classb_ctrl_en_e1_wd),</pre>
<pre style="margin:0; padding:0 ">1754: </pre>
<pre style="margin:0; padding:0 ">1755:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1756:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1757:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1758: </pre>
<pre style="margin:0; padding:0 ">1759:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1760:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1761:     .q      (reg2hw.classb_ctrl.en_e1.q ),</pre>
<pre style="margin:0; padding:0 ">1762: </pre>
<pre style="margin:0; padding:0 ">1763:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1764:     .qs     (classb_ctrl_en_e1_qs)</pre>
<pre style="margin:0; padding:0 ">1765:   );</pre>
<pre style="margin:0; padding:0 ">1766: </pre>
<pre style="margin:0; padding:0 ">1767: </pre>
<pre style="margin:0; padding:0 ">1768:   //   F[en_e2]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1769:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1770:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1771:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1772:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1773:   ) u_classb_ctrl_en_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1774:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1775:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1776: </pre>
<pre style="margin:0; padding:0 ">1777:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1778:     .we     (classb_ctrl_en_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1779:     .wd     (classb_ctrl_en_e2_wd),</pre>
<pre style="margin:0; padding:0 ">1780: </pre>
<pre style="margin:0; padding:0 ">1781:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1782:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1783:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1784: </pre>
<pre style="margin:0; padding:0 ">1785:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1786:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1787:     .q      (reg2hw.classb_ctrl.en_e2.q ),</pre>
<pre style="margin:0; padding:0 ">1788: </pre>
<pre style="margin:0; padding:0 ">1789:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1790:     .qs     (classb_ctrl_en_e2_qs)</pre>
<pre style="margin:0; padding:0 ">1791:   );</pre>
<pre style="margin:0; padding:0 ">1792: </pre>
<pre style="margin:0; padding:0 ">1793: </pre>
<pre style="margin:0; padding:0 ">1794:   //   F[en_e3]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1795:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1796:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1797:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1798:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1799:   ) u_classb_ctrl_en_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1800:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1801:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1802: </pre>
<pre style="margin:0; padding:0 ">1803:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1804:     .we     (classb_ctrl_en_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1805:     .wd     (classb_ctrl_en_e3_wd),</pre>
<pre style="margin:0; padding:0 ">1806: </pre>
<pre style="margin:0; padding:0 ">1807:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1808:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1809:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1810: </pre>
<pre style="margin:0; padding:0 ">1811:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1812:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1813:     .q      (reg2hw.classb_ctrl.en_e3.q ),</pre>
<pre style="margin:0; padding:0 ">1814: </pre>
<pre style="margin:0; padding:0 ">1815:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1816:     .qs     (classb_ctrl_en_e3_qs)</pre>
<pre style="margin:0; padding:0 ">1817:   );</pre>
<pre style="margin:0; padding:0 ">1818: </pre>
<pre style="margin:0; padding:0 ">1819: </pre>
<pre style="margin:0; padding:0 ">1820:   //   F[map_e0]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1821:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1822:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1823:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1824:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1825:   ) u_classb_ctrl_map_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1826:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1827:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1828: </pre>
<pre style="margin:0; padding:0 ">1829:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1830:     .we     (classb_ctrl_map_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1831:     .wd     (classb_ctrl_map_e0_wd),</pre>
<pre style="margin:0; padding:0 ">1832: </pre>
<pre style="margin:0; padding:0 ">1833:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1834:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1835:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1836: </pre>
<pre style="margin:0; padding:0 ">1837:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1838:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1839:     .q      (reg2hw.classb_ctrl.map_e0.q ),</pre>
<pre style="margin:0; padding:0 ">1840: </pre>
<pre style="margin:0; padding:0 ">1841:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1842:     .qs     (classb_ctrl_map_e0_qs)</pre>
<pre style="margin:0; padding:0 ">1843:   );</pre>
<pre style="margin:0; padding:0 ">1844: </pre>
<pre style="margin:0; padding:0 ">1845: </pre>
<pre style="margin:0; padding:0 ">1846:   //   F[map_e1]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1847:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1848:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1849:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1850:     .RESVAL  (2'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1851:   ) u_classb_ctrl_map_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1852:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1853:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1854: </pre>
<pre style="margin:0; padding:0 ">1855:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1856:     .we     (classb_ctrl_map_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1857:     .wd     (classb_ctrl_map_e1_wd),</pre>
<pre style="margin:0; padding:0 ">1858: </pre>
<pre style="margin:0; padding:0 ">1859:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1860:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1861:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1862: </pre>
<pre style="margin:0; padding:0 ">1863:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1864:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1865:     .q      (reg2hw.classb_ctrl.map_e1.q ),</pre>
<pre style="margin:0; padding:0 ">1866: </pre>
<pre style="margin:0; padding:0 ">1867:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1868:     .qs     (classb_ctrl_map_e1_qs)</pre>
<pre style="margin:0; padding:0 ">1869:   );</pre>
<pre style="margin:0; padding:0 ">1870: </pre>
<pre style="margin:0; padding:0 ">1871: </pre>
<pre style="margin:0; padding:0 ">1872:   //   F[map_e2]: 11:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1873:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1874:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1875:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1876:     .RESVAL  (2'h2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1877:   ) u_classb_ctrl_map_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1878:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1879:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1880: </pre>
<pre style="margin:0; padding:0 ">1881:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1882:     .we     (classb_ctrl_map_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1883:     .wd     (classb_ctrl_map_e2_wd),</pre>
<pre style="margin:0; padding:0 ">1884: </pre>
<pre style="margin:0; padding:0 ">1885:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1886:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1887:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1888: </pre>
<pre style="margin:0; padding:0 ">1889:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1890:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1891:     .q      (reg2hw.classb_ctrl.map_e2.q ),</pre>
<pre style="margin:0; padding:0 ">1892: </pre>
<pre style="margin:0; padding:0 ">1893:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1894:     .qs     (classb_ctrl_map_e2_qs)</pre>
<pre style="margin:0; padding:0 ">1895:   );</pre>
<pre style="margin:0; padding:0 ">1896: </pre>
<pre style="margin:0; padding:0 ">1897: </pre>
<pre style="margin:0; padding:0 ">1898:   //   F[map_e3]: 13:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1899:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1900:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1901:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1902:     .RESVAL  (2'h3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1903:   ) u_classb_ctrl_map_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1904:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1905:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1906: </pre>
<pre style="margin:0; padding:0 ">1907:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1908:     .we     (classb_ctrl_map_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1909:     .wd     (classb_ctrl_map_e3_wd),</pre>
<pre style="margin:0; padding:0 ">1910: </pre>
<pre style="margin:0; padding:0 ">1911:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1912:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1913:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1914: </pre>
<pre style="margin:0; padding:0 ">1915:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1916:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1917:     .q      (reg2hw.classb_ctrl.map_e3.q ),</pre>
<pre style="margin:0; padding:0 ">1918: </pre>
<pre style="margin:0; padding:0 ">1919:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1920:     .qs     (classb_ctrl_map_e3_qs)</pre>
<pre style="margin:0; padding:0 ">1921:   );</pre>
<pre style="margin:0; padding:0 ">1922: </pre>
<pre style="margin:0; padding:0 ">1923: </pre>
<pre style="margin:0; padding:0 ">1924:   // R[classb_clren]: V(False)</pre>
<pre style="margin:0; padding:0 ">1925: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1926:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1927:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1928:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1929:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1930:   ) u_classb_clren (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1931:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1932:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1933: </pre>
<pre style="margin:0; padding:0 ">1934:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1935:     .we     (classb_clren_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1936:     .wd     (classb_clren_wd),</pre>
<pre style="margin:0; padding:0 ">1937: </pre>
<pre style="margin:0; padding:0 ">1938:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1939:     .de     (hw2reg.classb_clren.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1940:     .d      (hw2reg.classb_clren.d ),</pre>
<pre style="margin:0; padding:0 ">1941: </pre>
<pre style="margin:0; padding:0 ">1942:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1943:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1944:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1945: </pre>
<pre style="margin:0; padding:0 ">1946:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1947:     .qs     (classb_clren_qs)</pre>
<pre style="margin:0; padding:0 ">1948:   );</pre>
<pre style="margin:0; padding:0 ">1949: </pre>
<pre style="margin:0; padding:0 ">1950: </pre>
<pre style="margin:0; padding:0 ">1951:   // R[classb_clr]: V(False)</pre>
<pre style="margin:0; padding:0 ">1952: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1953:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1954:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1955:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1956:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1957:   ) u_classb_clr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1958:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1959:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1960: </pre>
<pre style="margin:0; padding:0 ">1961:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1962:     .we     (classb_clr_we & classb_clren_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1963:     .wd     (classb_clr_wd),</pre>
<pre style="margin:0; padding:0 ">1964: </pre>
<pre style="margin:0; padding:0 ">1965:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1966:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1967:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">1968: </pre>
<pre style="margin:0; padding:0 ">1969:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1970:     .qe     (reg2hw.classb_clr.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1971:     .q      (reg2hw.classb_clr.q ),</pre>
<pre style="margin:0; padding:0 ">1972: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1973:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">1974:   );</pre>
<pre style="margin:0; padding:0 ">1975: </pre>
<pre style="margin:0; padding:0 ">1976: </pre>
<pre style="margin:0; padding:0 ">1977:   // R[classb_accum_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">1978: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1979:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1980:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1981:   ) u_classb_accum_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1982:     .re     (classb_accum_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1983:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1984:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1985:     .d      (hw2reg.classb_accum_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1986:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1987:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1988:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1989:     .qs     (classb_accum_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">1990:   );</pre>
<pre style="margin:0; padding:0 ">1991: </pre>
<pre style="margin:0; padding:0 ">1992: </pre>
<pre style="margin:0; padding:0 ">1993:   // R[classb_accum_thresh]: V(False)</pre>
<pre style="margin:0; padding:0 ">1994: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1995:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1996:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1997:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1998:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1999:   ) u_classb_accum_thresh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2000:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2001:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2002: </pre>
<pre style="margin:0; padding:0 ">2003:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2004:     .we     (classb_accum_thresh_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2005:     .wd     (classb_accum_thresh_wd),</pre>
<pre style="margin:0; padding:0 ">2006: </pre>
<pre style="margin:0; padding:0 ">2007:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2008:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2009:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2010: </pre>
<pre style="margin:0; padding:0 ">2011:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2012:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2013:     .q      (reg2hw.classb_accum_thresh.q ),</pre>
<pre style="margin:0; padding:0 ">2014: </pre>
<pre style="margin:0; padding:0 ">2015:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2016:     .qs     (classb_accum_thresh_qs)</pre>
<pre style="margin:0; padding:0 ">2017:   );</pre>
<pre style="margin:0; padding:0 ">2018: </pre>
<pre style="margin:0; padding:0 ">2019: </pre>
<pre style="margin:0; padding:0 ">2020:   // R[classb_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2021: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2022:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2023:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2024:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2025:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2026:   ) u_classb_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2027:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2028:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2029: </pre>
<pre style="margin:0; padding:0 ">2030:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2031:     .we     (classb_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2032:     .wd     (classb_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2033: </pre>
<pre style="margin:0; padding:0 ">2034:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2035:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2036:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2037: </pre>
<pre style="margin:0; padding:0 ">2038:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2039:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2040:     .q      (reg2hw.classb_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2041: </pre>
<pre style="margin:0; padding:0 ">2042:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2043:     .qs     (classb_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2044:   );</pre>
<pre style="margin:0; padding:0 ">2045: </pre>
<pre style="margin:0; padding:0 ">2046: </pre>
<pre style="margin:0; padding:0 ">2047:   // R[classb_phase0_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2048: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2049:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2050:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2051:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2052:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2053:   ) u_classb_phase0_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2054:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2055:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2056: </pre>
<pre style="margin:0; padding:0 ">2057:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2058:     .we     (classb_phase0_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2059:     .wd     (classb_phase0_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2060: </pre>
<pre style="margin:0; padding:0 ">2061:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2062:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2063:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2064: </pre>
<pre style="margin:0; padding:0 ">2065:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2066:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2067:     .q      (reg2hw.classb_phase0_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2068: </pre>
<pre style="margin:0; padding:0 ">2069:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2070:     .qs     (classb_phase0_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2071:   );</pre>
<pre style="margin:0; padding:0 ">2072: </pre>
<pre style="margin:0; padding:0 ">2073: </pre>
<pre style="margin:0; padding:0 ">2074:   // R[classb_phase1_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2075: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2076:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2077:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2078:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2079:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2080:   ) u_classb_phase1_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2081:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2082:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2083: </pre>
<pre style="margin:0; padding:0 ">2084:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2085:     .we     (classb_phase1_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2086:     .wd     (classb_phase1_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2087: </pre>
<pre style="margin:0; padding:0 ">2088:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2089:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2090:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2091: </pre>
<pre style="margin:0; padding:0 ">2092:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2093:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2094:     .q      (reg2hw.classb_phase1_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2095: </pre>
<pre style="margin:0; padding:0 ">2096:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2097:     .qs     (classb_phase1_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2098:   );</pre>
<pre style="margin:0; padding:0 ">2099: </pre>
<pre style="margin:0; padding:0 ">2100: </pre>
<pre style="margin:0; padding:0 ">2101:   // R[classb_phase2_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2102: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2103:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2104:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2105:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2106:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2107:   ) u_classb_phase2_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2108:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2109:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2110: </pre>
<pre style="margin:0; padding:0 ">2111:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2112:     .we     (classb_phase2_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2113:     .wd     (classb_phase2_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2114: </pre>
<pre style="margin:0; padding:0 ">2115:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2116:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2117:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2118: </pre>
<pre style="margin:0; padding:0 ">2119:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2120:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2121:     .q      (reg2hw.classb_phase2_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2122: </pre>
<pre style="margin:0; padding:0 ">2123:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2124:     .qs     (classb_phase2_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2125:   );</pre>
<pre style="margin:0; padding:0 ">2126: </pre>
<pre style="margin:0; padding:0 ">2127: </pre>
<pre style="margin:0; padding:0 ">2128:   // R[classb_phase3_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2129: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2130:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2131:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2132:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2133:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2134:   ) u_classb_phase3_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2135:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2136:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2137: </pre>
<pre style="margin:0; padding:0 ">2138:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2139:     .we     (classb_phase3_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2140:     .wd     (classb_phase3_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2141: </pre>
<pre style="margin:0; padding:0 ">2142:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2143:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2144:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2145: </pre>
<pre style="margin:0; padding:0 ">2146:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2147:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2148:     .q      (reg2hw.classb_phase3_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2149: </pre>
<pre style="margin:0; padding:0 ">2150:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2151:     .qs     (classb_phase3_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2152:   );</pre>
<pre style="margin:0; padding:0 ">2153: </pre>
<pre style="margin:0; padding:0 ">2154: </pre>
<pre style="margin:0; padding:0 ">2155:   // R[classb_esc_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">2156: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2157:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2158:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2159:   ) u_classb_esc_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2160:     .re     (classb_esc_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2161:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2162:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2163:     .d      (hw2reg.classb_esc_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2164:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2165:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2166:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2167:     .qs     (classb_esc_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">2168:   );</pre>
<pre style="margin:0; padding:0 ">2169: </pre>
<pre style="margin:0; padding:0 ">2170: </pre>
<pre style="margin:0; padding:0 ">2171:   // R[classb_state]: V(True)</pre>
<pre style="margin:0; padding:0 ">2172: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2173:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2174:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2175:   ) u_classb_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2176:     .re     (classb_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2177:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2178:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2179:     .d      (hw2reg.classb_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2180:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2181:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2182:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2183:     .qs     (classb_state_qs)</pre>
<pre style="margin:0; padding:0 ">2184:   );</pre>
<pre style="margin:0; padding:0 ">2185: </pre>
<pre style="margin:0; padding:0 ">2186: </pre>
<pre style="margin:0; padding:0 ">2187:   // R[classc_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">2188: </pre>
<pre style="margin:0; padding:0 ">2189:   //   F[en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2190:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2191:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2192:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2193:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2194:   ) u_classc_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2195:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2196:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2197: </pre>
<pre style="margin:0; padding:0 ">2198:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2199:     .we     (classc_ctrl_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2200:     .wd     (classc_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">2201: </pre>
<pre style="margin:0; padding:0 ">2202:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2203:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2204:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2205: </pre>
<pre style="margin:0; padding:0 ">2206:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2207:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2208:     .q      (reg2hw.classc_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">2209: </pre>
<pre style="margin:0; padding:0 ">2210:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2211:     .qs     (classc_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">2212:   );</pre>
<pre style="margin:0; padding:0 ">2213: </pre>
<pre style="margin:0; padding:0 ">2214: </pre>
<pre style="margin:0; padding:0 ">2215:   //   F[lock]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2216:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2217:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2218:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2219:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2220:   ) u_classc_ctrl_lock (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2221:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2222:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2223: </pre>
<pre style="margin:0; padding:0 ">2224:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2225:     .we     (classc_ctrl_lock_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2226:     .wd     (classc_ctrl_lock_wd),</pre>
<pre style="margin:0; padding:0 ">2227: </pre>
<pre style="margin:0; padding:0 ">2228:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2229:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2230:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2231: </pre>
<pre style="margin:0; padding:0 ">2232:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2233:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2234:     .q      (reg2hw.classc_ctrl.lock.q ),</pre>
<pre style="margin:0; padding:0 ">2235: </pre>
<pre style="margin:0; padding:0 ">2236:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2237:     .qs     (classc_ctrl_lock_qs)</pre>
<pre style="margin:0; padding:0 ">2238:   );</pre>
<pre style="margin:0; padding:0 ">2239: </pre>
<pre style="margin:0; padding:0 ">2240: </pre>
<pre style="margin:0; padding:0 ">2241:   //   F[en_e0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2242:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2243:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2244:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2245:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2246:   ) u_classc_ctrl_en_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2247:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2248:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2249: </pre>
<pre style="margin:0; padding:0 ">2250:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2251:     .we     (classc_ctrl_en_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2252:     .wd     (classc_ctrl_en_e0_wd),</pre>
<pre style="margin:0; padding:0 ">2253: </pre>
<pre style="margin:0; padding:0 ">2254:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2255:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2256:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2257: </pre>
<pre style="margin:0; padding:0 ">2258:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2259:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2260:     .q      (reg2hw.classc_ctrl.en_e0.q ),</pre>
<pre style="margin:0; padding:0 ">2261: </pre>
<pre style="margin:0; padding:0 ">2262:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2263:     .qs     (classc_ctrl_en_e0_qs)</pre>
<pre style="margin:0; padding:0 ">2264:   );</pre>
<pre style="margin:0; padding:0 ">2265: </pre>
<pre style="margin:0; padding:0 ">2266: </pre>
<pre style="margin:0; padding:0 ">2267:   //   F[en_e1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2268:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2269:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2270:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2271:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2272:   ) u_classc_ctrl_en_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2273:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2274:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2275: </pre>
<pre style="margin:0; padding:0 ">2276:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2277:     .we     (classc_ctrl_en_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2278:     .wd     (classc_ctrl_en_e1_wd),</pre>
<pre style="margin:0; padding:0 ">2279: </pre>
<pre style="margin:0; padding:0 ">2280:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2281:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2282:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2283: </pre>
<pre style="margin:0; padding:0 ">2284:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2285:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2286:     .q      (reg2hw.classc_ctrl.en_e1.q ),</pre>
<pre style="margin:0; padding:0 ">2287: </pre>
<pre style="margin:0; padding:0 ">2288:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2289:     .qs     (classc_ctrl_en_e1_qs)</pre>
<pre style="margin:0; padding:0 ">2290:   );</pre>
<pre style="margin:0; padding:0 ">2291: </pre>
<pre style="margin:0; padding:0 ">2292: </pre>
<pre style="margin:0; padding:0 ">2293:   //   F[en_e2]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2294:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2295:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2296:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2297:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2298:   ) u_classc_ctrl_en_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2299:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2300:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2301: </pre>
<pre style="margin:0; padding:0 ">2302:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2303:     .we     (classc_ctrl_en_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2304:     .wd     (classc_ctrl_en_e2_wd),</pre>
<pre style="margin:0; padding:0 ">2305: </pre>
<pre style="margin:0; padding:0 ">2306:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2307:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2308:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2309: </pre>
<pre style="margin:0; padding:0 ">2310:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2311:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2312:     .q      (reg2hw.classc_ctrl.en_e2.q ),</pre>
<pre style="margin:0; padding:0 ">2313: </pre>
<pre style="margin:0; padding:0 ">2314:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2315:     .qs     (classc_ctrl_en_e2_qs)</pre>
<pre style="margin:0; padding:0 ">2316:   );</pre>
<pre style="margin:0; padding:0 ">2317: </pre>
<pre style="margin:0; padding:0 ">2318: </pre>
<pre style="margin:0; padding:0 ">2319:   //   F[en_e3]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2320:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2321:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2322:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2323:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2324:   ) u_classc_ctrl_en_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2325:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2326:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2327: </pre>
<pre style="margin:0; padding:0 ">2328:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2329:     .we     (classc_ctrl_en_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2330:     .wd     (classc_ctrl_en_e3_wd),</pre>
<pre style="margin:0; padding:0 ">2331: </pre>
<pre style="margin:0; padding:0 ">2332:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2333:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2334:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2335: </pre>
<pre style="margin:0; padding:0 ">2336:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2337:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2338:     .q      (reg2hw.classc_ctrl.en_e3.q ),</pre>
<pre style="margin:0; padding:0 ">2339: </pre>
<pre style="margin:0; padding:0 ">2340:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2341:     .qs     (classc_ctrl_en_e3_qs)</pre>
<pre style="margin:0; padding:0 ">2342:   );</pre>
<pre style="margin:0; padding:0 ">2343: </pre>
<pre style="margin:0; padding:0 ">2344: </pre>
<pre style="margin:0; padding:0 ">2345:   //   F[map_e0]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2346:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2347:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2348:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2349:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2350:   ) u_classc_ctrl_map_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2351:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2352:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2353: </pre>
<pre style="margin:0; padding:0 ">2354:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2355:     .we     (classc_ctrl_map_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2356:     .wd     (classc_ctrl_map_e0_wd),</pre>
<pre style="margin:0; padding:0 ">2357: </pre>
<pre style="margin:0; padding:0 ">2358:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2359:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2360:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2361: </pre>
<pre style="margin:0; padding:0 ">2362:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2363:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2364:     .q      (reg2hw.classc_ctrl.map_e0.q ),</pre>
<pre style="margin:0; padding:0 ">2365: </pre>
<pre style="margin:0; padding:0 ">2366:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2367:     .qs     (classc_ctrl_map_e0_qs)</pre>
<pre style="margin:0; padding:0 ">2368:   );</pre>
<pre style="margin:0; padding:0 ">2369: </pre>
<pre style="margin:0; padding:0 ">2370: </pre>
<pre style="margin:0; padding:0 ">2371:   //   F[map_e1]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2372:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2373:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2374:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2375:     .RESVAL  (2'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2376:   ) u_classc_ctrl_map_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2377:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2378:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2379: </pre>
<pre style="margin:0; padding:0 ">2380:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2381:     .we     (classc_ctrl_map_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2382:     .wd     (classc_ctrl_map_e1_wd),</pre>
<pre style="margin:0; padding:0 ">2383: </pre>
<pre style="margin:0; padding:0 ">2384:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2385:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2386:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2387: </pre>
<pre style="margin:0; padding:0 ">2388:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2389:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2390:     .q      (reg2hw.classc_ctrl.map_e1.q ),</pre>
<pre style="margin:0; padding:0 ">2391: </pre>
<pre style="margin:0; padding:0 ">2392:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2393:     .qs     (classc_ctrl_map_e1_qs)</pre>
<pre style="margin:0; padding:0 ">2394:   );</pre>
<pre style="margin:0; padding:0 ">2395: </pre>
<pre style="margin:0; padding:0 ">2396: </pre>
<pre style="margin:0; padding:0 ">2397:   //   F[map_e2]: 11:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2398:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2399:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2400:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2401:     .RESVAL  (2'h2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2402:   ) u_classc_ctrl_map_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2403:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2404:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2405: </pre>
<pre style="margin:0; padding:0 ">2406:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2407:     .we     (classc_ctrl_map_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2408:     .wd     (classc_ctrl_map_e2_wd),</pre>
<pre style="margin:0; padding:0 ">2409: </pre>
<pre style="margin:0; padding:0 ">2410:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2411:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2412:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2413: </pre>
<pre style="margin:0; padding:0 ">2414:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2415:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2416:     .q      (reg2hw.classc_ctrl.map_e2.q ),</pre>
<pre style="margin:0; padding:0 ">2417: </pre>
<pre style="margin:0; padding:0 ">2418:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2419:     .qs     (classc_ctrl_map_e2_qs)</pre>
<pre style="margin:0; padding:0 ">2420:   );</pre>
<pre style="margin:0; padding:0 ">2421: </pre>
<pre style="margin:0; padding:0 ">2422: </pre>
<pre style="margin:0; padding:0 ">2423:   //   F[map_e3]: 13:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2424:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2425:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2426:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2427:     .RESVAL  (2'h3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2428:   ) u_classc_ctrl_map_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2429:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2430:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2431: </pre>
<pre style="margin:0; padding:0 ">2432:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2433:     .we     (classc_ctrl_map_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2434:     .wd     (classc_ctrl_map_e3_wd),</pre>
<pre style="margin:0; padding:0 ">2435: </pre>
<pre style="margin:0; padding:0 ">2436:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2437:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2438:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2439: </pre>
<pre style="margin:0; padding:0 ">2440:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2441:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2442:     .q      (reg2hw.classc_ctrl.map_e3.q ),</pre>
<pre style="margin:0; padding:0 ">2443: </pre>
<pre style="margin:0; padding:0 ">2444:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2445:     .qs     (classc_ctrl_map_e3_qs)</pre>
<pre style="margin:0; padding:0 ">2446:   );</pre>
<pre style="margin:0; padding:0 ">2447: </pre>
<pre style="margin:0; padding:0 ">2448: </pre>
<pre style="margin:0; padding:0 ">2449:   // R[classc_clren]: V(False)</pre>
<pre style="margin:0; padding:0 ">2450: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2451:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2452:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2453:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2454:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2455:   ) u_classc_clren (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2456:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2457:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2458: </pre>
<pre style="margin:0; padding:0 ">2459:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2460:     .we     (classc_clren_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2461:     .wd     (classc_clren_wd),</pre>
<pre style="margin:0; padding:0 ">2462: </pre>
<pre style="margin:0; padding:0 ">2463:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2464:     .de     (hw2reg.classc_clren.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2465:     .d      (hw2reg.classc_clren.d ),</pre>
<pre style="margin:0; padding:0 ">2466: </pre>
<pre style="margin:0; padding:0 ">2467:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2468:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2469:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2470: </pre>
<pre style="margin:0; padding:0 ">2471:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2472:     .qs     (classc_clren_qs)</pre>
<pre style="margin:0; padding:0 ">2473:   );</pre>
<pre style="margin:0; padding:0 ">2474: </pre>
<pre style="margin:0; padding:0 ">2475: </pre>
<pre style="margin:0; padding:0 ">2476:   // R[classc_clr]: V(False)</pre>
<pre style="margin:0; padding:0 ">2477: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2478:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2479:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2480:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2481:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2482:   ) u_classc_clr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2483:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2484:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2485: </pre>
<pre style="margin:0; padding:0 ">2486:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2487:     .we     (classc_clr_we & classc_clren_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2488:     .wd     (classc_clr_wd),</pre>
<pre style="margin:0; padding:0 ">2489: </pre>
<pre style="margin:0; padding:0 ">2490:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2491:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2492:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2493: </pre>
<pre style="margin:0; padding:0 ">2494:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2495:     .qe     (reg2hw.classc_clr.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2496:     .q      (reg2hw.classc_clr.q ),</pre>
<pre style="margin:0; padding:0 ">2497: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2498:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">2499:   );</pre>
<pre style="margin:0; padding:0 ">2500: </pre>
<pre style="margin:0; padding:0 ">2501: </pre>
<pre style="margin:0; padding:0 ">2502:   // R[classc_accum_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">2503: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2504:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2505:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2506:   ) u_classc_accum_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2507:     .re     (classc_accum_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2508:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2509:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2510:     .d      (hw2reg.classc_accum_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2511:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2512:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2513:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2514:     .qs     (classc_accum_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">2515:   );</pre>
<pre style="margin:0; padding:0 ">2516: </pre>
<pre style="margin:0; padding:0 ">2517: </pre>
<pre style="margin:0; padding:0 ">2518:   // R[classc_accum_thresh]: V(False)</pre>
<pre style="margin:0; padding:0 ">2519: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2520:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2521:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2522:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2523:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2524:   ) u_classc_accum_thresh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2525:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2526:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2527: </pre>
<pre style="margin:0; padding:0 ">2528:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2529:     .we     (classc_accum_thresh_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2530:     .wd     (classc_accum_thresh_wd),</pre>
<pre style="margin:0; padding:0 ">2531: </pre>
<pre style="margin:0; padding:0 ">2532:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2533:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2534:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2535: </pre>
<pre style="margin:0; padding:0 ">2536:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2537:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2538:     .q      (reg2hw.classc_accum_thresh.q ),</pre>
<pre style="margin:0; padding:0 ">2539: </pre>
<pre style="margin:0; padding:0 ">2540:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2541:     .qs     (classc_accum_thresh_qs)</pre>
<pre style="margin:0; padding:0 ">2542:   );</pre>
<pre style="margin:0; padding:0 ">2543: </pre>
<pre style="margin:0; padding:0 ">2544: </pre>
<pre style="margin:0; padding:0 ">2545:   // R[classc_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2546: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2547:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2548:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2549:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2550:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2551:   ) u_classc_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2552:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2553:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2554: </pre>
<pre style="margin:0; padding:0 ">2555:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2556:     .we     (classc_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2557:     .wd     (classc_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2558: </pre>
<pre style="margin:0; padding:0 ">2559:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2560:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2561:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2562: </pre>
<pre style="margin:0; padding:0 ">2563:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2564:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2565:     .q      (reg2hw.classc_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2566: </pre>
<pre style="margin:0; padding:0 ">2567:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2568:     .qs     (classc_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2569:   );</pre>
<pre style="margin:0; padding:0 ">2570: </pre>
<pre style="margin:0; padding:0 ">2571: </pre>
<pre style="margin:0; padding:0 ">2572:   // R[classc_phase0_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2573: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2574:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2575:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2576:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2577:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2578:   ) u_classc_phase0_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2579:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2580:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2581: </pre>
<pre style="margin:0; padding:0 ">2582:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2583:     .we     (classc_phase0_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2584:     .wd     (classc_phase0_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2585: </pre>
<pre style="margin:0; padding:0 ">2586:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2587:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2588:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2589: </pre>
<pre style="margin:0; padding:0 ">2590:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2591:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2592:     .q      (reg2hw.classc_phase0_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2593: </pre>
<pre style="margin:0; padding:0 ">2594:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2595:     .qs     (classc_phase0_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2596:   );</pre>
<pre style="margin:0; padding:0 ">2597: </pre>
<pre style="margin:0; padding:0 ">2598: </pre>
<pre style="margin:0; padding:0 ">2599:   // R[classc_phase1_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2600: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2601:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2602:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2603:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2604:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2605:   ) u_classc_phase1_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2606:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2607:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2608: </pre>
<pre style="margin:0; padding:0 ">2609:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2610:     .we     (classc_phase1_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2611:     .wd     (classc_phase1_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2612: </pre>
<pre style="margin:0; padding:0 ">2613:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2614:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2615:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2616: </pre>
<pre style="margin:0; padding:0 ">2617:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2618:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2619:     .q      (reg2hw.classc_phase1_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2620: </pre>
<pre style="margin:0; padding:0 ">2621:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2622:     .qs     (classc_phase1_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2623:   );</pre>
<pre style="margin:0; padding:0 ">2624: </pre>
<pre style="margin:0; padding:0 ">2625: </pre>
<pre style="margin:0; padding:0 ">2626:   // R[classc_phase2_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2627: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2628:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2629:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2630:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2631:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2632:   ) u_classc_phase2_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2633:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2634:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2635: </pre>
<pre style="margin:0; padding:0 ">2636:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2637:     .we     (classc_phase2_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2638:     .wd     (classc_phase2_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2639: </pre>
<pre style="margin:0; padding:0 ">2640:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2641:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2642:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2643: </pre>
<pre style="margin:0; padding:0 ">2644:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2645:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2646:     .q      (reg2hw.classc_phase2_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2647: </pre>
<pre style="margin:0; padding:0 ">2648:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2649:     .qs     (classc_phase2_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2650:   );</pre>
<pre style="margin:0; padding:0 ">2651: </pre>
<pre style="margin:0; padding:0 ">2652: </pre>
<pre style="margin:0; padding:0 ">2653:   // R[classc_phase3_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">2654: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2655:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2656:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2657:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2658:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2659:   ) u_classc_phase3_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2660:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2661:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2662: </pre>
<pre style="margin:0; padding:0 ">2663:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2664:     .we     (classc_phase3_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2665:     .wd     (classc_phase3_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">2666: </pre>
<pre style="margin:0; padding:0 ">2667:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2668:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2669:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2670: </pre>
<pre style="margin:0; padding:0 ">2671:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2672:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2673:     .q      (reg2hw.classc_phase3_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">2674: </pre>
<pre style="margin:0; padding:0 ">2675:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2676:     .qs     (classc_phase3_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">2677:   );</pre>
<pre style="margin:0; padding:0 ">2678: </pre>
<pre style="margin:0; padding:0 ">2679: </pre>
<pre style="margin:0; padding:0 ">2680:   // R[classc_esc_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">2681: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2682:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2683:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2684:   ) u_classc_esc_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2685:     .re     (classc_esc_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2686:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2687:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2688:     .d      (hw2reg.classc_esc_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2689:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2690:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2691:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2692:     .qs     (classc_esc_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">2693:   );</pre>
<pre style="margin:0; padding:0 ">2694: </pre>
<pre style="margin:0; padding:0 ">2695: </pre>
<pre style="margin:0; padding:0 ">2696:   // R[classc_state]: V(True)</pre>
<pre style="margin:0; padding:0 ">2697: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2698:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2699:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2700:   ) u_classc_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2701:     .re     (classc_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2702:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2703:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2704:     .d      (hw2reg.classc_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2705:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2706:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2707:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2708:     .qs     (classc_state_qs)</pre>
<pre style="margin:0; padding:0 ">2709:   );</pre>
<pre style="margin:0; padding:0 ">2710: </pre>
<pre style="margin:0; padding:0 ">2711: </pre>
<pre style="margin:0; padding:0 ">2712:   // R[classd_ctrl]: V(False)</pre>
<pre style="margin:0; padding:0 ">2713: </pre>
<pre style="margin:0; padding:0 ">2714:   //   F[en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2715:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2716:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2717:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2718:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2719:   ) u_classd_ctrl_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2720:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2721:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2722: </pre>
<pre style="margin:0; padding:0 ">2723:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2724:     .we     (classd_ctrl_en_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2725:     .wd     (classd_ctrl_en_wd),</pre>
<pre style="margin:0; padding:0 ">2726: </pre>
<pre style="margin:0; padding:0 ">2727:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2728:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2729:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2730: </pre>
<pre style="margin:0; padding:0 ">2731:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2732:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2733:     .q      (reg2hw.classd_ctrl.en.q ),</pre>
<pre style="margin:0; padding:0 ">2734: </pre>
<pre style="margin:0; padding:0 ">2735:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2736:     .qs     (classd_ctrl_en_qs)</pre>
<pre style="margin:0; padding:0 ">2737:   );</pre>
<pre style="margin:0; padding:0 ">2738: </pre>
<pre style="margin:0; padding:0 ">2739: </pre>
<pre style="margin:0; padding:0 ">2740:   //   F[lock]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2741:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2742:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2743:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2744:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2745:   ) u_classd_ctrl_lock (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2746:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2747:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2748: </pre>
<pre style="margin:0; padding:0 ">2749:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2750:     .we     (classd_ctrl_lock_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2751:     .wd     (classd_ctrl_lock_wd),</pre>
<pre style="margin:0; padding:0 ">2752: </pre>
<pre style="margin:0; padding:0 ">2753:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2754:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2755:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2756: </pre>
<pre style="margin:0; padding:0 ">2757:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2758:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2759:     .q      (reg2hw.classd_ctrl.lock.q ),</pre>
<pre style="margin:0; padding:0 ">2760: </pre>
<pre style="margin:0; padding:0 ">2761:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2762:     .qs     (classd_ctrl_lock_qs)</pre>
<pre style="margin:0; padding:0 ">2763:   );</pre>
<pre style="margin:0; padding:0 ">2764: </pre>
<pre style="margin:0; padding:0 ">2765: </pre>
<pre style="margin:0; padding:0 ">2766:   //   F[en_e0]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2767:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2768:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2769:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2770:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2771:   ) u_classd_ctrl_en_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2772:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2773:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2774: </pre>
<pre style="margin:0; padding:0 ">2775:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2776:     .we     (classd_ctrl_en_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2777:     .wd     (classd_ctrl_en_e0_wd),</pre>
<pre style="margin:0; padding:0 ">2778: </pre>
<pre style="margin:0; padding:0 ">2779:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2780:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2781:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2782: </pre>
<pre style="margin:0; padding:0 ">2783:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2784:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2785:     .q      (reg2hw.classd_ctrl.en_e0.q ),</pre>
<pre style="margin:0; padding:0 ">2786: </pre>
<pre style="margin:0; padding:0 ">2787:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2788:     .qs     (classd_ctrl_en_e0_qs)</pre>
<pre style="margin:0; padding:0 ">2789:   );</pre>
<pre style="margin:0; padding:0 ">2790: </pre>
<pre style="margin:0; padding:0 ">2791: </pre>
<pre style="margin:0; padding:0 ">2792:   //   F[en_e1]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2793:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2794:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2795:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2796:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2797:   ) u_classd_ctrl_en_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2798:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2799:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2800: </pre>
<pre style="margin:0; padding:0 ">2801:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2802:     .we     (classd_ctrl_en_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2803:     .wd     (classd_ctrl_en_e1_wd),</pre>
<pre style="margin:0; padding:0 ">2804: </pre>
<pre style="margin:0; padding:0 ">2805:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2806:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2807:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2808: </pre>
<pre style="margin:0; padding:0 ">2809:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2810:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2811:     .q      (reg2hw.classd_ctrl.en_e1.q ),</pre>
<pre style="margin:0; padding:0 ">2812: </pre>
<pre style="margin:0; padding:0 ">2813:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2814:     .qs     (classd_ctrl_en_e1_qs)</pre>
<pre style="margin:0; padding:0 ">2815:   );</pre>
<pre style="margin:0; padding:0 ">2816: </pre>
<pre style="margin:0; padding:0 ">2817: </pre>
<pre style="margin:0; padding:0 ">2818:   //   F[en_e2]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2819:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2820:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2821:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2822:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2823:   ) u_classd_ctrl_en_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2824:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2825:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2826: </pre>
<pre style="margin:0; padding:0 ">2827:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2828:     .we     (classd_ctrl_en_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2829:     .wd     (classd_ctrl_en_e2_wd),</pre>
<pre style="margin:0; padding:0 ">2830: </pre>
<pre style="margin:0; padding:0 ">2831:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2832:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2833:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2834: </pre>
<pre style="margin:0; padding:0 ">2835:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2836:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2837:     .q      (reg2hw.classd_ctrl.en_e2.q ),</pre>
<pre style="margin:0; padding:0 ">2838: </pre>
<pre style="margin:0; padding:0 ">2839:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2840:     .qs     (classd_ctrl_en_e2_qs)</pre>
<pre style="margin:0; padding:0 ">2841:   );</pre>
<pre style="margin:0; padding:0 ">2842: </pre>
<pre style="margin:0; padding:0 ">2843: </pre>
<pre style="margin:0; padding:0 ">2844:   //   F[en_e3]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2845:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2846:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2847:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2848:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2849:   ) u_classd_ctrl_en_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2850:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2851:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2852: </pre>
<pre style="margin:0; padding:0 ">2853:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2854:     .we     (classd_ctrl_en_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2855:     .wd     (classd_ctrl_en_e3_wd),</pre>
<pre style="margin:0; padding:0 ">2856: </pre>
<pre style="margin:0; padding:0 ">2857:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2858:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2859:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2860: </pre>
<pre style="margin:0; padding:0 ">2861:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2862:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2863:     .q      (reg2hw.classd_ctrl.en_e3.q ),</pre>
<pre style="margin:0; padding:0 ">2864: </pre>
<pre style="margin:0; padding:0 ">2865:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2866:     .qs     (classd_ctrl_en_e3_qs)</pre>
<pre style="margin:0; padding:0 ">2867:   );</pre>
<pre style="margin:0; padding:0 ">2868: </pre>
<pre style="margin:0; padding:0 ">2869: </pre>
<pre style="margin:0; padding:0 ">2870:   //   F[map_e0]: 7:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2871:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2872:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2873:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2874:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2875:   ) u_classd_ctrl_map_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2876:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2877:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2878: </pre>
<pre style="margin:0; padding:0 ">2879:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2880:     .we     (classd_ctrl_map_e0_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2881:     .wd     (classd_ctrl_map_e0_wd),</pre>
<pre style="margin:0; padding:0 ">2882: </pre>
<pre style="margin:0; padding:0 ">2883:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2884:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2885:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2886: </pre>
<pre style="margin:0; padding:0 ">2887:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2888:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2889:     .q      (reg2hw.classd_ctrl.map_e0.q ),</pre>
<pre style="margin:0; padding:0 ">2890: </pre>
<pre style="margin:0; padding:0 ">2891:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2892:     .qs     (classd_ctrl_map_e0_qs)</pre>
<pre style="margin:0; padding:0 ">2893:   );</pre>
<pre style="margin:0; padding:0 ">2894: </pre>
<pre style="margin:0; padding:0 ">2895: </pre>
<pre style="margin:0; padding:0 ">2896:   //   F[map_e1]: 9:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2897:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2898:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2899:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2900:     .RESVAL  (2'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2901:   ) u_classd_ctrl_map_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2902:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2903:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2904: </pre>
<pre style="margin:0; padding:0 ">2905:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2906:     .we     (classd_ctrl_map_e1_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2907:     .wd     (classd_ctrl_map_e1_wd),</pre>
<pre style="margin:0; padding:0 ">2908: </pre>
<pre style="margin:0; padding:0 ">2909:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2910:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2911:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2912: </pre>
<pre style="margin:0; padding:0 ">2913:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2914:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2915:     .q      (reg2hw.classd_ctrl.map_e1.q ),</pre>
<pre style="margin:0; padding:0 ">2916: </pre>
<pre style="margin:0; padding:0 ">2917:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2918:     .qs     (classd_ctrl_map_e1_qs)</pre>
<pre style="margin:0; padding:0 ">2919:   );</pre>
<pre style="margin:0; padding:0 ">2920: </pre>
<pre style="margin:0; padding:0 ">2921: </pre>
<pre style="margin:0; padding:0 ">2922:   //   F[map_e2]: 11:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2923:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2924:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2925:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2926:     .RESVAL  (2'h2)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2927:   ) u_classd_ctrl_map_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2928:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2929:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2930: </pre>
<pre style="margin:0; padding:0 ">2931:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2932:     .we     (classd_ctrl_map_e2_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2933:     .wd     (classd_ctrl_map_e2_wd),</pre>
<pre style="margin:0; padding:0 ">2934: </pre>
<pre style="margin:0; padding:0 ">2935:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2936:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2937:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2938: </pre>
<pre style="margin:0; padding:0 ">2939:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2940:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2941:     .q      (reg2hw.classd_ctrl.map_e2.q ),</pre>
<pre style="margin:0; padding:0 ">2942: </pre>
<pre style="margin:0; padding:0 ">2943:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2944:     .qs     (classd_ctrl_map_e2_qs)</pre>
<pre style="margin:0; padding:0 ">2945:   );</pre>
<pre style="margin:0; padding:0 ">2946: </pre>
<pre style="margin:0; padding:0 ">2947: </pre>
<pre style="margin:0; padding:0 ">2948:   //   F[map_e3]: 13:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2949:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2950:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2951:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2952:     .RESVAL  (2'h3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2953:   ) u_classd_ctrl_map_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2954:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2955:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2956: </pre>
<pre style="margin:0; padding:0 ">2957:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2958:     .we     (classd_ctrl_map_e3_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2959:     .wd     (classd_ctrl_map_e3_wd),</pre>
<pre style="margin:0; padding:0 ">2960: </pre>
<pre style="margin:0; padding:0 ">2961:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2962:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2963:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2964: </pre>
<pre style="margin:0; padding:0 ">2965:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2966:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2967:     .q      (reg2hw.classd_ctrl.map_e3.q ),</pre>
<pre style="margin:0; padding:0 ">2968: </pre>
<pre style="margin:0; padding:0 ">2969:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2970:     .qs     (classd_ctrl_map_e3_qs)</pre>
<pre style="margin:0; padding:0 ">2971:   );</pre>
<pre style="margin:0; padding:0 ">2972: </pre>
<pre style="margin:0; padding:0 ">2973: </pre>
<pre style="margin:0; padding:0 ">2974:   // R[classd_clren]: V(False)</pre>
<pre style="margin:0; padding:0 ">2975: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2976:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2977:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2978:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2979:     .RESVAL  (1'h1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2980:   ) u_classd_clren (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2981:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2982:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2983: </pre>
<pre style="margin:0; padding:0 ">2984:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2985:     .we     (classd_clren_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2986:     .wd     (classd_clren_wd),</pre>
<pre style="margin:0; padding:0 ">2987: </pre>
<pre style="margin:0; padding:0 ">2988:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2989:     .de     (hw2reg.classd_clren.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2990:     .d      (hw2reg.classd_clren.d ),</pre>
<pre style="margin:0; padding:0 ">2991: </pre>
<pre style="margin:0; padding:0 ">2992:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2993:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2994:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2995: </pre>
<pre style="margin:0; padding:0 ">2996:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2997:     .qs     (classd_clren_qs)</pre>
<pre style="margin:0; padding:0 ">2998:   );</pre>
<pre style="margin:0; padding:0 ">2999: </pre>
<pre style="margin:0; padding:0 ">3000: </pre>
<pre style="margin:0; padding:0 ">3001:   // R[classd_clr]: V(False)</pre>
<pre style="margin:0; padding:0 ">3002: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3003:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3004:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3005:     .SWACCESS("WO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3006:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3007:   ) u_classd_clr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3008:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3009:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3010: </pre>
<pre style="margin:0; padding:0 ">3011:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3012:     .we     (classd_clr_we & classd_clren_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3013:     .wd     (classd_clr_wd),</pre>
<pre style="margin:0; padding:0 ">3014: </pre>
<pre style="margin:0; padding:0 ">3015:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3016:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3017:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3018: </pre>
<pre style="margin:0; padding:0 ">3019:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3020:     .qe     (reg2hw.classd_clr.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3021:     .q      (reg2hw.classd_clr.q ),</pre>
<pre style="margin:0; padding:0 ">3022: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3023:     .qs     ()</pre>
<pre style="margin:0; padding:0 ">3024:   );</pre>
<pre style="margin:0; padding:0 ">3025: </pre>
<pre style="margin:0; padding:0 ">3026: </pre>
<pre style="margin:0; padding:0 ">3027:   // R[classd_accum_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">3028: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3029:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3030:     .DW    (16)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3031:   ) u_classd_accum_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3032:     .re     (classd_accum_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3033:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3034:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3035:     .d      (hw2reg.classd_accum_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3036:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3037:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3038:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3039:     .qs     (classd_accum_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">3040:   );</pre>
<pre style="margin:0; padding:0 ">3041: </pre>
<pre style="margin:0; padding:0 ">3042: </pre>
<pre style="margin:0; padding:0 ">3043:   // R[classd_accum_thresh]: V(False)</pre>
<pre style="margin:0; padding:0 ">3044: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3045:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3046:     .DW      (16),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3047:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3048:     .RESVAL  (16'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3049:   ) u_classd_accum_thresh (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3050:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3051:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3052: </pre>
<pre style="margin:0; padding:0 ">3053:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3054:     .we     (classd_accum_thresh_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3055:     .wd     (classd_accum_thresh_wd),</pre>
<pre style="margin:0; padding:0 ">3056: </pre>
<pre style="margin:0; padding:0 ">3057:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3058:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3059:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3060: </pre>
<pre style="margin:0; padding:0 ">3061:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3062:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3063:     .q      (reg2hw.classd_accum_thresh.q ),</pre>
<pre style="margin:0; padding:0 ">3064: </pre>
<pre style="margin:0; padding:0 ">3065:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3066:     .qs     (classd_accum_thresh_qs)</pre>
<pre style="margin:0; padding:0 ">3067:   );</pre>
<pre style="margin:0; padding:0 ">3068: </pre>
<pre style="margin:0; padding:0 ">3069: </pre>
<pre style="margin:0; padding:0 ">3070:   // R[classd_timeout_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3071: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3072:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3073:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3074:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3075:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3076:   ) u_classd_timeout_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3077:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3078:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3079: </pre>
<pre style="margin:0; padding:0 ">3080:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3081:     .we     (classd_timeout_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3082:     .wd     (classd_timeout_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3083: </pre>
<pre style="margin:0; padding:0 ">3084:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3085:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3086:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3087: </pre>
<pre style="margin:0; padding:0 ">3088:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3089:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3090:     .q      (reg2hw.classd_timeout_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3091: </pre>
<pre style="margin:0; padding:0 ">3092:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3093:     .qs     (classd_timeout_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3094:   );</pre>
<pre style="margin:0; padding:0 ">3095: </pre>
<pre style="margin:0; padding:0 ">3096: </pre>
<pre style="margin:0; padding:0 ">3097:   // R[classd_phase0_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3098: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3099:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3100:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3101:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3102:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3103:   ) u_classd_phase0_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3104:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3105:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3106: </pre>
<pre style="margin:0; padding:0 ">3107:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3108:     .we     (classd_phase0_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3109:     .wd     (classd_phase0_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3110: </pre>
<pre style="margin:0; padding:0 ">3111:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3112:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3113:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3114: </pre>
<pre style="margin:0; padding:0 ">3115:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3116:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3117:     .q      (reg2hw.classd_phase0_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3118: </pre>
<pre style="margin:0; padding:0 ">3119:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3120:     .qs     (classd_phase0_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3121:   );</pre>
<pre style="margin:0; padding:0 ">3122: </pre>
<pre style="margin:0; padding:0 ">3123: </pre>
<pre style="margin:0; padding:0 ">3124:   // R[classd_phase1_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3125: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3126:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3127:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3128:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3129:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3130:   ) u_classd_phase1_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3131:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3132:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3133: </pre>
<pre style="margin:0; padding:0 ">3134:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3135:     .we     (classd_phase1_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3136:     .wd     (classd_phase1_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3137: </pre>
<pre style="margin:0; padding:0 ">3138:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3139:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3140:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3141: </pre>
<pre style="margin:0; padding:0 ">3142:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3143:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3144:     .q      (reg2hw.classd_phase1_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3145: </pre>
<pre style="margin:0; padding:0 ">3146:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3147:     .qs     (classd_phase1_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3148:   );</pre>
<pre style="margin:0; padding:0 ">3149: </pre>
<pre style="margin:0; padding:0 ">3150: </pre>
<pre style="margin:0; padding:0 ">3151:   // R[classd_phase2_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3152: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3153:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3154:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3155:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3156:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3157:   ) u_classd_phase2_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3158:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3159:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3160: </pre>
<pre style="margin:0; padding:0 ">3161:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3162:     .we     (classd_phase2_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3163:     .wd     (classd_phase2_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3164: </pre>
<pre style="margin:0; padding:0 ">3165:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3166:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3167:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3168: </pre>
<pre style="margin:0; padding:0 ">3169:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3170:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3171:     .q      (reg2hw.classd_phase2_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3172: </pre>
<pre style="margin:0; padding:0 ">3173:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3174:     .qs     (classd_phase2_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3175:   );</pre>
<pre style="margin:0; padding:0 ">3176: </pre>
<pre style="margin:0; padding:0 ">3177: </pre>
<pre style="margin:0; padding:0 ">3178:   // R[classd_phase3_cyc]: V(False)</pre>
<pre style="margin:0; padding:0 ">3179: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3180:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3181:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3182:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3183:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3184:   ) u_classd_phase3_cyc (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3185:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3186:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3187: </pre>
<pre style="margin:0; padding:0 ">3188:     // from register interface (qualified with register enable)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3189:     .we     (classd_phase3_cyc_we & regen_qs),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3190:     .wd     (classd_phase3_cyc_wd),</pre>
<pre style="margin:0; padding:0 ">3191: </pre>
<pre style="margin:0; padding:0 ">3192:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3193:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3194:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3195: </pre>
<pre style="margin:0; padding:0 ">3196:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3197:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3198:     .q      (reg2hw.classd_phase3_cyc.q ),</pre>
<pre style="margin:0; padding:0 ">3199: </pre>
<pre style="margin:0; padding:0 ">3200:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3201:     .qs     (classd_phase3_cyc_qs)</pre>
<pre style="margin:0; padding:0 ">3202:   );</pre>
<pre style="margin:0; padding:0 ">3203: </pre>
<pre style="margin:0; padding:0 ">3204: </pre>
<pre style="margin:0; padding:0 ">3205:   // R[classd_esc_cnt]: V(True)</pre>
<pre style="margin:0; padding:0 ">3206: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3207:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3208:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3209:   ) u_classd_esc_cnt (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3210:     .re     (classd_esc_cnt_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3211:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3212:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3213:     .d      (hw2reg.classd_esc_cnt.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3214:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3215:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3216:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3217:     .qs     (classd_esc_cnt_qs)</pre>
<pre style="margin:0; padding:0 ">3218:   );</pre>
<pre style="margin:0; padding:0 ">3219: </pre>
<pre style="margin:0; padding:0 ">3220: </pre>
<pre style="margin:0; padding:0 ">3221:   // R[classd_state]: V(True)</pre>
<pre style="margin:0; padding:0 ">3222: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3223:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3224:     .DW    (3)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3225:   ) u_classd_state (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3226:     .re     (classd_state_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3227:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3228:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3229:     .d      (hw2reg.classd_state.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3230:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3231:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3232:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3233:     .qs     (classd_state_qs)</pre>
<pre style="margin:0; padding:0 ">3234:   );</pre>
<pre style="margin:0; padding:0 ">3235: </pre>
<pre style="margin:0; padding:0 ">3236: </pre>
<pre style="margin:0; padding:0 ">3237: </pre>
<pre style="margin:0; padding:0 ">3238: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3239:   logic [58:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3240:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3241:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3242:     addr_hit[ 0] = (reg_addr == ALERT_HANDLER_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3243:     addr_hit[ 1] = (reg_addr == ALERT_HANDLER_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3244:     addr_hit[ 2] = (reg_addr == ALERT_HANDLER_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3245:     addr_hit[ 3] = (reg_addr == ALERT_HANDLER_REGEN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3246:     addr_hit[ 4] = (reg_addr == ALERT_HANDLER_PING_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3247:     addr_hit[ 5] = (reg_addr == ALERT_HANDLER_ALERT_EN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3248:     addr_hit[ 6] = (reg_addr == ALERT_HANDLER_ALERT_CLASS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3249:     addr_hit[ 7] = (reg_addr == ALERT_HANDLER_ALERT_CAUSE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3250:     addr_hit[ 8] = (reg_addr == ALERT_HANDLER_LOC_ALERT_EN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3251:     addr_hit[ 9] = (reg_addr == ALERT_HANDLER_LOC_ALERT_CLASS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3252:     addr_hit[10] = (reg_addr == ALERT_HANDLER_LOC_ALERT_CAUSE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3253:     addr_hit[11] = (reg_addr == ALERT_HANDLER_CLASSA_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3254:     addr_hit[12] = (reg_addr == ALERT_HANDLER_CLASSA_CLREN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3255:     addr_hit[13] = (reg_addr == ALERT_HANDLER_CLASSA_CLR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3256:     addr_hit[14] = (reg_addr == ALERT_HANDLER_CLASSA_ACCUM_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3257:     addr_hit[15] = (reg_addr == ALERT_HANDLER_CLASSA_ACCUM_THRESH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3258:     addr_hit[16] = (reg_addr == ALERT_HANDLER_CLASSA_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3259:     addr_hit[17] = (reg_addr == ALERT_HANDLER_CLASSA_PHASE0_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3260:     addr_hit[18] = (reg_addr == ALERT_HANDLER_CLASSA_PHASE1_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3261:     addr_hit[19] = (reg_addr == ALERT_HANDLER_CLASSA_PHASE2_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3262:     addr_hit[20] = (reg_addr == ALERT_HANDLER_CLASSA_PHASE3_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3263:     addr_hit[21] = (reg_addr == ALERT_HANDLER_CLASSA_ESC_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3264:     addr_hit[22] = (reg_addr == ALERT_HANDLER_CLASSA_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3265:     addr_hit[23] = (reg_addr == ALERT_HANDLER_CLASSB_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3266:     addr_hit[24] = (reg_addr == ALERT_HANDLER_CLASSB_CLREN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3267:     addr_hit[25] = (reg_addr == ALERT_HANDLER_CLASSB_CLR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3268:     addr_hit[26] = (reg_addr == ALERT_HANDLER_CLASSB_ACCUM_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3269:     addr_hit[27] = (reg_addr == ALERT_HANDLER_CLASSB_ACCUM_THRESH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3270:     addr_hit[28] = (reg_addr == ALERT_HANDLER_CLASSB_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3271:     addr_hit[29] = (reg_addr == ALERT_HANDLER_CLASSB_PHASE0_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3272:     addr_hit[30] = (reg_addr == ALERT_HANDLER_CLASSB_PHASE1_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3273:     addr_hit[31] = (reg_addr == ALERT_HANDLER_CLASSB_PHASE2_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3274:     addr_hit[32] = (reg_addr == ALERT_HANDLER_CLASSB_PHASE3_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3275:     addr_hit[33] = (reg_addr == ALERT_HANDLER_CLASSB_ESC_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3276:     addr_hit[34] = (reg_addr == ALERT_HANDLER_CLASSB_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3277:     addr_hit[35] = (reg_addr == ALERT_HANDLER_CLASSC_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3278:     addr_hit[36] = (reg_addr == ALERT_HANDLER_CLASSC_CLREN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3279:     addr_hit[37] = (reg_addr == ALERT_HANDLER_CLASSC_CLR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3280:     addr_hit[38] = (reg_addr == ALERT_HANDLER_CLASSC_ACCUM_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3281:     addr_hit[39] = (reg_addr == ALERT_HANDLER_CLASSC_ACCUM_THRESH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3282:     addr_hit[40] = (reg_addr == ALERT_HANDLER_CLASSC_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3283:     addr_hit[41] = (reg_addr == ALERT_HANDLER_CLASSC_PHASE0_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3284:     addr_hit[42] = (reg_addr == ALERT_HANDLER_CLASSC_PHASE1_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3285:     addr_hit[43] = (reg_addr == ALERT_HANDLER_CLASSC_PHASE2_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3286:     addr_hit[44] = (reg_addr == ALERT_HANDLER_CLASSC_PHASE3_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3287:     addr_hit[45] = (reg_addr == ALERT_HANDLER_CLASSC_ESC_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3288:     addr_hit[46] = (reg_addr == ALERT_HANDLER_CLASSC_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3289:     addr_hit[47] = (reg_addr == ALERT_HANDLER_CLASSD_CTRL_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3290:     addr_hit[48] = (reg_addr == ALERT_HANDLER_CLASSD_CLREN_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3291:     addr_hit[49] = (reg_addr == ALERT_HANDLER_CLASSD_CLR_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3292:     addr_hit[50] = (reg_addr == ALERT_HANDLER_CLASSD_ACCUM_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3293:     addr_hit[51] = (reg_addr == ALERT_HANDLER_CLASSD_ACCUM_THRESH_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3294:     addr_hit[52] = (reg_addr == ALERT_HANDLER_CLASSD_TIMEOUT_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3295:     addr_hit[53] = (reg_addr == ALERT_HANDLER_CLASSD_PHASE0_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3296:     addr_hit[54] = (reg_addr == ALERT_HANDLER_CLASSD_PHASE1_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3297:     addr_hit[55] = (reg_addr == ALERT_HANDLER_CLASSD_PHASE2_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3298:     addr_hit[56] = (reg_addr == ALERT_HANDLER_CLASSD_PHASE3_CYC_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3299:     addr_hit[57] = (reg_addr == ALERT_HANDLER_CLASSD_ESC_CNT_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3300:     addr_hit[58] = (reg_addr == ALERT_HANDLER_CLASSD_STATE_OFFSET);</pre>
<pre style="margin:0; padding:0 ">3301:   end</pre>
<pre style="margin:0; padding:0 ">3302: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3303:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">3304: </pre>
<pre style="margin:0; padding:0 ">3305:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3306:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3307:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3308:     if (addr_hit[ 0] && reg_we && (ALERT_HANDLER_PERMIT[ 0] != (ALERT_HANDLER_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3309:     if (addr_hit[ 1] && reg_we && (ALERT_HANDLER_PERMIT[ 1] != (ALERT_HANDLER_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3310:     if (addr_hit[ 2] && reg_we && (ALERT_HANDLER_PERMIT[ 2] != (ALERT_HANDLER_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3311:     if (addr_hit[ 3] && reg_we && (ALERT_HANDLER_PERMIT[ 3] != (ALERT_HANDLER_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3312:     if (addr_hit[ 4] && reg_we && (ALERT_HANDLER_PERMIT[ 4] != (ALERT_HANDLER_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3313:     if (addr_hit[ 5] && reg_we && (ALERT_HANDLER_PERMIT[ 5] != (ALERT_HANDLER_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3314:     if (addr_hit[ 6] && reg_we && (ALERT_HANDLER_PERMIT[ 6] != (ALERT_HANDLER_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3315:     if (addr_hit[ 7] && reg_we && (ALERT_HANDLER_PERMIT[ 7] != (ALERT_HANDLER_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3316:     if (addr_hit[ 8] && reg_we && (ALERT_HANDLER_PERMIT[ 8] != (ALERT_HANDLER_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3317:     if (addr_hit[ 9] && reg_we && (ALERT_HANDLER_PERMIT[ 9] != (ALERT_HANDLER_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3318:     if (addr_hit[10] && reg_we && (ALERT_HANDLER_PERMIT[10] != (ALERT_HANDLER_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3319:     if (addr_hit[11] && reg_we && (ALERT_HANDLER_PERMIT[11] != (ALERT_HANDLER_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3320:     if (addr_hit[12] && reg_we && (ALERT_HANDLER_PERMIT[12] != (ALERT_HANDLER_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3321:     if (addr_hit[13] && reg_we && (ALERT_HANDLER_PERMIT[13] != (ALERT_HANDLER_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3322:     if (addr_hit[14] && reg_we && (ALERT_HANDLER_PERMIT[14] != (ALERT_HANDLER_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3323:     if (addr_hit[15] && reg_we && (ALERT_HANDLER_PERMIT[15] != (ALERT_HANDLER_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3324:     if (addr_hit[16] && reg_we && (ALERT_HANDLER_PERMIT[16] != (ALERT_HANDLER_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3325:     if (addr_hit[17] && reg_we && (ALERT_HANDLER_PERMIT[17] != (ALERT_HANDLER_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3326:     if (addr_hit[18] && reg_we && (ALERT_HANDLER_PERMIT[18] != (ALERT_HANDLER_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3327:     if (addr_hit[19] && reg_we && (ALERT_HANDLER_PERMIT[19] != (ALERT_HANDLER_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3328:     if (addr_hit[20] && reg_we && (ALERT_HANDLER_PERMIT[20] != (ALERT_HANDLER_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3329:     if (addr_hit[21] && reg_we && (ALERT_HANDLER_PERMIT[21] != (ALERT_HANDLER_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3330:     if (addr_hit[22] && reg_we && (ALERT_HANDLER_PERMIT[22] != (ALERT_HANDLER_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3331:     if (addr_hit[23] && reg_we && (ALERT_HANDLER_PERMIT[23] != (ALERT_HANDLER_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3332:     if (addr_hit[24] && reg_we && (ALERT_HANDLER_PERMIT[24] != (ALERT_HANDLER_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3333:     if (addr_hit[25] && reg_we && (ALERT_HANDLER_PERMIT[25] != (ALERT_HANDLER_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3334:     if (addr_hit[26] && reg_we && (ALERT_HANDLER_PERMIT[26] != (ALERT_HANDLER_PERMIT[26] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3335:     if (addr_hit[27] && reg_we && (ALERT_HANDLER_PERMIT[27] != (ALERT_HANDLER_PERMIT[27] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3336:     if (addr_hit[28] && reg_we && (ALERT_HANDLER_PERMIT[28] != (ALERT_HANDLER_PERMIT[28] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3337:     if (addr_hit[29] && reg_we && (ALERT_HANDLER_PERMIT[29] != (ALERT_HANDLER_PERMIT[29] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3338:     if (addr_hit[30] && reg_we && (ALERT_HANDLER_PERMIT[30] != (ALERT_HANDLER_PERMIT[30] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3339:     if (addr_hit[31] && reg_we && (ALERT_HANDLER_PERMIT[31] != (ALERT_HANDLER_PERMIT[31] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3340:     if (addr_hit[32] && reg_we && (ALERT_HANDLER_PERMIT[32] != (ALERT_HANDLER_PERMIT[32] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3341:     if (addr_hit[33] && reg_we && (ALERT_HANDLER_PERMIT[33] != (ALERT_HANDLER_PERMIT[33] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3342:     if (addr_hit[34] && reg_we && (ALERT_HANDLER_PERMIT[34] != (ALERT_HANDLER_PERMIT[34] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3343:     if (addr_hit[35] && reg_we && (ALERT_HANDLER_PERMIT[35] != (ALERT_HANDLER_PERMIT[35] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3344:     if (addr_hit[36] && reg_we && (ALERT_HANDLER_PERMIT[36] != (ALERT_HANDLER_PERMIT[36] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3345:     if (addr_hit[37] && reg_we && (ALERT_HANDLER_PERMIT[37] != (ALERT_HANDLER_PERMIT[37] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3346:     if (addr_hit[38] && reg_we && (ALERT_HANDLER_PERMIT[38] != (ALERT_HANDLER_PERMIT[38] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3347:     if (addr_hit[39] && reg_we && (ALERT_HANDLER_PERMIT[39] != (ALERT_HANDLER_PERMIT[39] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3348:     if (addr_hit[40] && reg_we && (ALERT_HANDLER_PERMIT[40] != (ALERT_HANDLER_PERMIT[40] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3349:     if (addr_hit[41] && reg_we && (ALERT_HANDLER_PERMIT[41] != (ALERT_HANDLER_PERMIT[41] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3350:     if (addr_hit[42] && reg_we && (ALERT_HANDLER_PERMIT[42] != (ALERT_HANDLER_PERMIT[42] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3351:     if (addr_hit[43] && reg_we && (ALERT_HANDLER_PERMIT[43] != (ALERT_HANDLER_PERMIT[43] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3352:     if (addr_hit[44] && reg_we && (ALERT_HANDLER_PERMIT[44] != (ALERT_HANDLER_PERMIT[44] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3353:     if (addr_hit[45] && reg_we && (ALERT_HANDLER_PERMIT[45] != (ALERT_HANDLER_PERMIT[45] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3354:     if (addr_hit[46] && reg_we && (ALERT_HANDLER_PERMIT[46] != (ALERT_HANDLER_PERMIT[46] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3355:     if (addr_hit[47] && reg_we && (ALERT_HANDLER_PERMIT[47] != (ALERT_HANDLER_PERMIT[47] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3356:     if (addr_hit[48] && reg_we && (ALERT_HANDLER_PERMIT[48] != (ALERT_HANDLER_PERMIT[48] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3357:     if (addr_hit[49] && reg_we && (ALERT_HANDLER_PERMIT[49] != (ALERT_HANDLER_PERMIT[49] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3358:     if (addr_hit[50] && reg_we && (ALERT_HANDLER_PERMIT[50] != (ALERT_HANDLER_PERMIT[50] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3359:     if (addr_hit[51] && reg_we && (ALERT_HANDLER_PERMIT[51] != (ALERT_HANDLER_PERMIT[51] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3360:     if (addr_hit[52] && reg_we && (ALERT_HANDLER_PERMIT[52] != (ALERT_HANDLER_PERMIT[52] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3361:     if (addr_hit[53] && reg_we && (ALERT_HANDLER_PERMIT[53] != (ALERT_HANDLER_PERMIT[53] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3362:     if (addr_hit[54] && reg_we && (ALERT_HANDLER_PERMIT[54] != (ALERT_HANDLER_PERMIT[54] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3363:     if (addr_hit[55] && reg_we && (ALERT_HANDLER_PERMIT[55] != (ALERT_HANDLER_PERMIT[55] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3364:     if (addr_hit[56] && reg_we && (ALERT_HANDLER_PERMIT[56] != (ALERT_HANDLER_PERMIT[56] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3365:     if (addr_hit[57] && reg_we && (ALERT_HANDLER_PERMIT[57] != (ALERT_HANDLER_PERMIT[57] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3366:     if (addr_hit[58] && reg_we && (ALERT_HANDLER_PERMIT[58] != (ALERT_HANDLER_PERMIT[58] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">3367:   end</pre>
<pre style="margin:0; padding:0 ">3368: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3369:   assign intr_state_classa_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3370:   assign intr_state_classa_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3371: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3372:   assign intr_state_classb_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3373:   assign intr_state_classb_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3374: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3375:   assign intr_state_classc_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3376:   assign intr_state_classc_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3377: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3378:   assign intr_state_classd_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3379:   assign intr_state_classd_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3380: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3381:   assign intr_enable_classa_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3382:   assign intr_enable_classa_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3383: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3384:   assign intr_enable_classb_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3385:   assign intr_enable_classb_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3386: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3387:   assign intr_enable_classc_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3388:   assign intr_enable_classc_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3389: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3390:   assign intr_enable_classd_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3391:   assign intr_enable_classd_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3392: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3393:   assign intr_test_classa_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3394:   assign intr_test_classa_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3395: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3396:   assign intr_test_classb_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3397:   assign intr_test_classb_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3398: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3399:   assign intr_test_classc_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3400:   assign intr_test_classc_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3401: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3402:   assign intr_test_classd_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3403:   assign intr_test_classd_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3404: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3405:   assign regen_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3406:   assign regen_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3407: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3408:   assign ping_timeout_cyc_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3409:   assign ping_timeout_cyc_wd = reg_wdata[23:0];</pre>
<pre style="margin:0; padding:0 ">3410: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3411:   assign alert_en_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3412:   assign alert_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3413: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3414:   assign alert_class_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3415:   assign alert_class_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">3416: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3417:   assign alert_cause_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3418:   assign alert_cause_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3419: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3420:   assign loc_alert_en_en_la0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3421:   assign loc_alert_en_en_la0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3422: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3423:   assign loc_alert_en_en_la1_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3424:   assign loc_alert_en_en_la1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3425: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3426:   assign loc_alert_en_en_la2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3427:   assign loc_alert_en_en_la2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3428: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3429:   assign loc_alert_en_en_la3_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3430:   assign loc_alert_en_en_la3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3431: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3432:   assign loc_alert_class_class_la0_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3433:   assign loc_alert_class_class_la0_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">3434: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3435:   assign loc_alert_class_class_la1_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3436:   assign loc_alert_class_class_la1_wd = reg_wdata[3:2];</pre>
<pre style="margin:0; padding:0 ">3437: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3438:   assign loc_alert_class_class_la2_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3439:   assign loc_alert_class_class_la2_wd = reg_wdata[5:4];</pre>
<pre style="margin:0; padding:0 ">3440: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3441:   assign loc_alert_class_class_la3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3442:   assign loc_alert_class_class_la3_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3443: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3444:   assign loc_alert_cause_la0_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3445:   assign loc_alert_cause_la0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3446: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3447:   assign loc_alert_cause_la1_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3448:   assign loc_alert_cause_la1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3449: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3450:   assign loc_alert_cause_la2_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3451:   assign loc_alert_cause_la2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3452: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3453:   assign loc_alert_cause_la3_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3454:   assign loc_alert_cause_la3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3455: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3456:   assign classa_ctrl_en_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3457:   assign classa_ctrl_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3458: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3459:   assign classa_ctrl_lock_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3460:   assign classa_ctrl_lock_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3461: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3462:   assign classa_ctrl_en_e0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3463:   assign classa_ctrl_en_e0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3464: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3465:   assign classa_ctrl_en_e1_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3466:   assign classa_ctrl_en_e1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3467: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3468:   assign classa_ctrl_en_e2_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3469:   assign classa_ctrl_en_e2_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">3470: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3471:   assign classa_ctrl_en_e3_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3472:   assign classa_ctrl_en_e3_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">3473: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3474:   assign classa_ctrl_map_e0_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3475:   assign classa_ctrl_map_e0_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3476: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3477:   assign classa_ctrl_map_e1_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3478:   assign classa_ctrl_map_e1_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">3479: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3480:   assign classa_ctrl_map_e2_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3481:   assign classa_ctrl_map_e2_wd = reg_wdata[11:10];</pre>
<pre style="margin:0; padding:0 ">3482: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3483:   assign classa_ctrl_map_e3_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3484:   assign classa_ctrl_map_e3_wd = reg_wdata[13:12];</pre>
<pre style="margin:0; padding:0 ">3485: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3486:   assign classa_clren_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3487:   assign classa_clren_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3488: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3489:   assign classa_clr_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3490:   assign classa_clr_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3491: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3492:   assign classa_accum_cnt_re = addr_hit[14] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3493: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3494:   assign classa_accum_thresh_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3495:   assign classa_accum_thresh_wd = reg_wdata[15:0];</pre>
<pre style="margin:0; padding:0 ">3496: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3497:   assign classa_timeout_cyc_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3498:   assign classa_timeout_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3499: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3500:   assign classa_phase0_cyc_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3501:   assign classa_phase0_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3502: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3503:   assign classa_phase1_cyc_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3504:   assign classa_phase1_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3505: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3506:   assign classa_phase2_cyc_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3507:   assign classa_phase2_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3508: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3509:   assign classa_phase3_cyc_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3510:   assign classa_phase3_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3511: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3512:   assign classa_esc_cnt_re = addr_hit[21] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3513: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3514:   assign classa_state_re = addr_hit[22] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3515: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3516:   assign classb_ctrl_en_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3517:   assign classb_ctrl_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3518: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3519:   assign classb_ctrl_lock_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3520:   assign classb_ctrl_lock_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3521: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3522:   assign classb_ctrl_en_e0_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3523:   assign classb_ctrl_en_e0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3524: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3525:   assign classb_ctrl_en_e1_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3526:   assign classb_ctrl_en_e1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3527: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3528:   assign classb_ctrl_en_e2_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3529:   assign classb_ctrl_en_e2_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">3530: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3531:   assign classb_ctrl_en_e3_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3532:   assign classb_ctrl_en_e3_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">3533: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3534:   assign classb_ctrl_map_e0_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3535:   assign classb_ctrl_map_e0_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3536: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3537:   assign classb_ctrl_map_e1_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3538:   assign classb_ctrl_map_e1_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">3539: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3540:   assign classb_ctrl_map_e2_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3541:   assign classb_ctrl_map_e2_wd = reg_wdata[11:10];</pre>
<pre style="margin:0; padding:0 ">3542: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3543:   assign classb_ctrl_map_e3_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3544:   assign classb_ctrl_map_e3_wd = reg_wdata[13:12];</pre>
<pre style="margin:0; padding:0 ">3545: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3546:   assign classb_clren_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3547:   assign classb_clren_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3548: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3549:   assign classb_clr_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3550:   assign classb_clr_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3551: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3552:   assign classb_accum_cnt_re = addr_hit[26] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3553: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3554:   assign classb_accum_thresh_we = addr_hit[27] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3555:   assign classb_accum_thresh_wd = reg_wdata[15:0];</pre>
<pre style="margin:0; padding:0 ">3556: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3557:   assign classb_timeout_cyc_we = addr_hit[28] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3558:   assign classb_timeout_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3559: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3560:   assign classb_phase0_cyc_we = addr_hit[29] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3561:   assign classb_phase0_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3562: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3563:   assign classb_phase1_cyc_we = addr_hit[30] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3564:   assign classb_phase1_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3565: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3566:   assign classb_phase2_cyc_we = addr_hit[31] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3567:   assign classb_phase2_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3568: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3569:   assign classb_phase3_cyc_we = addr_hit[32] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3570:   assign classb_phase3_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3571: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3572:   assign classb_esc_cnt_re = addr_hit[33] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3573: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3574:   assign classb_state_re = addr_hit[34] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3575: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3576:   assign classc_ctrl_en_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3577:   assign classc_ctrl_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3578: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3579:   assign classc_ctrl_lock_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3580:   assign classc_ctrl_lock_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3581: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3582:   assign classc_ctrl_en_e0_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3583:   assign classc_ctrl_en_e0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3584: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3585:   assign classc_ctrl_en_e1_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3586:   assign classc_ctrl_en_e1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3587: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3588:   assign classc_ctrl_en_e2_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3589:   assign classc_ctrl_en_e2_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">3590: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3591:   assign classc_ctrl_en_e3_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3592:   assign classc_ctrl_en_e3_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">3593: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3594:   assign classc_ctrl_map_e0_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3595:   assign classc_ctrl_map_e0_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3596: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3597:   assign classc_ctrl_map_e1_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3598:   assign classc_ctrl_map_e1_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">3599: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3600:   assign classc_ctrl_map_e2_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3601:   assign classc_ctrl_map_e2_wd = reg_wdata[11:10];</pre>
<pre style="margin:0; padding:0 ">3602: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3603:   assign classc_ctrl_map_e3_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3604:   assign classc_ctrl_map_e3_wd = reg_wdata[13:12];</pre>
<pre style="margin:0; padding:0 ">3605: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3606:   assign classc_clren_we = addr_hit[36] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3607:   assign classc_clren_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3608: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3609:   assign classc_clr_we = addr_hit[37] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3610:   assign classc_clr_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3611: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3612:   assign classc_accum_cnt_re = addr_hit[38] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3613: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3614:   assign classc_accum_thresh_we = addr_hit[39] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3615:   assign classc_accum_thresh_wd = reg_wdata[15:0];</pre>
<pre style="margin:0; padding:0 ">3616: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3617:   assign classc_timeout_cyc_we = addr_hit[40] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3618:   assign classc_timeout_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3619: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3620:   assign classc_phase0_cyc_we = addr_hit[41] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3621:   assign classc_phase0_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3622: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3623:   assign classc_phase1_cyc_we = addr_hit[42] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3624:   assign classc_phase1_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3625: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3626:   assign classc_phase2_cyc_we = addr_hit[43] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3627:   assign classc_phase2_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3628: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3629:   assign classc_phase3_cyc_we = addr_hit[44] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3630:   assign classc_phase3_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3631: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3632:   assign classc_esc_cnt_re = addr_hit[45] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3633: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3634:   assign classc_state_re = addr_hit[46] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3635: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3636:   assign classd_ctrl_en_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3637:   assign classd_ctrl_en_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3638: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3639:   assign classd_ctrl_lock_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3640:   assign classd_ctrl_lock_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">3641: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3642:   assign classd_ctrl_en_e0_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3643:   assign classd_ctrl_en_e0_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">3644: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3645:   assign classd_ctrl_en_e1_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3646:   assign classd_ctrl_en_e1_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">3647: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3648:   assign classd_ctrl_en_e2_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3649:   assign classd_ctrl_en_e2_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">3650: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3651:   assign classd_ctrl_en_e3_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3652:   assign classd_ctrl_en_e3_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">3653: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3654:   assign classd_ctrl_map_e0_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3655:   assign classd_ctrl_map_e0_wd = reg_wdata[7:6];</pre>
<pre style="margin:0; padding:0 ">3656: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3657:   assign classd_ctrl_map_e1_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3658:   assign classd_ctrl_map_e1_wd = reg_wdata[9:8];</pre>
<pre style="margin:0; padding:0 ">3659: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3660:   assign classd_ctrl_map_e2_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3661:   assign classd_ctrl_map_e2_wd = reg_wdata[11:10];</pre>
<pre style="margin:0; padding:0 ">3662: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3663:   assign classd_ctrl_map_e3_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3664:   assign classd_ctrl_map_e3_wd = reg_wdata[13:12];</pre>
<pre style="margin:0; padding:0 ">3665: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3666:   assign classd_clren_we = addr_hit[48] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3667:   assign classd_clren_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3668: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3669:   assign classd_clr_we = addr_hit[49] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3670:   assign classd_clr_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">3671: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3672:   assign classd_accum_cnt_re = addr_hit[50] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3673: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3674:   assign classd_accum_thresh_we = addr_hit[51] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3675:   assign classd_accum_thresh_wd = reg_wdata[15:0];</pre>
<pre style="margin:0; padding:0 ">3676: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3677:   assign classd_timeout_cyc_we = addr_hit[52] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3678:   assign classd_timeout_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3679: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3680:   assign classd_phase0_cyc_we = addr_hit[53] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3681:   assign classd_phase0_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3682: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3683:   assign classd_phase1_cyc_we = addr_hit[54] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3684:   assign classd_phase1_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3685: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3686:   assign classd_phase2_cyc_we = addr_hit[55] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3687:   assign classd_phase2_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3688: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3689:   assign classd_phase3_cyc_we = addr_hit[56] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3690:   assign classd_phase3_cyc_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">3691: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3692:   assign classd_esc_cnt_re = addr_hit[57] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3693: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3694:   assign classd_state_re = addr_hit[58] && reg_re;</pre>
<pre style="margin:0; padding:0 ">3695: </pre>
<pre style="margin:0; padding:0 ">3696:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3697:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3698:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3699:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3700:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3701:         reg_rdata_next[0] = intr_state_classa_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3702:         reg_rdata_next[1] = intr_state_classb_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3703:         reg_rdata_next[2] = intr_state_classc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3704:         reg_rdata_next[3] = intr_state_classd_qs;</pre>
<pre style="margin:0; padding:0 ">3705:       end</pre>
<pre style="margin:0; padding:0 ">3706: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3707:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3708:         reg_rdata_next[0] = intr_enable_classa_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3709:         reg_rdata_next[1] = intr_enable_classb_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3710:         reg_rdata_next[2] = intr_enable_classc_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3711:         reg_rdata_next[3] = intr_enable_classd_qs;</pre>
<pre style="margin:0; padding:0 ">3712:       end</pre>
<pre style="margin:0; padding:0 ">3713: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3714:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3715:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3716:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3717:         reg_rdata_next[2] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3718:         reg_rdata_next[3] = '0;</pre>
<pre style="margin:0; padding:0 ">3719:       end</pre>
<pre style="margin:0; padding:0 ">3720: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3721:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3722:         reg_rdata_next[0] = regen_qs;</pre>
<pre style="margin:0; padding:0 ">3723:       end</pre>
<pre style="margin:0; padding:0 ">3724: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3725:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3726:         reg_rdata_next[23:0] = ping_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3727:       end</pre>
<pre style="margin:0; padding:0 ">3728: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3729:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3730:         reg_rdata_next[0] = alert_en_qs;</pre>
<pre style="margin:0; padding:0 ">3731:       end</pre>
<pre style="margin:0; padding:0 ">3732: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3733:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3734:         reg_rdata_next[1:0] = alert_class_qs;</pre>
<pre style="margin:0; padding:0 ">3735:       end</pre>
<pre style="margin:0; padding:0 ">3736: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3737:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3738:         reg_rdata_next[0] = alert_cause_qs;</pre>
<pre style="margin:0; padding:0 ">3739:       end</pre>
<pre style="margin:0; padding:0 ">3740: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3741:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3742:         reg_rdata_next[0] = loc_alert_en_en_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3743:         reg_rdata_next[1] = loc_alert_en_en_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3744:         reg_rdata_next[2] = loc_alert_en_en_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3745:         reg_rdata_next[3] = loc_alert_en_en_la3_qs;</pre>
<pre style="margin:0; padding:0 ">3746:       end</pre>
<pre style="margin:0; padding:0 ">3747: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3748:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3749:         reg_rdata_next[1:0] = loc_alert_class_class_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3750:         reg_rdata_next[3:2] = loc_alert_class_class_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3751:         reg_rdata_next[5:4] = loc_alert_class_class_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3752:         reg_rdata_next[7:6] = loc_alert_class_class_la3_qs;</pre>
<pre style="margin:0; padding:0 ">3753:       end</pre>
<pre style="margin:0; padding:0 ">3754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3755:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3756:         reg_rdata_next[0] = loc_alert_cause_la0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3757:         reg_rdata_next[1] = loc_alert_cause_la1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3758:         reg_rdata_next[2] = loc_alert_cause_la2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3759:         reg_rdata_next[3] = loc_alert_cause_la3_qs;</pre>
<pre style="margin:0; padding:0 ">3760:       end</pre>
<pre style="margin:0; padding:0 ">3761: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3762:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3763:         reg_rdata_next[0] = classa_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3764:         reg_rdata_next[1] = classa_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3765:         reg_rdata_next[2] = classa_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3766:         reg_rdata_next[3] = classa_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3767:         reg_rdata_next[4] = classa_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3768:         reg_rdata_next[5] = classa_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3769:         reg_rdata_next[7:6] = classa_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3770:         reg_rdata_next[9:8] = classa_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3771:         reg_rdata_next[11:10] = classa_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3772:         reg_rdata_next[13:12] = classa_ctrl_map_e3_qs;</pre>
<pre style="margin:0; padding:0 ">3773:       end</pre>
<pre style="margin:0; padding:0 ">3774: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3775:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3776:         reg_rdata_next[0] = classa_clren_qs;</pre>
<pre style="margin:0; padding:0 ">3777:       end</pre>
<pre style="margin:0; padding:0 ">3778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3779:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3780:         reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">3781:       end</pre>
<pre style="margin:0; padding:0 ">3782: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3783:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3784:         reg_rdata_next[15:0] = classa_accum_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3785:       end</pre>
<pre style="margin:0; padding:0 ">3786: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3787:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3788:         reg_rdata_next[15:0] = classa_accum_thresh_qs;</pre>
<pre style="margin:0; padding:0 ">3789:       end</pre>
<pre style="margin:0; padding:0 ">3790: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3791:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3792:         reg_rdata_next[31:0] = classa_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3793:       end</pre>
<pre style="margin:0; padding:0 ">3794: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3795:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3796:         reg_rdata_next[31:0] = classa_phase0_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3797:       end</pre>
<pre style="margin:0; padding:0 ">3798: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3799:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3800:         reg_rdata_next[31:0] = classa_phase1_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3801:       end</pre>
<pre style="margin:0; padding:0 ">3802: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3803:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3804:         reg_rdata_next[31:0] = classa_phase2_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3805:       end</pre>
<pre style="margin:0; padding:0 ">3806: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3807:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3808:         reg_rdata_next[31:0] = classa_phase3_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3809:       end</pre>
<pre style="margin:0; padding:0 ">3810: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3811:       addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3812:         reg_rdata_next[31:0] = classa_esc_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3813:       end</pre>
<pre style="margin:0; padding:0 ">3814: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3815:       addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3816:         reg_rdata_next[2:0] = classa_state_qs;</pre>
<pre style="margin:0; padding:0 ">3817:       end</pre>
<pre style="margin:0; padding:0 ">3818: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3819:       addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3820:         reg_rdata_next[0] = classb_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3821:         reg_rdata_next[1] = classb_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3822:         reg_rdata_next[2] = classb_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3823:         reg_rdata_next[3] = classb_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3824:         reg_rdata_next[4] = classb_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3825:         reg_rdata_next[5] = classb_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3826:         reg_rdata_next[7:6] = classb_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3827:         reg_rdata_next[9:8] = classb_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3828:         reg_rdata_next[11:10] = classb_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3829:         reg_rdata_next[13:12] = classb_ctrl_map_e3_qs;</pre>
<pre style="margin:0; padding:0 ">3830:       end</pre>
<pre style="margin:0; padding:0 ">3831: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3832:       addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3833:         reg_rdata_next[0] = classb_clren_qs;</pre>
<pre style="margin:0; padding:0 ">3834:       end</pre>
<pre style="margin:0; padding:0 ">3835: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3836:       addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3837:         reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">3838:       end</pre>
<pre style="margin:0; padding:0 ">3839: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3840:       addr_hit[26]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3841:         reg_rdata_next[15:0] = classb_accum_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3842:       end</pre>
<pre style="margin:0; padding:0 ">3843: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3844:       addr_hit[27]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3845:         reg_rdata_next[15:0] = classb_accum_thresh_qs;</pre>
<pre style="margin:0; padding:0 ">3846:       end</pre>
<pre style="margin:0; padding:0 ">3847: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3848:       addr_hit[28]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3849:         reg_rdata_next[31:0] = classb_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3850:       end</pre>
<pre style="margin:0; padding:0 ">3851: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3852:       addr_hit[29]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3853:         reg_rdata_next[31:0] = classb_phase0_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3854:       end</pre>
<pre style="margin:0; padding:0 ">3855: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3856:       addr_hit[30]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3857:         reg_rdata_next[31:0] = classb_phase1_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3858:       end</pre>
<pre style="margin:0; padding:0 ">3859: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3860:       addr_hit[31]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3861:         reg_rdata_next[31:0] = classb_phase2_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3862:       end</pre>
<pre style="margin:0; padding:0 ">3863: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3864:       addr_hit[32]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3865:         reg_rdata_next[31:0] = classb_phase3_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3866:       end</pre>
<pre style="margin:0; padding:0 ">3867: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3868:       addr_hit[33]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3869:         reg_rdata_next[31:0] = classb_esc_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3870:       end</pre>
<pre style="margin:0; padding:0 ">3871: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3872:       addr_hit[34]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3873:         reg_rdata_next[2:0] = classb_state_qs;</pre>
<pre style="margin:0; padding:0 ">3874:       end</pre>
<pre style="margin:0; padding:0 ">3875: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3876:       addr_hit[35]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3877:         reg_rdata_next[0] = classc_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3878:         reg_rdata_next[1] = classc_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3879:         reg_rdata_next[2] = classc_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3880:         reg_rdata_next[3] = classc_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3881:         reg_rdata_next[4] = classc_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3882:         reg_rdata_next[5] = classc_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3883:         reg_rdata_next[7:6] = classc_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3884:         reg_rdata_next[9:8] = classc_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3885:         reg_rdata_next[11:10] = classc_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3886:         reg_rdata_next[13:12] = classc_ctrl_map_e3_qs;</pre>
<pre style="margin:0; padding:0 ">3887:       end</pre>
<pre style="margin:0; padding:0 ">3888: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3889:       addr_hit[36]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3890:         reg_rdata_next[0] = classc_clren_qs;</pre>
<pre style="margin:0; padding:0 ">3891:       end</pre>
<pre style="margin:0; padding:0 ">3892: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3893:       addr_hit[37]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3894:         reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">3895:       end</pre>
<pre style="margin:0; padding:0 ">3896: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3897:       addr_hit[38]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3898:         reg_rdata_next[15:0] = classc_accum_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3899:       end</pre>
<pre style="margin:0; padding:0 ">3900: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3901:       addr_hit[39]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3902:         reg_rdata_next[15:0] = classc_accum_thresh_qs;</pre>
<pre style="margin:0; padding:0 ">3903:       end</pre>
<pre style="margin:0; padding:0 ">3904: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3905:       addr_hit[40]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3906:         reg_rdata_next[31:0] = classc_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3907:       end</pre>
<pre style="margin:0; padding:0 ">3908: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3909:       addr_hit[41]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3910:         reg_rdata_next[31:0] = classc_phase0_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3911:       end</pre>
<pre style="margin:0; padding:0 ">3912: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3913:       addr_hit[42]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3914:         reg_rdata_next[31:0] = classc_phase1_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3915:       end</pre>
<pre style="margin:0; padding:0 ">3916: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3917:       addr_hit[43]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3918:         reg_rdata_next[31:0] = classc_phase2_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3919:       end</pre>
<pre style="margin:0; padding:0 ">3920: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3921:       addr_hit[44]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3922:         reg_rdata_next[31:0] = classc_phase3_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3923:       end</pre>
<pre style="margin:0; padding:0 ">3924: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3925:       addr_hit[45]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3926:         reg_rdata_next[31:0] = classc_esc_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3927:       end</pre>
<pre style="margin:0; padding:0 ">3928: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3929:       addr_hit[46]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3930:         reg_rdata_next[2:0] = classc_state_qs;</pre>
<pre style="margin:0; padding:0 ">3931:       end</pre>
<pre style="margin:0; padding:0 ">3932: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3933:       addr_hit[47]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3934:         reg_rdata_next[0] = classd_ctrl_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3935:         reg_rdata_next[1] = classd_ctrl_lock_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3936:         reg_rdata_next[2] = classd_ctrl_en_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3937:         reg_rdata_next[3] = classd_ctrl_en_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3938:         reg_rdata_next[4] = classd_ctrl_en_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3939:         reg_rdata_next[5] = classd_ctrl_en_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3940:         reg_rdata_next[7:6] = classd_ctrl_map_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3941:         reg_rdata_next[9:8] = classd_ctrl_map_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3942:         reg_rdata_next[11:10] = classd_ctrl_map_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3943:         reg_rdata_next[13:12] = classd_ctrl_map_e3_qs;</pre>
<pre style="margin:0; padding:0 ">3944:       end</pre>
<pre style="margin:0; padding:0 ">3945: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3946:       addr_hit[48]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3947:         reg_rdata_next[0] = classd_clren_qs;</pre>
<pre style="margin:0; padding:0 ">3948:       end</pre>
<pre style="margin:0; padding:0 ">3949: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3950:       addr_hit[49]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3951:         reg_rdata_next[0] = '0;</pre>
<pre style="margin:0; padding:0 ">3952:       end</pre>
<pre style="margin:0; padding:0 ">3953: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3954:       addr_hit[50]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3955:         reg_rdata_next[15:0] = classd_accum_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3956:       end</pre>
<pre style="margin:0; padding:0 ">3957: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3958:       addr_hit[51]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3959:         reg_rdata_next[15:0] = classd_accum_thresh_qs;</pre>
<pre style="margin:0; padding:0 ">3960:       end</pre>
<pre style="margin:0; padding:0 ">3961: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3962:       addr_hit[52]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3963:         reg_rdata_next[31:0] = classd_timeout_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3964:       end</pre>
<pre style="margin:0; padding:0 ">3965: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3966:       addr_hit[53]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3967:         reg_rdata_next[31:0] = classd_phase0_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3968:       end</pre>
<pre style="margin:0; padding:0 ">3969: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3970:       addr_hit[54]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3971:         reg_rdata_next[31:0] = classd_phase1_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3972:       end</pre>
<pre style="margin:0; padding:0 ">3973: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3974:       addr_hit[55]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3975:         reg_rdata_next[31:0] = classd_phase2_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3976:       end</pre>
<pre style="margin:0; padding:0 ">3977: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3978:       addr_hit[56]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3979:         reg_rdata_next[31:0] = classd_phase3_cyc_qs;</pre>
<pre style="margin:0; padding:0 ">3980:       end</pre>
<pre style="margin:0; padding:0 ">3981: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3982:       addr_hit[57]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3983:         reg_rdata_next[31:0] = classd_esc_cnt_qs;</pre>
<pre style="margin:0; padding:0 ">3984:       end</pre>
<pre style="margin:0; padding:0 ">3985: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3986:       addr_hit[58]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3987:         reg_rdata_next[2:0] = classd_state_qs;</pre>
<pre style="margin:0; padding:0 ">3988:       end</pre>
<pre style="margin:0; padding:0 ">3989: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3990:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3991:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">3992:       end</pre>
<pre style="margin:0; padding:0 ">3993:     endcase</pre>
<pre style="margin:0; padding:0 ">3994:   end</pre>
<pre style="margin:0; padding:0 ">3995: </pre>
<pre style="margin:0; padding:0 ">3996:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">3997:   `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">3998:   `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 ">3999: </pre>
<pre style="margin:0; padding:0 ">4000:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 ">4001: </pre>
<pre style="margin:0; padding:0 ">4002:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 ">4003: </pre>
<pre style="margin:0; padding:0 ">4004:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">4005:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">4006:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 ">4007: </pre>
<pre style="margin:0; padding:0 ">4008: endmodule</pre>
<pre style="margin:0; padding:0 ">4009: </pre>
</body>
</html>
