<?xml version="1.0"?>
<DARoots Version="1" Minor="12">
	<FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
		<Filter Type="EDIFSrcs"/>
		<File Path="$PPRDIR/../ilmb_cntlr_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../ddr2_sdram_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../dip_switches_8bit_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../microblaze_0_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../xps_bram_if_cntlr_0_block_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../xps_bram_if_cntlr_0_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../CPU_DDR_FIFO_tl.ngc">
		</File>
		<File Path="$PPRDIR/../clock_generator_0_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../gpio_fifo_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../push_buttons_5bit_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../leds_8bit_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../dlmb_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../xps_timer_0_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../Mikroblaze.ngc">
		</File>
		<File Path="$PPRDIR/../mb_plb_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../mdm_0_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../ilmb_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../dlmb_cntlr_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../lmb_bram_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../xps_intc_0_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../proc_sys_reset_0_wrapper.ngc">
		</File>
		<File Path="$PPRDIR/../../FIFO/FIFO_ASYNCH/ipcore_dir/fifo_two_clock_domains.ngc">
		</File>
		<Config>
			<Option Name="DesignMode" Val="GateLvl"/>
			<Option Name="GateLvlMode" Val="EDIF"/>
			<Option Name="TopFile" Val="$PPRDIR/../CPU_DDR_FIFO_tl.ngc"/>
		</Config>
	</FileSet>
</DARoots>

