
*** Running vivado
    with args -log ram_2port_2048x32.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ram_2port_2048x32.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ram_2port_2048x32.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ram_2port_2048x32, cache-ID = b1fb5bc07f635546.
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 13:05:15 2023...
