
*** Running vivado
    with args -log ulp_func_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_func_1_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ulp_func_1_0.tcl -notrace
INFO: Dispatch client connection id - 37993
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1357.148 ; gain = 0.023 ; free physical = 9124 ; free virtual = 97223
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/int/xo/ip_repo/xilinx_com_hls_func_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2023.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_func_1_0
Command: synth_design -top ulp_func_1_0 -part xcu55c-fsvh2892-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3481055
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.172 ; gain = 388.680 ; free physical = 4576 ; free virtual = 92676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_func_1_0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_func_1_0/synth/ulp_func_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'func' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func.v:9]
INFO: [Synth 8-6157] synthesizing module 'func_control_s_axi' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_control_s_axi.v:251]
INFO: [Synth 8-6155] done synthesizing module 'func_control_s_axi' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_store' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_fifo' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_srl' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_srl' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_fifo' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_fifo__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_mem' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_mem' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_fifo__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_fifo__parameterized1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_srl__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_srl__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_fifo__parameterized1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_fifo__parameterized2' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_srl__parameterized1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_srl__parameterized1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_fifo__parameterized2' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_store' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_load' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_fifo__parameterized3' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_mem__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_mem__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_fifo__parameterized3' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_load' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_write' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_burst_converter' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_reg_slice' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_reg_slice' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_burst_converter' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_fifo__parameterized4' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_srl__parameterized2' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_srl__parameterized2' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_fifo__parameterized4' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_throttle' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_reg_slice__parameterized0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_reg_slice__parameterized0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_fifo__parameterized5' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_srl__parameterized3' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_srl__parameterized3' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_fifo__parameterized5' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_fifo__parameterized6' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_srl__parameterized4' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_srl__parameterized4' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_fifo__parameterized6' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_throttle' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_reg_slice__parameterized1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_reg_slice__parameterized1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_write' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_read' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'func_gmem_m_axi_reg_slice__parameterized2' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_reg_slice__parameterized2' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi_read' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'func_gmem_m_axi' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'func_mac_muladd_16s_16s_32ns_32_4_1' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_mac_muladd_16s_16s_32ns_32_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0' [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_mac_muladd_16s_16s_32ns_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_mac_muladd_16s_16s_32ns_32_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'func_mac_muladd_16s_16s_32ns_32_4_1' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_mac_muladd_16s_16s_32ns_32_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'func' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ulp_func_1_0' (0#1) [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_func_1_0/synth/ulp_func_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_control_s_axi.v:342]
WARNING: [Synth 8-7129] Port rst in module func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module func_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module func_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module func_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module func_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module func_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module func_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module func_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module func_gmem_m_axi_write is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3253.141 ; gain = 497.648 ; free physical = 3984 ; free virtual = 92087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3267.984 ; gain = 512.492 ; free physical = 3982 ; free virtual = 92084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3267.984 ; gain = 512.492 ; free physical = 3982 ; free virtual = 92084
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3267.984 ; gain = 0.000 ; free physical = 3956 ; free virtual = 92058
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_func_1_0/constraints/func_ooc.xdc] for cell 'inst'
0V85_VCCINT { VCCINT }  -supply_current_budget  100.000 A -voltage  0.850 V -direct
0V85_VCCINT_IO { VCCINT_IO VCCBRAM }  -supply_current_budget  30.000 A -voltage  0.850 V -direct
0V9_AVCC { MGTYAVCC }  -supply_current_budget  0.000 A -voltage  0.900 V -direct
1V2_AVTT { MGTYAVTT }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V2_HBM { VCC_HBM }  -supply_current_budget  0.000 A -voltage  1.200 V -direct
1V8 { VCCAUX VCCAUX_IO MGTYVCCAUX VCCO18 VCCADC }  -supply_current_budget  4.000 A -voltage  1.800 V -direct
2V5_VPP { VCCAUX_HBM }  -supply_current_budget  0.300 A -voltage  2.500 V -direct
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_func_1_0/constraints/func_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_func_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_func_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.488 ; gain = 0.000 ; free physical = 3810 ; free virtual = 91913
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3388.523 ; gain = 0.000 ; free physical = 3803 ; free virtual = 91906
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3388.523 ; gain = 633.031 ; free physical = 2160 ; free virtual = 90264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3388.523 ; gain = 633.031 ; free physical = 2160 ; free virtual = 90264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_func_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3388.523 ; gain = 633.031 ; free physical = 2160 ; free virtual = 90264
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'func_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'func_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'func_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'func_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'func_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'func_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'func_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'func_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'func_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'func_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'func_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'func_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3388.523 ; gain = 633.031 ; free physical = 2117 ; free virtual = 90223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 11    
	   2 Input   12 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 19    
	   2 Input    4 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              151 Bit    Registers := 1     
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               64 Bit    Registers := 9     
	               63 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               37 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 29    
	               31 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 87    
+---RAMs : 
	               8K Bit	(255 X 34 bit)          RAMs := 1     
	              540 Bit	(15 X 36 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  151 Bit        Muxes := 1     
	 152 Input  151 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   84 Bit        Muxes := 1     
	   2 Input   83 Bit        Muxes := 2     
	   2 Input   79 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 7     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 11    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 16    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 66    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 95    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '46' to '32' bits. [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_mac_muladd_16s_16s_32ns_32_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '32' bits. [/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/b915/hdl/verilog/func_mac_muladd_16s_16s_32ns_32_4_1.v:34]
DSP Report: Generating DSP mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module func_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module func_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module func_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module func_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module func_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module func_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module func_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module func_gmem_m_axi_write is either unconnected or has no load
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module func_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module func_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3388.523 ; gain = 633.031 ; free physical = 1371 ; free virtual = 89476
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_16s_16s_32ns_32_4_1_U1/func_mac_muladd_16s_16s_32ns_32_4_1_DSP48_0_U/p_reg_reg_0 : 0 0 : 2474 2474 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|func        | (C+(A2*B'')')' | 17     | 17     | 32     | -      | 32     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 3704.879 ; gain = 949.387 ; free physical = 3734 ; free virtual = 91839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 3744.176 ; gain = 988.684 ; free physical = 3278 ; free virtual = 91382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name       | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/gmem_m_axi_U | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 36(READ_FIRST)    | W |   | 15 x 36(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      |                 | 
|inst/gmem_m_axi_U | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 255 x 34(READ_FIRST)   | W |   | 255 x 34(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
+------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3760.191 ; gain = 1004.699 ; free physical = 3243 ; free virtual = 91349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3763.160 ; gain = 1007.668 ; free physical = 5746 ; free virtual = 93852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3763.160 ; gain = 1007.668 ; free physical = 5741 ; free virtual = 93846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3763.160 ; gain = 1007.668 ; free physical = 5573 ; free virtual = 93679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3763.160 ; gain = 1007.668 ; free physical = 5573 ; free virtual = 93678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3763.160 ; gain = 1007.668 ; free physical = 5567 ; free virtual = 93672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3763.160 ; gain = 1007.668 ; free physical = 5567 ; free virtual = 93672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[68] | 1      | 1          | 0      | 3       | 2      | 1      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|func        | (C'+(A'*B'')')' | 30     | 18     | 32     | -      | 32     | 1    | 2    | 2    | -    | -     | 1    | 1    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   113|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |    79|
|11    |LUT2            |   317|
|12    |LUT3            |   799|
|13    |LUT4            |   539|
|14    |LUT5            |   247|
|15    |LUT6            |   361|
|16    |MUXF7           |   159|
|17    |RAMB18E2        |     2|
|19    |SRL16E          |   110|
|20    |SRLC32E         |   471|
|21    |FDRE            |  3217|
|22    |FDSE            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 3763.160 ; gain = 1007.668 ; free physical = 5567 ; free virtual = 93672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 3763.160 ; gain = 887.129 ; free physical = 5591 ; free virtual = 93696
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 3763.168 ; gain = 1007.668 ; free physical = 5590 ; free virtual = 93696
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3771.160 ; gain = 0.000 ; free physical = 5855 ; free virtual = 93961
INFO: [Netlist 29-17] Analyzing 273 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3821.449 ; gain = 0.000 ; free physical = 5685 ; free virtual = 93790
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Synth Design complete | Checksum: cc9c9ee9
INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 3821.484 ; gain = 2418.648 ; free physical = 5575 ; free virtual = 93681
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3208.013; main = 2961.012; forked = 333.108
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4706.168; main = 3821.453; forked = 988.285
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3821.484 ; gain = 0.000 ; free physical = 5454 ; free virtual = 93567
INFO: [Common 17-1381] The checkpoint '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_func_1_0_synth_1/ulp_func_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_func_1_0, cache-ID = ef78b84fa986d884
INFO: [Coretcl 2-1174] Renamed 39 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3821.484 ; gain = 0.000 ; free physical = 5085 ; free virtual = 93203
INFO: [Common 17-1381] The checkpoint '/home/giuspru/HLS/tutorial-2023/a0.alveo_u55c_matrixmult/_x/link/vivado/vpl/prj/prj.runs/ulp_func_1_0_synth_1/ulp_func_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_func_1_0_utilization_synth.rpt -pb ulp_func_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  3 09:50:27 2025...
