git_UPD.py


*.rar
*.7z
*.zip


3/
4/
5/
CT/my_coursework/

1/platformdesigner_tutorial
/FPGA

Course_Task/Verilog_Testbench/work