Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jul 31 21:19:24 2024
| Host         : LAPTOP-5IM3UC4N running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_4_wrapper_utilization_placed.rpt -pb design_4_wrapper_utilization_placed.pb
| Design       : design_4_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 26457 |     0 |          0 |    117120 | 22.59 |
|   LUT as Logic             | 25820 |     0 |          0 |    117120 | 22.05 |
|   LUT as Memory            |   637 |     0 |          0 |     57600 |  1.11 |
|     LUT as Distributed RAM |   184 |     0 |            |           |       |
|     LUT as Shift Register  |   453 |     0 |            |           |       |
| CLB Registers              | 27287 |     0 |          0 |    234240 | 11.65 |
|   Register as Flip Flop    | 27287 |     0 |          0 |    234240 | 11.65 |
|   Register as Latch        |     0 |     0 |          0 |    234240 |  0.00 |
| CARRY8                     |   586 |     0 |          0 |     14640 |  4.00 |
| F7 Muxes                   |   738 |     0 |          0 |     58560 |  1.26 |
| F8 Muxes                   |   170 |     0 |          0 |     29280 |  0.58 |
| F9 Muxes                   |     0 |     0 |          0 |     14640 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 459   |          Yes |         Set |            - |
| 26624 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4908 |     0 |          0 |     14640 | 33.52 |
|   CLBL                                     |  2421 |     0 |            |           |       |
|   CLBM                                     |  2487 |     0 |            |           |       |
| LUT as Logic                               | 25820 |     0 |          0 |    117120 | 22.05 |
|   using O5 output only                     |   270 |       |            |           |       |
|   using O6 output only                     | 17187 |       |            |           |       |
|   using O5 and O6                          |  8363 |       |            |           |       |
| LUT as Memory                              |   637 |     0 |          0 |     57600 |  1.11 |
|   LUT as Distributed RAM                   |   184 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |   184 |       |            |           |       |
|   LUT as Shift Register                    |   453 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   277 |       |            |           |       |
|     using O5 and O6                        |   176 |       |            |           |       |
| CLB Registers                              | 27287 |     0 |          0 |    234240 | 11.65 |
|   Register driven from within the CLB      | 16245 |       |            |           |       |
|   Register driven from outside the CLB     | 11042 |       |            |           |       |
|     LUT in front of the register is unused |  6172 |       |            |           |       |
|     LUT in front of the register is used   |  4870 |       |            |           |       |
| Unique Control Sets                        |   642 |       |          0 |     29280 |  2.19 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 34.5 |     0 |          0 |       144 | 23.96 |
|   RAMB36/FIFO*    |   33 |     0 |          0 |       144 | 22.92 |
|     RAMB36E2 only |   33 |       |            |           |       |
|   RAMB18          |    3 |     0 |          0 |       288 |  1.04 |
|     RAMB18E2 only |    3 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        64 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1248 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       189 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        58 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        58 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        35 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        35 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         3 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        82 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        82 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        35 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |          0 |       352 |  2.56 |
|   BUFGCE             |    8 |     0 |          0 |       112 |  7.14 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |        96 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         2 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         2 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 26624 |            Register |
| LUT3     | 11374 |                 CLB |
| LUT6     |  6504 |                 CLB |
| LUT4     |  5751 |                 CLB |
| LUT5     |  5233 |                 CLB |
| LUT2     |  4843 |                 CLB |
| MUXF7    |   738 |                 CLB |
| CARRY8   |   586 |                 CLB |
| LUT1     |   478 |                 CLB |
| SRL16E   |   464 |                 CLB |
| FDSE     |   459 |            Register |
| RAMD32   |   322 |                 CLB |
| MUXF8    |   170 |                 CLB |
| SRLC32E  |   165 |                 CLB |
| FDCE     |   138 |            Register |
| FDPE     |    66 |            Register |
| RAMS32   |    46 |                 CLB |
| RAMB36E2 |    33 |            BLOCKRAM |
| BUFGCE   |     8 |               Clock |
| RAMB18E2 |     3 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_4_zynq_ultra_ps_e_1_0 |    1 |
| design_4_xbar_1              |    1 |
| design_4_xbar_0              |    1 |
| design_4_sha256d_0_0         |    1 |
| design_4_rst_ps8_1_149M_0    |    1 |
| design_4_axi_dma_0_1         |    1 |
| design_4_auto_us_1           |    1 |
| design_4_auto_us_0           |    1 |
| design_4_auto_pc_0           |    1 |
| design_4_auto_ds_1           |    1 |
| design_4_auto_ds_0           |    1 |
+------------------------------+------+


