[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  28729       tick       6018081       1936996       1894351       6018081 
      2  28729       tick       8727259       2864589       2846159       8727259 
      3  28729       tick       8727659       2864715       2846077       8727659 
      4  28729       tick       8704387       2858696       2836378       8704387 
      5  28729       tick       8721933       2862583       2843335       8721933 
      6  28729       tick       8713267       2861811       2839188       8713267 
      7  28729       tick       8737465       2866935       2847344       8737465 
      8  28729       tick       8745043       2868836       2852237       8745043 
      9  28729       tick       8705401       2859249       2835356       8705401 
     10  28729       tick       8732709       2866303       2846960       8732709 
     11  28729       tick       8727687       2862943       2844723       8727687 
     12  28729       tick       8702865       2857623       2833954       8702865 
     13  28729       tick       8724348       2863551       2841707       8724348 
     14  28729       tick       8705158       2859335       2831669       8705158 
     15  28729       tick       8720323       2861720       2842111       8720323 
     16  28729       tick       8722288       2863351       2846529       8722288 
     17  28729       tick       8696845       2857007       2828738       8696845 
     18  28729       tick       8717614       2861935       2835095       8717614 
     19  28729       tick       8702493       2856848       2836467       8702493 
     20  28729       tick       8710029       2859971       2837895       8710029 
     21  28729       exit       4352506       1428421       1415991       4352506 
