{
  "questions": [
    {
      "question": "What does EDA stand for in the context of chip design and development?",
      "options": [
        "Electronic Design Automation",
        "Electrical Device Architecture",
        "Embedded Digital Assembly",
        "Enhanced Data Access",
        "Energy Distribution Analysis"
      ],
      "correct": 0
    },
    {
      "question": "In the digital IC design flow, what is the primary objective of 'Logic Synthesis'?",
      "options": [
        "To translate a gate-level netlist into a physical layout and routing information.",
        "To verify the timing performance of the final physical chip design.",
        "To convert an RTL (Register Transfer Level) description into an optimized gate-level netlist using a target technology library.",
        "To extract parasitic capacitances and resistances from the physical layout for post-layout analysis.",
        "To program a Field-Programmable Gate Array (FPGA) with the compiled design."
      ],
      "correct": 2
    },
    {
      "question": "Which specialized hardware component, often part of a Memory Management Unit (MMU) in a CPU, is primarily responsible for caching recent virtual-to-physical address translations to speed up memory access?",
      "options": [
        "Arithmetic Logic Unit (ALU)",
        "Translation Lookaside Buffer (TLB)",
        "Instruction Register (IR)",
        "Program Counter (PC)",
        "Control Unit (CU)"
      ],
      "correct": 1
    },
    {
      "question": "In the physical design of high-speed digital integrated circuits, what phenomenon describes the unwanted signal interference between adjacent interconnect wires, primarily due to parasitic capacitive coupling, which can lead to logic errors and timing violations?",
      "options": [
        "Electromigration",
        "Latch-up",
        "Crosstalk",
        "IR Drop",
        "Antenna Effect"
      ],
      "correct": 2
    },
    {
      "question": "As a low-power design technique, what is the primary mechanism of 'power gating' in digital integrated circuits?",
      "options": [
        "Reducing the operating frequency of inactive functional blocks.",
        "Dynamically adjusting the supply voltage (VDD) based on the current workload.",
        "Disabling the clock signal to inactive sequential logic blocks.",
        "Inserting header or footer 'sleep' transistors to physically cut off power supply to inactive logic blocks.",
        "Using lower threshold voltage transistors for non-critical paths to reduce leakage."
      ],
      "correct": 3
    }
  ]
}