{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557113908273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557113908274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 09:08:28 2019 " "Processing started: Mon May  6 09:08:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557113908274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113908274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digi_attempt2 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digi_attempt2 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113908274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557113908429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557113908429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_asyncread_syncwrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory_asyncread_syncwrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_asyncread_syncwrite-Form " "Found design unit 1: Memory_asyncread_syncwrite-Form" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/Memory_asyncread_syncwrite.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_asyncread_syncwrite " "Found entity 1: Memory_asyncread_syncwrite" {  } { { "Memory_asyncread_syncwrite.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/Memory_asyncread_syncwrite.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_VHDL-Behavioral " "Found design unit 1: register_file_VHDL-Behavioral" {  } { { "regfile.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/regfile.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919655 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_VHDL " "Found entity 1: register_file_VHDL" {  } { { "regfile.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/regfile.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919655 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to1mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 2to1mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behav " "Found design unit 1: mux2to1-behav" {  } { { "2to1mux.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/2to1mux.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919656 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "2to1mux.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/2to1mux.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file final.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final-behave " "Found design unit 1: final-behave" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919657 ""} { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa1bit-fa1bit_beh " "Found design unit 1: fa1bit-fa1bit_beh" {  } { { "fa1bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919657 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa1bit " "Found entity 1: fa1bit" {  } { { "fa1bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_implementation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_implementation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_syncread_syncwrite-Form " "Found design unit 1: Memory_syncread_syncwrite-Form" {  } { { "mem_implementation.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/mem_implementation.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919658 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_syncread_syncwrite " "Found entity 1: Memory_syncread_syncwrite" {  } { { "mem_implementation.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/mem_implementation.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa8bit-fa8bit_beh " "Found design unit 1: fa8bit-fa8bit_beh" {  } { { "fa8bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919658 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa8bit " "Found entity 1: fa8bit" {  } { { "fa8bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fa16bit-fa16bit_beh " "Found design unit 1: fa16bit-fa16bit_beh" {  } { { "fa16bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919659 ""} { "Info" "ISGN_ENTITY_NAME" "1 fa16bit " "Found entity 1: fa16bit" {  } { { "fa16bit.vhd" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557113919659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919659 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557113919715 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m_din final.vhdl(53) " "VHDL Signal Declaration warning at final.vhdl(53): used implicit default value for signal \"m_din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557113919717 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_flag final.vhdl(78) " "VHDL Process Statement warning at final.vhdl(78): signal \"z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919719 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_flag final.vhdl(79) " "VHDL Process Statement warning at final.vhdl(79): signal \"c_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919719 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(96) " "VHDL Process Statement warning at final.vhdl(96): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919719 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_1_dummy final.vhdl(125) " "VHDL Process Statement warning at final.vhdl(125): signal \"reg_read_data_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919721 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_2_dummy final.vhdl(127) " "VHDL Process Statement warning at final.vhdl(127): signal \"reg_read_data_2_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919721 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(154) " "VHDL Process Statement warning at final.vhdl(154): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919721 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(161) " "VHDL Process Statement warning at final.vhdl(161): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919721 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(162) " "VHDL Process Statement warning at final.vhdl(162): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919721 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(186) " "VHDL Process Statement warning at final.vhdl(186): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919721 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(187) " "VHDL Process Statement warning at final.vhdl(187): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919721 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(188) " "VHDL Process Statement warning at final.vhdl(188): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919721 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_1_dummy final.vhdl(195) " "VHDL Process Statement warning at final.vhdl(195): signal \"reg_read_data_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write_data_dummy final.vhdl(208) " "VHDL Process Statement warning at final.vhdl(208): signal \"reg_write_data_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(220) " "VHDL Process Statement warning at final.vhdl(220): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(221) " "VHDL Process Statement warning at final.vhdl(221): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(222) " "VHDL Process Statement warning at final.vhdl(222): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(238) " "VHDL Process Statement warning at final.vhdl(238): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(249) " "VHDL Process Statement warning at final.vhdl(249): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(250) " "VHDL Process Statement warning at final.vhdl(250): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(251) " "VHDL Process Statement warning at final.vhdl(251): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(271) " "VHDL Process Statement warning at final.vhdl(271): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_1_dummy final.vhdl(277) " "VHDL Process Statement warning at final.vhdl(277): signal \"reg_read_data_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(294) " "VHDL Process Statement warning at final.vhdl(294): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919722 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(313) " "VHDL Process Statement warning at final.vhdl(313): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(314) " "VHDL Process Statement warning at final.vhdl(314): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(315) " "VHDL Process Statement warning at final.vhdl(315): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(328) " "VHDL Process Statement warning at final.vhdl(328): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(329) " "VHDL Process Statement warning at final.vhdl(329): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(330) " "VHDL Process Statement warning at final.vhdl(330): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read_data_1_dummy final.vhdl(345) " "VHDL Process Statement warning at final.vhdl(345): signal \"reg_read_data_1_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out final.vhdl(357) " "VHDL Process Statement warning at final.vhdl(357): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(383) " "VHDL Process Statement warning at final.vhdl(383): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(384) " "VHDL Process Statement warning at final.vhdl(384): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(385) " "VHDL Process Statement warning at final.vhdl(385): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(402) " "VHDL Process Statement warning at final.vhdl(402): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(403) " "VHDL Process Statement warning at final.vhdl(403): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(404) " "VHDL Process Statement warning at final.vhdl(404): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919723 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_result_dummy final.vhdl(428) " "VHDL Process Statement warning at final.vhdl(428): signal \"alu_result_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 428 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919724 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_dummy final.vhdl(429) " "VHDL Process Statement warning at final.vhdl(429): signal \"zero_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919724 "|final"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_dummy final.vhdl(430) " "VHDL Process Statement warning at final.vhdl(430): signal \"carry_dummy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919724 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919729 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_write final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"mem_write\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_read final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"mem_read\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_write_en_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_write_en_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_read_addr_1_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_read_addr_1_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_read_addr_2_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_read_addr_2_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_prev_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"zero_prev_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_prev_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"carry_prev_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"a_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"b_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_control_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"alu_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919730 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero_control_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"zero_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919731 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry_control_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"carry_control_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919731 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oup final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"oup\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919731 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_write_dest_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_write_dest_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919731 "|final"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_write_data_dummy final.vhdl(72) " "VHDL Process Statement warning at final.vhdl(72): inferring latch(es) for signal or variable \"reg_write_data_dummy\", which holds its previous value in one or more paths through the process" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919731 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[0\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[1\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[2\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[3\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[3\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[4\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[4\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[5\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[5\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[6\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[6\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[7\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[7\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[8\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[8\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[9\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[9\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[10\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[10\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[11\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[11\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[12\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[12\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[13\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[13\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919738 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[14\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[14\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_data_dummy\[15\] final.vhdl(72) " "Inferred latch for \"reg_write_data_dummy\[15\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_dest_dummy\[0\] final.vhdl(72) " "Inferred latch for \"reg_write_dest_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_dest_dummy\[1\] final.vhdl(72) " "Inferred latch for \"reg_write_dest_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_dest_dummy\[2\] final.vhdl(72) " "Inferred latch for \"reg_write_dest_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_control_dummy\[0\] final.vhdl(72) " "Inferred latch for \"carry_control_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_control_dummy\[0\] final.vhdl(72) " "Inferred latch for \"zero_control_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_dummy\[0\] final.vhdl(72) " "Inferred latch for \"alu_control_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control_dummy\[1\] final.vhdl(72) " "Inferred latch for \"alu_control_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[0\] final.vhdl(72) " "Inferred latch for \"b_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[1\] final.vhdl(72) " "Inferred latch for \"b_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[2\] final.vhdl(72) " "Inferred latch for \"b_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[3\] final.vhdl(72) " "Inferred latch for \"b_dummy\[3\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[4\] final.vhdl(72) " "Inferred latch for \"b_dummy\[4\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919739 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[5\] final.vhdl(72) " "Inferred latch for \"b_dummy\[5\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[6\] final.vhdl(72) " "Inferred latch for \"b_dummy\[6\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[7\] final.vhdl(72) " "Inferred latch for \"b_dummy\[7\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[8\] final.vhdl(72) " "Inferred latch for \"b_dummy\[8\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[9\] final.vhdl(72) " "Inferred latch for \"b_dummy\[9\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[10\] final.vhdl(72) " "Inferred latch for \"b_dummy\[10\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[11\] final.vhdl(72) " "Inferred latch for \"b_dummy\[11\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[12\] final.vhdl(72) " "Inferred latch for \"b_dummy\[12\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[13\] final.vhdl(72) " "Inferred latch for \"b_dummy\[13\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[14\] final.vhdl(72) " "Inferred latch for \"b_dummy\[14\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b_dummy\[15\] final.vhdl(72) " "Inferred latch for \"b_dummy\[15\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[0\] final.vhdl(72) " "Inferred latch for \"a_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[1\] final.vhdl(72) " "Inferred latch for \"a_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[2\] final.vhdl(72) " "Inferred latch for \"a_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[3\] final.vhdl(72) " "Inferred latch for \"a_dummy\[3\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[4\] final.vhdl(72) " "Inferred latch for \"a_dummy\[4\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[5\] final.vhdl(72) " "Inferred latch for \"a_dummy\[5\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[6\] final.vhdl(72) " "Inferred latch for \"a_dummy\[6\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[7\] final.vhdl(72) " "Inferred latch for \"a_dummy\[7\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919740 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[8\] final.vhdl(72) " "Inferred latch for \"a_dummy\[8\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[9\] final.vhdl(72) " "Inferred latch for \"a_dummy\[9\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[10\] final.vhdl(72) " "Inferred latch for \"a_dummy\[10\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[11\] final.vhdl(72) " "Inferred latch for \"a_dummy\[11\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[12\] final.vhdl(72) " "Inferred latch for \"a_dummy\[12\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[13\] final.vhdl(72) " "Inferred latch for \"a_dummy\[13\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[14\] final.vhdl(72) " "Inferred latch for \"a_dummy\[14\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_dummy\[15\] final.vhdl(72) " "Inferred latch for \"a_dummy\[15\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_prev_dummy\[0\] final.vhdl(72) " "Inferred latch for \"carry_prev_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_prev_dummy\[0\] final.vhdl(72) " "Inferred latch for \"zero_prev_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_2_dummy\[0\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_2_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_2_dummy\[1\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_2_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_2_dummy\[2\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_2_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_1_dummy\[0\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_1_dummy\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_1_dummy\[1\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_1_dummy\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_read_addr_1_dummy\[2\] final.vhdl(72) " "Inferred latch for \"reg_read_addr_1_dummy\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write_en_dummy final.vhdl(72) " "Inferred latch for \"reg_write_en_dummy\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read final.vhdl(72) " "Inferred latch for \"mem_read\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919741 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_write final.vhdl(72) " "Inferred latch for \"mem_write\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] final.vhdl(72) " "Inferred latch for \"addr\[0\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] final.vhdl(72) " "Inferred latch for \"addr\[1\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] final.vhdl(72) " "Inferred latch for \"addr\[2\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] final.vhdl(72) " "Inferred latch for \"addr\[3\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] final.vhdl(72) " "Inferred latch for \"addr\[4\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] final.vhdl(72) " "Inferred latch for \"addr\[5\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] final.vhdl(72) " "Inferred latch for \"addr\[6\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] final.vhdl(72) " "Inferred latch for \"addr\[7\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] final.vhdl(72) " "Inferred latch for \"addr\[8\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] final.vhdl(72) " "Inferred latch for \"addr\[9\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] final.vhdl(72) " "Inferred latch for \"addr\[10\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] final.vhdl(72) " "Inferred latch for \"addr\[11\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] final.vhdl(72) " "Inferred latch for \"addr\[12\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] final.vhdl(72) " "Inferred latch for \"addr\[13\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] final.vhdl(72) " "Inferred latch for \"addr\[14\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] final.vhdl(72) " "Inferred latch for \"addr\[15\]\" at final.vhdl(72)" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919742 "|final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_syncread_syncwrite Memory_syncread_syncwrite:mem1 " "Elaborating entity \"Memory_syncread_syncwrite\" for hierarchy \"Memory_syncread_syncwrite:mem1\"" {  } { { "final.vhdl" "mem1" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557113919789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "final.vhdl" "alu1" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557113919800 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result3 alu.vhdl(60) " "VHDL Process Statement warning at alu.vhdl(60): signal \"result3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1557113919801 "|final|alu:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result1 alu.vhdl(54) " "VHDL Process Statement warning at alu.vhdl(54): inferring latch(es) for signal or variable \"result1\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1557113919801 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] alu.vhdl(54) " "Inferred latch for \"result1\[0\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919802 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] alu.vhdl(54) " "Inferred latch for \"result1\[1\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919802 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] alu.vhdl(54) " "Inferred latch for \"result1\[2\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919802 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] alu.vhdl(54) " "Inferred latch for \"result1\[3\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919802 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] alu.vhdl(54) " "Inferred latch for \"result1\[4\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919802 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[5\] alu.vhdl(54) " "Inferred latch for \"result1\[5\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[6\] alu.vhdl(54) " "Inferred latch for \"result1\[6\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[7\] alu.vhdl(54) " "Inferred latch for \"result1\[7\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[8\] alu.vhdl(54) " "Inferred latch for \"result1\[8\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[9\] alu.vhdl(54) " "Inferred latch for \"result1\[9\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[10\] alu.vhdl(54) " "Inferred latch for \"result1\[10\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[11\] alu.vhdl(54) " "Inferred latch for \"result1\[11\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[12\] alu.vhdl(54) " "Inferred latch for \"result1\[12\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[13\] alu.vhdl(54) " "Inferred latch for \"result1\[13\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[14\] alu.vhdl(54) " "Inferred latch for \"result1\[14\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[15\] alu.vhdl(54) " "Inferred latch for \"result1\[15\]\" at alu.vhdl(54)" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113919803 "|final|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa16bit alu:alu1\|fa16bit:fa2 " "Elaborating entity \"fa16bit\" for hierarchy \"alu:alu1\|fa16bit:fa2\"" {  } { { "alu.vhdl" "fa2" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557113919807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa8bit alu:alu1\|fa16bit:fa2\|fa8bit:fa1 " "Elaborating entity \"fa8bit\" for hierarchy \"alu:alu1\|fa16bit:fa2\|fa8bit:fa1\"" {  } { { "fa16bit.vhd" "fa1" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa16bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557113919810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa1bit alu:alu1\|fa16bit:fa2\|fa8bit:fa1\|fa1bit:fa0 " "Elaborating entity \"fa1bit\" for hierarchy \"alu:alu1\|fa16bit:fa2\|fa8bit:fa1\|fa1bit:fa0\"" {  } { { "fa8bit.vhd" "fa0" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/fa8bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557113919813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 alu:alu1\|mux2to1:to1b " "Elaborating entity \"mux2to1\" for hierarchy \"alu:alu1\|mux2to1:to1b\"" {  } { { "alu.vhdl" "to1b" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557113919819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file_VHDL register_file_VHDL:reg1 " "Elaborating entity \"register_file_VHDL\" for hierarchy \"register_file_VHDL:reg1\"" {  } { { "final.vhdl" "reg1" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557113919821 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "368 1024 0 1 1 " "368 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "656 1023 " "Addresses ranging from 656 to 1023 are not initialized" {  } { { "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/db/DUT.ram0_Memory_syncread_syncwrite_f021bf61.hdl.mif" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/db/DUT.ram0_Memory_syncread_syncwrite_f021bf61.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1557113920180 ""}  } { { "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/db/DUT.ram0_Memory_syncread_syncwrite_f021bf61.hdl.mif" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/db/DUT.ram0_Memory_syncread_syncwrite_f021bf61.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1557113920180 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[0\] " "Latch reg_write_data_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922459 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[0\] " "Latch alu:alu1\|result1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922459 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[1\] " "Latch reg_write_data_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922459 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[1\] " "Latch alu:alu1\|result1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922459 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[2\] " "Latch reg_write_data_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922459 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[2\] " "Latch alu:alu1\|result1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922459 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[3\] " "Latch reg_write_data_dummy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922459 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[3\] " "Latch alu:alu1\|result1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922459 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[4\] " "Latch reg_write_data_dummy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[4\] " "Latch alu:alu1\|result1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[5\] " "Latch reg_write_data_dummy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[5\] " "Latch alu:alu1\|result1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[6\] " "Latch reg_write_data_dummy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[6\] " "Latch alu:alu1\|result1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[7\] " "Latch reg_write_data_dummy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[7\] " "Latch alu:alu1\|result1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[8\] " "Latch reg_write_data_dummy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[8\] " "Latch alu:alu1\|result1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[9\] " "Latch reg_write_data_dummy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[9\] " "Latch alu:alu1\|result1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[10\] " "Latch reg_write_data_dummy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[10\] " "Latch alu:alu1\|result1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922460 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[11\] " "Latch reg_write_data_dummy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[11\] " "Latch alu:alu1\|result1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[12\] " "Latch reg_write_data_dummy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[12\] " "Latch alu:alu1\|result1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[13\] " "Latch reg_write_data_dummy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[13\] " "Latch alu:alu1\|result1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[14\] " "Latch reg_write_data_dummy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[14\] " "Latch alu:alu1\|result1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_data_dummy\[15\] " "Latch reg_write_data_dummy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s29 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s29" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:alu1\|result1\[15\] " "Latch alu:alu1\|result1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control_dummy\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_control_dummy\[1\]" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_read_addr_1_dummy\[1\] " "Latch reg_read_addr_1_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s21 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s21" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_read_addr_1_dummy\[0\] " "Latch reg_read_addr_1_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s21 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s21" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_read_addr_1_dummy\[2\] " "Latch reg_read_addr_1_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s21 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s21" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[0\] " "Latch addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[1\] " "Latch addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[2\] " "Latch addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[3\] " "Latch addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[4\] " "Latch addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922461 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[5\] " "Latch addr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[6\] " "Latch addr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[7\] " "Latch addr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[8\] " "Latch addr\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addr\[9\] " "Latch addr\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s17 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s17" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_read " "Latch mem_read has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s15 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s15" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[0\] " "Latch b_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s20 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s20" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[0\] " "Latch a_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control_dummy\[1\] " "Latch alu_control_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr36 " "Ports D and ENA on the latch are fed by the same signal WideOr36" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_control_dummy\[0\] " "Latch alu_control_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s27 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s27" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[1\] " "Latch b_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[1\] " "Latch a_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[2\] " "Latch b_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[2\] " "Latch a_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[3\] " "Latch b_dummy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s13 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s13" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922462 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[3\] " "Latch a_dummy\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[4\] " "Latch b_dummy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s13 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s13" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[4\] " "Latch a_dummy\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[5\] " "Latch b_dummy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s13 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s13" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[5\] " "Latch a_dummy\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[6\] " "Latch b_dummy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[6\] " "Latch a_dummy\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[7\] " "Latch b_dummy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[7\] " "Latch a_dummy\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[8\] " "Latch b_dummy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[8\] " "Latch a_dummy\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[9\] " "Latch b_dummy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[9\] " "Latch a_dummy\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[10\] " "Latch b_dummy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[10\] " "Latch a_dummy\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[11\] " "Latch b_dummy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[11\] " "Latch a_dummy\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[12\] " "Latch b_dummy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[12\] " "Latch a_dummy\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[13\] " "Latch b_dummy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922463 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[13\] " "Latch a_dummy\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[14\] " "Latch b_dummy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[14\] " "Latch a_dummy\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b_dummy\[15\] " "Latch b_dummy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s30 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s30" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a_dummy\[15\] " "Latch a_dummy\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s19 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s19" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_dest_dummy\[0\] " "Latch reg_write_dest_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_dest_dummy\[1\] " "Latch reg_write_dest_dummy\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_dest_dummy\[2\] " "Latch reg_write_dest_dummy\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s18 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_write_en_dummy " "Latch reg_write_en_dummy has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s4 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s4" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_write " "Latch mem_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s15 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s15" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "carry_control_dummy\[0\] " "Latch carry_control_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr36 " "Ports D and ENA on the latch are fed by the same signal WideOr36" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_control_dummy\[0\] " "Latch zero_control_dummy\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_state.s11 " "Ports D and ENA on the latch are fed by the same signal fsm_state.s11" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557113922464 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557113922464 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "regfile.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/regfile.vhdl" 26 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1557113922786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "831 " "Implemented 831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557113923408 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557113923408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "813 " "Implemented 813 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557113923408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557113923408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 236 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 236 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557113924336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  6 09:08:44 2019 " "Processing ended: Mon May  6 09:08:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557113924336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557113924336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557113924336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557113924336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557113927044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557113927044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 09:08:44 2019 " "Processing started: Mon May  6 09:08:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557113927044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557113927044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digi_attempt2 -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digi_attempt2 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557113927045 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1557113928178 ""}
{ "Info" "0" "" "Project  = Digi_attempt2" {  } {  } 0 0 "Project  = Digi_attempt2" 0 0 "Fitter" 0 0 1557113928192 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1557113928192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557113928341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557113928341 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557113928357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557113928500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557113928500 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557113928699 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557113928731 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557113929355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557113929355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557113929355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557113929355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557113929355 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557113929355 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "No exact pin location assignment(s) for 18 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557113929619 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "91 " "The Timing Analyzer is analyzing 91 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557113929854 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557113929868 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557113929886 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector75~5\|combout " "Node \"Selector75~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929926 ""} { "Warning" "WSTA_SCC_NODE" "Selector75~5\|datac " "Node \"Selector75~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929926 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929926 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector76~5\|combout " "Node \"Selector76~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""} { "Warning" "WSTA_SCC_NODE" "Selector76~5\|datac " "Node \"Selector76~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector77~5\|combout " "Node \"Selector77~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""} { "Warning" "WSTA_SCC_NODE" "Selector77~5\|datac " "Node \"Selector77~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector78~5\|combout " "Node \"Selector78~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""} { "Warning" "WSTA_SCC_NODE" "Selector78~5\|datac " "Node \"Selector78~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector79~4\|combout " "Node \"Selector79~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""} { "Warning" "WSTA_SCC_NODE" "Selector79~4\|datac " "Node \"Selector79~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector80~5\|combout " "Node \"Selector80~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""} { "Warning" "WSTA_SCC_NODE" "Selector80~5\|datac " "Node \"Selector80~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929927 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929927 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector81~5\|combout " "Node \"Selector81~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""} { "Warning" "WSTA_SCC_NODE" "Selector81~5\|datac " "Node \"Selector81~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector82~5\|combout " "Node \"Selector82~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""} { "Warning" "WSTA_SCC_NODE" "Selector82~5\|datac " "Node \"Selector82~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector83~5\|combout " "Node \"Selector83~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""} { "Warning" "WSTA_SCC_NODE" "Selector83~5\|datac " "Node \"Selector83~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector84~4\|combout " "Node \"Selector84~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""} { "Warning" "WSTA_SCC_NODE" "Selector84~4\|datac " "Node \"Selector84~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector85~4\|combout " "Node \"Selector85~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""} { "Warning" "WSTA_SCC_NODE" "Selector85~4\|datac " "Node \"Selector85~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector86~4\|combout " "Node \"Selector86~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""} { "Warning" "WSTA_SCC_NODE" "Selector86~4\|datac " "Node \"Selector86~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929928 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929928 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector87~4\|combout " "Node \"Selector87~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929929 ""} { "Warning" "WSTA_SCC_NODE" "Selector87~4\|datac " "Node \"Selector87~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929929 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector88~5\|combout " "Node \"Selector88~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929929 ""} { "Warning" "WSTA_SCC_NODE" "Selector88~5\|datac " "Node \"Selector88~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929929 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector89~5\|combout " "Node \"Selector89~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929929 ""} { "Warning" "WSTA_SCC_NODE" "Selector89~5\|datac " "Node \"Selector89~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929929 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929929 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector90~5\|combout " "Node \"Selector90~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929929 ""} { "Warning" "WSTA_SCC_NODE" "Selector90~5\|datac " "Node \"Selector90~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113929929 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1557113929929 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1557113929962 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1557113929962 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 alu_control_dummy\[0\] " "   1.000 alu_control_dummy\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fsm_state.s0 " "   1.000 fsm_state.s0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fsm_state.s1 " "   1.000 fsm_state.s1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fsm_state.s11 " "   1.000 fsm_state.s11" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fsm_state.s14 " "   1.000 fsm_state.s14" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        IR\[0\] " "   1.000        IR\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557113929963 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557113929963 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557113930048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557113930048 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1557113930066 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 11 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1557113930090 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "WideOr43 Global clock " "Automatically promoted signal \"WideOr43\" to use Global clock" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1557113930090 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "WideOr25~1 Global clock " "Automatically promoted some destinations of signal \"WideOr25~1\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "WideOr25~3 " "Destination \"WideOr25~3\" may be non-global or may not use global clock" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1557113930090 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "reg_write_en_dummy " "Destination \"reg_write_en_dummy\" may be non-global or may not use global clock" {  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 60 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1557113930090 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1557113930090 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "alu:alu1\|Mux17~0 Global clock " "Automatically promoted signal \"alu:alu1\|Mux17~0\" to use Global clock" {  } { { "alu.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/alu.vhdl" 56 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1557113930090 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1557113930090 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1557113930131 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1557113930178 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1557113930275 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1557113930277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1557113930277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557113930277 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 1 16 0 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 1 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1557113930278 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1557113930278 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557113930278 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557113930279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557113930279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557113930279 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557113930279 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1557113930279 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557113930279 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557113930324 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557113930452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557113930985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557113931688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557113931720 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557113934081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557113934082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557113934146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "31 " "Router estimated average interconnect usage is 31% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557113934663 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557113934663 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1557113938372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557113938373 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.69 " "Total time spent on timing analysis during the Fitter is 0.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557113938444 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557113938452 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1557113938492 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/output_files/DUT.fit.smsg " "Generated suppressed messages file /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557113938632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 54 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1103 " "Peak virtual memory: 1103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557113938701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  6 09:08:58 2019 " "Processing ended: Mon May  6 09:08:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557113938701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557113938701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557113938701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557113938701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557113941304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557113941305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 09:09:01 2019 " "Processing started: Mon May  6 09:09:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557113941305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557113941305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Digi_attempt2 -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Digi_attempt2 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557113941305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557113941500 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557113941646 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557113941664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557113941937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  6 09:09:01 2019 " "Processing ended: Mon May  6 09:09:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557113941937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557113941937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557113941937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557113941937 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557113942111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557113943036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557113943036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 09:09:02 2019 " "Processing started: Mon May  6 09:09:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557113943036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1557113943036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Digi_attempt2 -c DUT " "Command: quartus_sta Digi_attempt2 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1557113943037 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1557113943086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1557113943185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1557113943185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557113943262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557113943262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1557113943337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1557113944409 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "91 " "The Timing Analyzer is analyzing 91 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1557113944450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1557113944478 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1557113944478 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557113944481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR\[0\] IR\[0\] " "create_clock -period 1.000 -name IR\[0\] IR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557113944481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name alu_control_dummy\[0\] alu_control_dummy\[0\] " "create_clock -period 1.000 -name alu_control_dummy\[0\] alu_control_dummy\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557113944481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm_state.s14 fsm_state.s14 " "create_clock -period 1.000 -name fsm_state.s14 fsm_state.s14" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557113944481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm_state.s0 fsm_state.s0 " "create_clock -period 1.000 -name fsm_state.s0 fsm_state.s0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557113944481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm_state.s11 fsm_state.s11 " "create_clock -period 1.000 -name fsm_state.s11 fsm_state.s11" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557113944481 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm_state.s1 fsm_state.s1 " "create_clock -period 1.000 -name fsm_state.s1 fsm_state.s1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557113944481 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1557113944481 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector75~5\|combout " "Node \"Selector75~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector75~5\|datad " "Node \"Selector75~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector76~5\|combout " "Node \"Selector76~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector76~5\|datad " "Node \"Selector76~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector77~5\|combout " "Node \"Selector77~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector77~5\|datad " "Node \"Selector77~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector78~5\|combout " "Node \"Selector78~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector78~5\|datad " "Node \"Selector78~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector79~4\|combout " "Node \"Selector79~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector79~4\|datac " "Node \"Selector79~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector80~5\|combout " "Node \"Selector80~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector80~5\|datac " "Node \"Selector80~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector81~5\|combout " "Node \"Selector81~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector81~5\|datad " "Node \"Selector81~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector82~5\|combout " "Node \"Selector82~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector82~5\|datad " "Node \"Selector82~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector83~5\|combout " "Node \"Selector83~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector83~5\|datad " "Node \"Selector83~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector84~4\|combout " "Node \"Selector84~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""} { "Warning" "WSTA_SCC_NODE" "Selector84~4\|datac " "Node \"Selector84~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944483 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944483 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector85~4\|combout " "Node \"Selector85~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""} { "Warning" "WSTA_SCC_NODE" "Selector85~4\|datad " "Node \"Selector85~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944484 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector86~4\|combout " "Node \"Selector86~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""} { "Warning" "WSTA_SCC_NODE" "Selector86~4\|datac " "Node \"Selector86~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944484 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector87~4\|combout " "Node \"Selector87~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""} { "Warning" "WSTA_SCC_NODE" "Selector87~4\|datad " "Node \"Selector87~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944484 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector88~5\|combout " "Node \"Selector88~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""} { "Warning" "WSTA_SCC_NODE" "Selector88~5\|datad " "Node \"Selector88~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944484 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector89~5\|combout " "Node \"Selector89~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""} { "Warning" "WSTA_SCC_NODE" "Selector89~5\|datad " "Node \"Selector89~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944484 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Selector90~5\|combout " "Node \"Selector90~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""} { "Warning" "WSTA_SCC_NODE" "Selector90~5\|datad " "Node \"Selector90~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557113944484 ""}  } { { "final.vhdl" "" { Text "/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/final.vhdl" 87 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1557113944484 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1557113944487 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1557113944498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1557113944502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.527 " "Worst-case setup slack is -20.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.527           -2228.370 clk  " "  -20.527           -2228.370 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.607            -225.234 alu_control_dummy\[0\]  " "  -18.607            -225.234 alu_control_dummy\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.310             -69.650 fsm_state.s14  " "   -8.310             -69.650 fsm_state.s14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.718             -19.474 IR\[0\]  " "   -7.718             -19.474 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.454             -79.184 fsm_state.s0  " "   -7.454             -79.184 fsm_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.619            -184.915 fsm_state.s11  " "   -6.619            -184.915 fsm_state.s11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.967             -26.330 fsm_state.s1  " "   -4.967             -26.330 fsm_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557113944502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.438 " "Worst-case hold slack is -5.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.438             -59.400 alu_control_dummy\[0\]  " "   -5.438             -59.400 alu_control_dummy\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.956              -6.243 IR\[0\]  " "   -3.956              -6.243 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.931             -88.721 fsm_state.s11  " "   -3.931             -88.721 fsm_state.s11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.914             -48.272 fsm_state.s14  " "   -3.914             -48.272 fsm_state.s14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.981              -2.871 clk  " "   -1.981              -2.871 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.107              -1.107 fsm_state.s1  " "   -1.107              -1.107 fsm_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.291               0.000 fsm_state.s0  " "    3.291               0.000 fsm_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557113944507 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557113944508 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1557113944510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 IR\[0\]  " "    0.500               0.000 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 alu_control_dummy\[0\]  " "    0.500               0.000 alu_control_dummy\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 fsm_state.s0  " "    0.500               0.000 fsm_state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 fsm_state.s1  " "    0.500               0.000 fsm_state.s1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 fsm_state.s11  " "    0.500               0.000 fsm_state.s11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 fsm_state.s14  " "    0.500               0.000 fsm_state.s14 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557113944511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1557113944511 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1557113944587 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557113944600 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1557113944601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 52 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557113944634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  6 09:09:04 2019 " "Processing ended: Mon May  6 09:09:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557113944634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557113944634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557113944634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1557113944634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1557113945896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557113945897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May  6 09:09:05 2019 " "Processing started: Mon May  6 09:09:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557113945897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557113945897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Digi_attempt2 -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Digi_attempt2 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557113945897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557113946147 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DUT.vho DUT_vhd.sdo /home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/simulation/modelsim/ simulation " "Generated files \"DUT.vho\" and \"DUT_vhd.sdo\" in directory \"/home/gaurav/Desktop/Sem4/EE224/projectdigi/asyncronousmemoryread/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557113946509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557113946529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May  6 09:09:06 2019 " "Processing ended: Mon May  6 09:09:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557113946529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557113946529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557113946529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557113946529 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 344 s " "Quartus Prime Full Compilation was successful. 0 errors, 344 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557113946638 ""}
