// Seed: 2879450289
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  integer id_3;
  real id_4, id_5;
  always begin
    id_3 = 1 + id_2;
  end
  logic id_6;
  logic id_7;
  assign id_3 = 1'h0;
endmodule
