#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 10 13:34:51 2023
# Process ID: 1908
# Current directory: D:/Studia/Magisterka/1_semestr/sdup/lab/2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17460 D:\Studia\Magisterka\1_semestr\sdup\lab\2\edit_cordic_ip_v1_0.xpr
# Log file: D:/Studia/Magisterka/1_semestr/sdup/lab/2/vivado.log
# Journal file: D:/Studia/Magisterka/1_semestr/sdup/lab/2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Studia/Magisterka/1_semestr/sdup/lab/2/edit_cordic_ip_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Studia/Magisterka/1_semestr/sdup/lab/2/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Studia/Magisterka/1_semestr/sdup/lab/2/cordic_ip_1.0/hdl/cordic_ip_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Studia/Magisterka/1_semestr/sdup/lab/2/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 708.773 ; gain = 116.309
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 10 14:22:04 2023...
