\doxysection{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank2__3___type_def}{}\label{struct_f_s_m_c___bank2__3___type_def}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{PCR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}{SR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{PMEM2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}{PATT2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{ECCR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}{PCR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}{SR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}{PMEM3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{PATT3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{ECCR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

\label{doc-variable-members}
\Hypertarget{struct_f_s_m_c___bank2__3___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR2}{ECCR2}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECCR2}

NAND Flash ECC result registers 2, Address offset\+: 0x74 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!ECCR3@{ECCR3}}
\index{ECCR3@{ECCR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR3}{ECCR3}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ECCR3}

NAND Flash ECC result registers 3, Address offset\+: 0x94 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT2}{PATT2}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PATT2}

NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C \Hypertarget{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PATT3@{PATT3}}
\index{PATT3@{PATT3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT3}{PATT3}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PATT3}

NAND Flash Attribute memory space timing register 3, Address offset\+: 0x8C \Hypertarget{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR2}{PCR2}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR2}

NAND Flash control register 2, Address offset\+: 0x60 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PCR3@{PCR3}}
\index{PCR3@{PCR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR3}{PCR3}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PCR3}

NAND Flash control register 3, Address offset\+: 0x80 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM2}{PMEM2}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMEM2}

NAND Flash Common memory space timing register 2, Address offset\+: 0x68 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!PMEM3@{PMEM3}}
\index{PMEM3@{PMEM3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM3}{PMEM3}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PMEM3}

NAND Flash Common memory space timing register 3, Address offset\+: 0x88 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b} 
uint32\+\_\+t RESERVED0}

Reserved, 0x70 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902} 
uint32\+\_\+t RESERVED1}

Reserved, 0x78 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496} 
uint32\+\_\+t RESERVED2}

Reserved, 0x7C \Hypertarget{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158} 
uint32\+\_\+t RESERVED3}

Reserved, 0x90 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR2}

NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64 \Hypertarget{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}\index{FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}!SR3@{SR3}}
\index{SR3@{SR3}!FSMC\_Bank2\_3\_TypeDef@{FSMC\_Bank2\_3\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR3}{SR3}}
{\footnotesize\ttfamily \label{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR3}

NAND Flash FIFO status and interrupt register 3, Address offset\+: 0x84 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}}\end{DoxyCompactItemize}
