# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++11 -static -Wall -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -Wno-STMTDLY -Wno-WIDTH -o /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/SimJTAG.v /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/vcs/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/emu.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/snapshot.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp"
T      5896 4222124650835567  1648135145   309544900  1648135145   309544900 "../build/emu-compile/VSimTop.cpp"
T      3113 4222124650835566  1648135145   307558200  1648135145   307558200 "../build/emu-compile/VSimTop.h"
T      6199 4222124650835578  1648135145   396296000  1648135145   396296000 "../build/emu-compile/VSimTop.mk"
T       678 4222124650835565  1648135145   301323200  1648135145   301323200 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067 4222124650835564  1648135145   299320300  1648135145   299320300 "../build/emu-compile/VSimTop__Dpi.h"
T      1025 5348024557678186  1648135145   294093000  1648135145   294093000 "../build/emu-compile/VSimTop__Syms.cpp"
T      1242 4222124650835563  1648135145   297331600  1648135145   297331600 "../build/emu-compile/VSimTop__Syms.h"
T     57110 4222124650835569  1648135145   332282300  1648135145   332282300 "../build/emu-compile/VSimTop__Trace.cpp"
T    103871 4222124650835568  1648135145   325279800  1648135145   325279800 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    154931 4222124650835572  1648135145   357287200  1648135145   357287200 "../build/emu-compile/VSimTop___024root.cpp"
T      2812 4222124650835570  1648135145   339284000  1648135145   339284000 "../build/emu-compile/VSimTop___024root.h"
T    127085 4222124650835571  1648135145   347285700  1648135145   347285700 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088 4222124650835575  1648135145   374290500  1648135145   374290500 "../build/emu-compile/VSimTop___024unit.cpp"
T       770 4222124650835573  1648135145   365289200  1648135145   365289200 "../build/emu-compile/VSimTop___024unit.h"
T       963 4222124650835574  1648135145   371289700  1648135145   371289700 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T     94178 4222124650835576  1648135145   386294100  1648135145   386294100 "../build/emu-compile/VSimTop__stats.txt"
T      2161 4503599627546235  1648135145   403298400  1648135145   403298400 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1648135145   408300900  1648135145   408300900 "../build/emu-compile/VSimTop__verFiles.dat"
T      1765 4222124650835577  1648135145   392294500  1648135145   392294500 "../build/emu-compile/VSimTop_classes.mk"
S      1002 1407374883802045  1648018256   431254700  1648018256   431254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/../build/../vsrc/SimTop.sv"
S      7254 1407374883802056  1648018256   432254700  1648018256   432254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/common.sv"
S       388 1407374883802073  1648018256   433254900  1648018256   433254900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/config.sv"
S      2876 2251799813941485  1648114289   583383300  1648114289   583383300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/pipes.sv"
S      5765 844424930397812  1648135142    87925800  1648135142    87925800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/core.sv"
S      1198 1407374883925554  1648114940   286384200  1648114940   286384200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/dataconfirm.sv"
S      1613 844424930397832  1648114746    22801900  1648114746    22801900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decode.sv"
S      3692 12666373952245659  1648114905   389847700  1648114905   389847700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decoder.sv"
S      1966 1125899907108779  1648114928   839763900  1648114928   839763900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/extend.sv"
S       538 1125899907108781  1648113301   928643400  1648113301   928643400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/alu.sv"
S       872 1125899907108782  1648114331   536623300  1648114331   536623300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/execute.sv"
S       386 1125899907108784  1648018256   439256800  1648018256   439256800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/fetch.sv"
S       393 1125899907108785  1648105985   784472700  1648105985   784472700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/pcselect.sv"
S       589 1125899907108787  1648114687   258953500  1648114687   258953500 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/memory/memory.sv"
S      1092 1125899907108789  1648018256   441257100  1648018256   441257100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/regfile/regfile.sv"
S  10309096 1407374884513843  1647347066    24420400  1647347066    24420400 "/usr/local/bin/verilator_bin"
S       323 1125899907018702  1648018256   382243200  1648018256   382243200 "src/test/vsrc/common/EICG_wrapper.v"
S      2542 1125899907018704  1648018256   383243900  1648018256   383243900 "src/test/vsrc/common/SimJTAG.v"
S       884 1125899907018711  1648018256   383243900  1648018256   383243900 "src/test/vsrc/common/assert.v"
S     17884 1125899907018712  1648018256   384243800  1648018256   384243800 "src/test/vsrc/common/difftest.v"
S      5579 1125899907018720  1648018256   385244200  1648018256   385244200 "src/test/vsrc/common/ram.sv"
S      1486 1125899907018724  1648018256   385244200  1648018256   385244200 "src/test/vsrc/common/ram.v"
S      1794 1125899907018726  1648018256   386244100  1648018256   386244100 "src/test/vsrc/common/ref.v"
