answer latency number yes caveat caveat latency coding slightly edited l1 cache reference num n branch num n l2 cache reference num n memory reference num n send 2k byte num network num num n read num mb sequentially memory num num n disk seek num num num n read num mb sequentially network num num num n read num mb sequentially disk num num num n send packet ca netherlands ca num num num n metaphor put human term example human might find table desk l1 15 equivalent time go find thing page still book shelf l2 would longer num minute know seems like think programmer including lack real grasp order magnitude vary making hard reason whether memoize pre cache expand example answer handle cpu pipelining cycle instead would great boon understanding cpu also mutex performance simd multi threading multi core