<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4007" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4007{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4007{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4007{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4007{left:96px;bottom:1088px;}
#t5_4007{left:122px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t6_4007{left:122px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_4007{left:371px;bottom:1078px;}
#t8_4007{left:96px;bottom:1046px;}
#t9_4007{left:122px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#ta_4007{left:122px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tb_4007{left:70px;bottom:1003px;}
#tc_4007{left:96px;bottom:1007px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_4007{left:96px;bottom:982px;}
#te_4007{left:122px;bottom:982px;letter-spacing:-0.15px;word-spacing:-0.32px;}
#tf_4007{left:96px;bottom:958px;}
#tg_4007{left:122px;bottom:958px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#th_4007{left:122px;bottom:941px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ti_4007{left:122px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tj_4007{left:70px;bottom:874px;letter-spacing:-0.09px;}
#tk_4007{left:156px;bottom:874px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tl_4007{left:70px;bottom:850px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tm_4007{left:70px;bottom:824px;}
#tn_4007{left:96px;bottom:827px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#to_4007{left:96px;bottom:803px;}
#tp_4007{left:122px;bottom:803px;letter-spacing:-0.15px;word-spacing:-1.22px;}
#tq_4007{left:520px;bottom:803px;}
#tr_4007{left:534px;bottom:803px;letter-spacing:-0.13px;word-spacing:-1.23px;}
#ts_4007{left:122px;bottom:786px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_4007{left:122px;bottom:769px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tu_4007{left:122px;bottom:752px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tv_4007{left:96px;bottom:728px;}
#tw_4007{left:122px;bottom:728px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tx_4007{left:122px;bottom:711px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#ty_4007{left:178px;bottom:718px;}
#tz_4007{left:96px;bottom:687px;}
#t10_4007{left:122px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_4007{left:122px;bottom:670px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t12_4007{left:96px;bottom:645px;}
#t13_4007{left:122px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t14_4007{left:122px;bottom:629px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t15_4007{left:122px;bottom:612px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t16_4007{left:122px;bottom:595px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_4007{left:122px;bottom:578px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_4007{left:122px;bottom:552px;}
#t19_4007{left:148px;bottom:554px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1a_4007{left:122px;bottom:527px;}
#t1b_4007{left:148px;bottom:529px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#t1c_4007{left:148px;bottom:505px;}
#t1d_4007{left:174px;bottom:505px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1e_4007{left:148px;bottom:480px;}
#t1f_4007{left:174px;bottom:480px;letter-spacing:-0.16px;word-spacing:2.36px;}
#t1g_4007{left:174px;bottom:464px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1h_4007{left:148px;bottom:439px;}
#t1i_4007{left:174px;bottom:439px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1j_4007{left:148px;bottom:415px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1k_4007{left:148px;bottom:398px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1l_4007{left:122px;bottom:371px;}
#t1m_4007{left:148px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_4007{left:122px;bottom:347px;}
#t1o_4007{left:148px;bottom:349px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1p_4007{left:96px;bottom:325px;}
#t1q_4007{left:122px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t1r_4007{left:70px;bottom:298px;}
#t1s_4007{left:96px;bottom:302px;letter-spacing:-0.12px;word-spacing:-0.51px;}
#t1t_4007{left:96px;bottom:277px;}
#t1u_4007{left:122px;bottom:277px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1v_4007{left:96px;bottom:253px;}
#t1w_4007{left:122px;bottom:253px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1x_4007{left:96px;bottom:228px;}
#t1y_4007{left:122px;bottom:228px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1z_4007{left:70px;bottom:154px;letter-spacing:-0.16px;}
#t20_4007{left:92px;bottom:154px;letter-spacing:-0.12px;}
#t21_4007{left:92px;bottom:137px;letter-spacing:-0.11px;}
#t22_4007{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t23_4007{left:92px;bottom:116px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_4007{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4007{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4007{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4007{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4007{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4007{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4007{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_4007{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4007" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4007Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4007" style="-webkit-user-select: none;"><object width="935" height="1210" data="4007/4007.svg" type="image/svg+xml" id="pdf4007" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4007" class="t s1_4007">Vol. 3C </span><span id="t2_4007" class="t s1_4007">27-13 </span>
<span id="t3_4007" class="t s2_4007">VM ENTRIES </span>
<span id="t4_4007" class="t s3_4007">— </span><span id="t5_4007" class="t s3_4007">The VM flag (bit 17) must be 0 either if the “IA-32e mode guest” VM-entry control is 1 or if bit 0 in the CR0 </span>
<span id="t6_4007" class="t s3_4007">field (corresponding to CR0.PE) is 0. </span>
<span id="t7_4007" class="t s4_4007">1 </span>
<span id="t8_4007" class="t s3_4007">— </span><span id="t9_4007" class="t s3_4007">The IF flag (RFLAGS[bit 9]) must be 1 if the valid bit (bit 31) in the VM-entry interruption-information field </span>
<span id="ta_4007" class="t s3_4007">is 1 and the interruption type (bits 10:8) is external interrupt. </span>
<span id="tb_4007" class="t s5_4007">• </span><span id="tc_4007" class="t s3_4007">SSP. The following checks are performed if the “load CET state” VM-entry control is 1 </span>
<span id="td_4007" class="t s3_4007">— </span><span id="te_4007" class="t s3_4007">Bits 1:0 must be 0. </span>
<span id="tf_4007" class="t s3_4007">— </span><span id="tg_4007" class="t s3_4007">If the processor supports the Intel 64 architecture, bits 63:N must be identical, where N is the CPU’s </span>
<span id="th_4007" class="t s3_4007">maximum linear-address width. (This check does not apply if the processor supports 64 linear-address </span>
<span id="ti_4007" class="t s3_4007">bits.) The guest SSP value is not required to be canonical; the value of bit N-1 may differ from that of bit N. </span>
<span id="tj_4007" class="t s6_4007">27.3.1.5 </span><span id="tk_4007" class="t s6_4007">Checks on Guest Non-Register State </span>
<span id="tl_4007" class="t s3_4007">The following checks are performed on fields in the guest-state area corresponding to non-register state: </span>
<span id="tm_4007" class="t s5_4007">• </span><span id="tn_4007" class="t s3_4007">Activity state. </span>
<span id="to_4007" class="t s3_4007">— </span><span id="tp_4007" class="t s3_4007">The activity-state field must contain a value in the range 0 </span><span id="tq_4007" class="t s3_4007">– </span><span id="tr_4007" class="t s3_4007">3, indicating an activity state supported by the </span>
<span id="ts_4007" class="t s3_4007">implementation (see Section 25.4.2). Future processors may include support for other activity states. </span>
<span id="tt_4007" class="t s3_4007">Software should read the VMX capability MSR IA32_VMX_MISC (see Appendix A.6) to determine what </span>
<span id="tu_4007" class="t s3_4007">activity states are supported. </span>
<span id="tv_4007" class="t s3_4007">— </span><span id="tw_4007" class="t s3_4007">The activity-state field must not indicate the HLT state if the DPL (bits 6:5) in the access-rights field for SS </span>
<span id="tx_4007" class="t s3_4007">is not 0. </span>
<span id="ty_4007" class="t s4_4007">2 </span>
<span id="tz_4007" class="t s3_4007">— </span><span id="t10_4007" class="t s3_4007">The activity-state field must indicate the active state if the interruptibility-state field indicates blocking by </span>
<span id="t11_4007" class="t s3_4007">either MOV-SS or by STI (if either bit 0 or bit 1 in that field is 1). </span>
<span id="t12_4007" class="t s3_4007">— </span><span id="t13_4007" class="t s3_4007">If the valid bit (bit 31) in the VM-entry interruption-information field is 1, the interruption to be delivered </span>
<span id="t14_4007" class="t s3_4007">(as defined by interruption type and vector) must not be one that would normally be blocked while a logical </span>
<span id="t15_4007" class="t s3_4007">processor is in the activity state corresponding to the contents of the activity-state field. The following </span>
<span id="t16_4007" class="t s3_4007">items enumerate the interruptions (as specified in the VM-entry interruption-information field) whose </span>
<span id="t17_4007" class="t s3_4007">injection is allowed for the different activity states: </span>
<span id="t18_4007" class="t s7_4007">• </span><span id="t19_4007" class="t s3_4007">Active. Any interruption is allowed. </span>
<span id="t1a_4007" class="t s7_4007">• </span><span id="t1b_4007" class="t s3_4007">HLT. The only events allowed are the following: </span>
<span id="t1c_4007" class="t s3_4007">— </span><span id="t1d_4007" class="t s3_4007">Those with interruption type external interrupt or non-maskable interrupt (NMI). </span>
<span id="t1e_4007" class="t s3_4007">— </span><span id="t1f_4007" class="t s3_4007">Those with interruption type hardware exception and vector 1 (debug exception) or vector 18 </span>
<span id="t1g_4007" class="t s3_4007">(machine-check exception). </span>
<span id="t1h_4007" class="t s3_4007">— </span><span id="t1i_4007" class="t s3_4007">Those with interruption type other event and vector 0 (pending MTF VM exit). </span>
<span id="t1j_4007" class="t s3_4007">See Table 25-17 in Section 25.8.3 for details regarding the format of the VM-entry interruption- </span>
<span id="t1k_4007" class="t s3_4007">information field. </span>
<span id="t1l_4007" class="t s7_4007">• </span><span id="t1m_4007" class="t s3_4007">Shutdown. Only NMIs and machine-check exceptions are allowed. </span>
<span id="t1n_4007" class="t s7_4007">• </span><span id="t1o_4007" class="t s3_4007">Wait-for-SIPI. No interruptions are allowed. </span>
<span id="t1p_4007" class="t s3_4007">— </span><span id="t1q_4007" class="t s3_4007">The activity-state field must not indicate the wait-for-SIPI state if the “entry to SMM” VM-entry control is 1. </span>
<span id="t1r_4007" class="t s5_4007">• </span><span id="t1s_4007" class="t s3_4007">Interruptibility state. </span>
<span id="t1t_4007" class="t s3_4007">— </span><span id="t1u_4007" class="t s3_4007">The reserved bits (bits 31:5) must be 0. </span>
<span id="t1v_4007" class="t s3_4007">— </span><span id="t1w_4007" class="t s3_4007">The field cannot indicate blocking by both STI and MOV SS (bits 0 and 1 cannot both be 1). </span>
<span id="t1x_4007" class="t s3_4007">— </span><span id="t1y_4007" class="t s3_4007">Bit 0 (blocking by STI) must be 0 if the IF flag (bit 9) is 0 in the RFLAGS field. </span>
<span id="t1z_4007" class="t s8_4007">1. </span><span id="t20_4007" class="t s8_4007">If the capability MSR IA32_VMX_CR0_FIXED0 reports that CR0.PE must be 1 in VMX operation, bit 0 in the CR0 field must be 1 </span>
<span id="t21_4007" class="t s8_4007">unless the “unrestricted guest” VM-execution control and bit 31 of the primary processor-based VM-execution controls are both 1. </span>
<span id="t22_4007" class="t s8_4007">2. </span><span id="t23_4007" class="t s8_4007">As noted in Section 25.4.1, SS.DPL corresponds to the logical processor’s current privilege level (CPL). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
