

================================================================
== Vitis HLS Report for 'encoder0_c1'
================================================================
* Date:           Mon Sep  8 23:45:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lane_seg_hls
* Solution:       lane_seg (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   551972|   551972|  8.280 ms|  8.280 ms|  551972|  551972|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                                                 |                                                                      |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                                     Instance                                    |                                Module                                |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_fu_100  |encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3  |   150532|   150532|  2.258 ms|  2.258 ms|  150532|  150532|       no|
        |grp_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_fu_108                  |encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5                  |   401424|   401424|  6.021 ms|  6.021 ms|  401424|  401424|       no|
        +---------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.9>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 18 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%padded = alloca i64 1" [lane_seg_hls/lane_seg_support.cpp:32]   --->   Operation 19 'alloca' 'padded' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%padded_addr = getelementptr i16 %padded, i64 0, i64 0" [lane_seg_hls/lane_seg_support.cpp:32]   --->   Operation 20 'getelementptr' 'padded_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.23ns)   --->   "%store_ln32 = store i16 0, i18 %padded_addr" [lane_seg_hls/lane_seg_support.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 153228> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %input_read, i32 1, i32 63" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i63 %trunc_ln" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 23 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i16 %gmem_in, i64 %sext_ln35" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 24 'getelementptr' 'gmem_in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [8/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 26 [7/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 26 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 10.9>
ST_3 : Operation 27 [6/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 27 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 10.9>
ST_4 : Operation 28 [5/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 29 [4/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 10.9>
ST_6 : Operation 30 [3/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 10.9>
ST_7 : Operation 31 [2/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 10.9>
ST_8 : Operation 32 [1/8] (10.9ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_in_addr, i32 150528" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln35 = call void @encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, i16 %gmem_in, i63 %trunc_ln, i16 %padded" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 33 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 10.9>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 34 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln35 = call void @encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3, i16 %gmem_in, i63 %trunc_ln, i16 %padded" [lane_seg_hls/lane_seg_support.cpp:35]   --->   Operation 35 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %output_read, i32 1, i32 63" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 36 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i63 %trunc_ln1" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 37 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i16 %gmem_out, i64 %sext_ln48" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 38 'getelementptr' 'gmem_out_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (10.9ns)   --->   "%empty_48 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_out_addr, i32 401408" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 39 'writereq' 'empty_48' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln48 = call void @encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5, i16 %gmem_out, i63 %trunc_ln1, i16 %padded" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 40 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln48 = call void @encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5, i16 %gmem_out, i63 %trunc_ln1, i16 %padded" [lane_seg_hls/lane_seg_support.cpp:48]   --->   Operation 41 'call' 'call_ln48' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 10.9>
ST_13 : Operation 42 [5/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 42 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 10.9>
ST_14 : Operation 43 [4/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 43 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 10.9>
ST_15 : Operation 44 [3/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 44 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 10.9>
ST_16 : Operation 45 [2/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 45 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 10.9>
ST_17 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 401408, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 150528, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/5] (10.9ns)   --->   "%empty_49 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_out_addr" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 48 'writeresp' 'empty_49' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [lane_seg_hls/lane_seg_support.cpp:84]   --->   Operation 49 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_read        (read         ) [ 000000000000000000]
padded            (alloca       ) [ 001111111111100000]
padded_addr       (getelementptr) [ 000000000000000000]
store_ln32        (store        ) [ 000000000000000000]
trunc_ln          (partselect   ) [ 001111111110000000]
sext_ln35         (sext         ) [ 000000000000000000]
gmem_in_addr      (getelementptr) [ 001111111000000000]
empty             (readreq      ) [ 000000000000000000]
output_read       (read         ) [ 000000000000000000]
call_ln35         (call         ) [ 000000000000000000]
trunc_ln1         (partselect   ) [ 000000000001100000]
sext_ln48         (sext         ) [ 000000000000000000]
gmem_out_addr     (getelementptr) [ 000000000001111111]
empty_48          (writereq     ) [ 000000000000000000]
call_ln48         (call         ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
empty_49          (writeresp    ) [ 000000000000000000]
ret_ln84          (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="padded_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="padded/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="input_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_readreq_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="0" index="2" bw="19" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="output_read_read_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="64" slack="0"/>
<pin id="74" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/10 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_writeresp_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="0"/>
<pin id="80" dir="0" index="2" bw="20" slack="0"/>
<pin id="81" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_48/10 empty_49/13 "/>
</bind>
</comp>

<comp id="85" class="1004" name="padded_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="1" slack="0"/>
<pin id="89" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="padded_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln32_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="18" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="0" index="2" bw="63" slack="8"/>
<pin id="104" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="63" slack="1"/>
<pin id="112" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln48/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="trunc_ln_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="63" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="0" index="3" bw="7" slack="0"/>
<pin id="121" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln35_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="63" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gmem_in_addr_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="63" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_in_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="63" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="7" slack="0"/>
<pin id="142" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln48_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="63" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="gmem_out_addr_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="0" index="1" bw="63" slack="0"/>
<pin id="154" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/10 "/>
</bind>
</comp>

<comp id="158" class="1005" name="trunc_ln_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="63" slack="8"/>
<pin id="160" dir="1" index="1" bw="63" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="163" class="1005" name="gmem_in_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="1"/>
<pin id="165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_in_addr "/>
</bind>
</comp>

<comp id="168" class="1005" name="trunc_ln1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="63" slack="1"/>
<pin id="170" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="gmem_out_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="3"/>
<pin id="175" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="90"><net_src comp="54" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="85" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="58" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="116" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="126" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="71" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="161"><net_src comp="116" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="166"><net_src comp="130" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="171"><net_src comp="137" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="176"><net_src comp="151" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="77" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {10 11 12 13 14 15 16 17 }
 - Input state : 
	Port: encoder0_c1 : gmem_in | {1 2 3 4 5 6 7 8 9 10 }
	Port: encoder0_c1 : input_r | {1 }
	Port: encoder0_c1 : output_r | {10 }
  - Chain level:
	State 1
		padded_addr : 1
		store_ln32 : 2
		sext_ln35 : 1
		gmem_in_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		sext_ln48 : 1
		gmem_out_addr : 2
		empty_48 : 3
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_encoder0_c1_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_VITIS_LOOP_37_3_fu_100 |    1    |  0.854  |   162   |   297   |
|          |         grp_encoder0_c1_Pipeline_VITIS_LOOP_48_4_VITIS_LOOP_49_5_fu_108         |   640   |  2.2934 |  13601  |  34835  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                              input_read_read_fu_58                              |    0    |    0    |    0    |    0    |
|          |                              output_read_read_fu_71                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                                grp_readreq_fu_64                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                               grp_writeresp_fu_77                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                                 trunc_ln_fu_116                                 |    0    |    0    |    0    |    0    |
|          |                                 trunc_ln1_fu_137                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                                 sext_ln35_fu_126                                |    0    |    0    |    0    |    0    |
|          |                                 sext_ln48_fu_147                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                 |   641   |  3.1474 |  13763  |  35132  |
|----------|---------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|padded|   144  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   144  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| gmem_in_addr_reg_163|   16   |
|gmem_out_addr_reg_173|   16   |
|  trunc_ln1_reg_168  |   63   |
|   trunc_ln_reg_158  |   63   |
+---------------------+--------+
|        Total        |   158  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_64  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_77 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_77 |  p1  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   66   ||  1.281  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   641  |    3   |  13763 |  35132 |    -   |
|   Memory  |   144  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   158  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   144  |   641  |    4   |  13921 |  35150 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
