module reg32bit (q, d, clr, clk, wren);
	input [31:0] d
	input	clr, clk, wren
	output [31:0] q
	always @(posedge clk)
	if (wren) begin
		q <= d
	end
	if (clr) begin
		q <= 32'b0
	end
endmodule



