#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 23 17:08:49 2025
# Process ID         : 492281
# Current directory  : /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip
# Command line       : vivado -notrace -mode batch -source run_ippack.tcl
# Log file           : /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/vivado.log
# Journal file       : /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/vivado.jou
# Running On         : administrateur-ThinkStation-P2-Tower
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900K
# CPU Frequency      : 800.000 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 33260 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41850 MB
# Available Virtual  : 32397 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/hls_data.json outdir=/home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip srcdir=/home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/misc
INFO: Copied 9 verilog file(s) to /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/hdl/verilog
INFO: Copied 6 vhdl file(s) to /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/hdl/vhdl/torgb.vhd (torgb)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4stream interface ch_y
INFO: Add axi4stream interface ch_u
INFO: Add axi4stream interface ch_v
INFO: Add axi4stream interface ch_r
INFO: Add axi4stream interface ch_g
INFO: Add axi4stream interface ch_b
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/component.xml
INFO: Created IP archive /home/jeanleo2/yuv_tp/vitis/torgb/torgb/hls/impl/ip/xilinx_com_hls_torgb_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jul 23 17:08:52 2025...
