

================================================================
== Vitis HLS Report for 'test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2'
================================================================
* Date:           Mon Oct  7 12:26:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gesummv.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.480 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6274|     6274|  20.892 us|  20.892 us|  6274|  6274|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1_VITIS_LOOP_59_2  |     6272|     6272|        24|          1|          1|  6250|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       95|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    92|     8616|     5166|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|     3304|      416|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    93|    11920|     5830|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  92| 8616| 5166|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_7ns_7ns_13_4_1_U41  |mac_muladd_6ns_7ns_7ns_13_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_758_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln58_fu_804_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln59_fu_785_p2       |         +|   0|  0|  13|           6|           1|
    |icmp_ln58_fu_752_p2      |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln59_fu_767_p2      |      icmp|   0|  0|  13|           6|           5|
    |select_ln58_1_fu_810_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln58_fu_773_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  95|          48|          30|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_v8_load              |   9|          2|    6|         12|
    |indvar_flatten_fu_114                 |   9|          2|   13|         26|
    |v4_0_WEN_A                            |   9|          2|    4|          8|
    |v4_1_WEN_A                            |   9|          2|    4|          8|
    |v4_2_WEN_A                            |   9|          2|    4|          8|
    |v4_3_WEN_A                            |   9|          2|    4|          8|
    |v4_4_WEN_A                            |   9|          2|    4|          8|
    |v6_0_WEN_A                            |   9|          2|    4|          8|
    |v6_1_WEN_A                            |   9|          2|    4|          8|
    |v6_2_WEN_A                            |   9|          2|    4|          8|
    |v6_3_WEN_A                            |   9|          2|    4|          8|
    |v6_4_WEN_A                            |   9|          2|    4|          8|
    |v7_fu_110                             |   9|          2|    7|         14|
    |v8_fu_106                             |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 153|         34|   87|        174|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |icmp_ln59_reg_1076                 |   1|   0|    1|          0|
    |icmp_ln59_reg_1076_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_114              |  13|   0|   13|          0|
    |select_ln58_1_reg_1091             |   7|   0|    7|          0|
    |select_ln58_reg_1081               |   6|   0|    6|          0|
    |tmp1_reg_1733                      |  32|   0|   32|          0|
    |tmp2_reg_1738                      |  32|   0|   32|          0|
    |tmp3_reg_1743                      |  32|   0|   32|          0|
    |tmp4_reg_1748                      |  32|   0|   32|          0|
    |tmp5_reg_1753                      |  32|   0|   32|          0|
    |tmp6_reg_1758                      |  32|   0|   32|          0|
    |tmp7_reg_1763                      |  32|   0|   32|          0|
    |tmp8_reg_1768                      |  32|   0|   32|          0|
    |tmp9_reg_1773                      |  32|   0|   32|          0|
    |tmp_reg_1728                       |  32|   0|   32|          0|
    |v11_reg_1678                       |  32|   0|   32|          0|
    |v15_reg_1683                       |  32|   0|   32|          0|
    |v19_reg_1688                       |  32|   0|   32|          0|
    |v23_reg_1693                       |  32|   0|   32|          0|
    |v27_reg_1698                       |  32|   0|   32|          0|
    |v2_0_0_load_reg_1564               |  32|   0|   32|          0|
    |v2_0_1_load_reg_1180               |  32|   0|   32|          0|
    |v2_1_0_load_reg_1574               |  32|   0|   32|          0|
    |v2_1_1_load_reg_1190               |  32|   0|   32|          0|
    |v2_2_0_load_reg_1584               |  32|   0|   32|          0|
    |v2_2_1_load_reg_1200               |  32|   0|   32|          0|
    |v2_3_0_load_reg_1594               |  32|   0|   32|          0|
    |v2_3_1_load_reg_1210               |  32|   0|   32|          0|
    |v2_4_0_load_reg_1604               |  32|   0|   32|          0|
    |v2_4_1_load_reg_1220               |  32|   0|   32|          0|
    |v31_reg_1703                       |  32|   0|   32|          0|
    |v35_reg_1708                       |  32|   0|   32|          0|
    |v39_reg_1713                       |  32|   0|   32|          0|
    |v3_0_0_load_reg_1569               |  32|   0|   32|          0|
    |v3_0_1_load_reg_1185               |  32|   0|   32|          0|
    |v3_1_0_load_reg_1579               |  32|   0|   32|          0|
    |v3_1_1_load_reg_1195               |  32|   0|   32|          0|
    |v3_2_0_load_reg_1589               |  32|   0|   32|          0|
    |v3_2_1_load_reg_1205               |  32|   0|   32|          0|
    |v3_3_0_load_reg_1599               |  32|   0|   32|          0|
    |v3_3_1_load_reg_1215               |  32|   0|   32|          0|
    |v3_4_0_load_reg_1609               |  32|   0|   32|          0|
    |v3_4_1_load_reg_1225               |  32|   0|   32|          0|
    |v43_reg_1718                       |  32|   0|   32|          0|
    |v47_reg_1723                       |  32|   0|   32|          0|
    |v4_0_addr_reg_1294                 |   6|   0|    6|          0|
    |v4_0_load_reg_1354                 |  32|   0|   32|          0|
    |v4_1_addr_reg_1306                 |   6|   0|    6|          0|
    |v4_1_load_reg_1364                 |  32|   0|   32|          0|
    |v4_2_addr_reg_1318                 |   6|   0|    6|          0|
    |v4_2_load_reg_1374                 |  32|   0|   32|          0|
    |v4_3_addr_reg_1330                 |   6|   0|    6|          0|
    |v4_3_load_reg_1384                 |  32|   0|   32|          0|
    |v4_4_addr_reg_1342                 |   6|   0|    6|          0|
    |v4_4_load_reg_1394                 |  32|   0|   32|          0|
    |v52_reg_1404                       |  32|   0|   32|          0|
    |v54_reg_1778                       |  32|   0|   32|          0|
    |v56_reg_1409                       |  32|   0|   32|          0|
    |v58_reg_1783                       |  32|   0|   32|          0|
    |v5_0_load_reg_1559                 |  32|   0|   32|          0|
    |v5_1_load_reg_1175                 |  32|   0|   32|          0|
    |v60_reg_1414                       |  32|   0|   32|          0|
    |v62_reg_1788                       |  32|   0|   32|          0|
    |v64_reg_1419                       |  32|   0|   32|          0|
    |v66_reg_1793                       |  32|   0|   32|          0|
    |v68_reg_1424                       |  32|   0|   32|          0|
    |v6_0_addr_reg_1300                 |   6|   0|    6|          0|
    |v6_0_load_reg_1359                 |  32|   0|   32|          0|
    |v6_1_addr_reg_1312                 |   6|   0|    6|          0|
    |v6_1_load_reg_1369                 |  32|   0|   32|          0|
    |v6_2_addr_reg_1324                 |   6|   0|    6|          0|
    |v6_2_load_reg_1379                 |  32|   0|   32|          0|
    |v6_3_addr_reg_1336                 |   6|   0|    6|          0|
    |v6_3_load_reg_1389                 |  32|   0|   32|          0|
    |v6_4_addr_reg_1348                 |   6|   0|    6|          0|
    |v6_4_load_reg_1399                 |  32|   0|   32|          0|
    |v70_reg_1798                       |  32|   0|   32|          0|
    |v72_reg_1429                       |  32|   0|   32|          0|
    |v74_reg_1803                       |  32|   0|   32|          0|
    |v76_reg_1434                       |  32|   0|   32|          0|
    |v78_reg_1808                       |  32|   0|   32|          0|
    |v7_fu_110                          |   7|   0|    7|          0|
    |v80_reg_1439                       |  32|   0|   32|          0|
    |v82_reg_1813                       |  32|   0|   32|          0|
    |v84_reg_1444                       |  32|   0|   32|          0|
    |v86_reg_1818                       |  32|   0|   32|          0|
    |v88_reg_1449                       |  32|   0|   32|          0|
    |v8_fu_106                          |   6|   0|    6|          0|
    |v90_reg_1823                       |  32|   0|   32|          0|
    |zext_ln58_reg_1101                 |   7|   0|   64|         57|
    |zext_ln61_1_reg_1111               |  13|   0|   64|         51|
    |select_ln58_reg_1081               |  64|  32|    6|          0|
    |v4_0_addr_reg_1294                 |  64|  32|    6|          0|
    |v4_1_addr_reg_1306                 |  64|  32|    6|          0|
    |v4_2_addr_reg_1318                 |  64|  32|    6|          0|
    |v4_3_addr_reg_1330                 |  64|  32|    6|          0|
    |v4_4_addr_reg_1342                 |  64|  32|    6|          0|
    |v6_0_addr_reg_1300                 |  64|  32|    6|          0|
    |v6_1_addr_reg_1312                 |  64|  32|    6|          0|
    |v6_2_addr_reg_1324                 |  64|  32|    6|          0|
    |v6_3_addr_reg_1336                 |  64|  32|    6|          0|
    |v6_4_addr_reg_1348                 |  64|  32|    6|          0|
    |zext_ln58_reg_1101                 |  64|  32|   64|         57|
    |zext_ln61_1_reg_1111               |  64|  32|   64|         51|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3304| 416| 2774|        216|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_218_p_din0    |  out|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_218_p_din1    |  out|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_218_p_opcode  |  out|    2|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_218_p_dout0   |   in|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_218_p_ce      |  out|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_222_p_din0    |  out|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_222_p_din1    |  out|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_222_p_dout0   |   in|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_222_p_ce      |  out|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_226_p_din0    |  out|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_226_p_din1    |  out|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_226_p_dout0   |   in|   32|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|grp_fu_226_p_ce      |  out|    1|  ap_ctrl_hs|  test_gesummv_Pipeline_VITIS_LOOP_58_1_VITIS_LOOP_59_2|  return value|
|v5_0_Addr_A          |  out|   32|        bram|                                                   v5_0|         array|
|v5_0_EN_A            |  out|    1|        bram|                                                   v5_0|         array|
|v5_0_WEN_A           |  out|    4|        bram|                                                   v5_0|         array|
|v5_0_Din_A           |  out|   32|        bram|                                                   v5_0|         array|
|v5_0_Dout_A          |   in|   32|        bram|                                                   v5_0|         array|
|v5_1_Addr_A          |  out|   32|        bram|                                                   v5_1|         array|
|v5_1_EN_A            |  out|    1|        bram|                                                   v5_1|         array|
|v5_1_WEN_A           |  out|    4|        bram|                                                   v5_1|         array|
|v5_1_Din_A           |  out|   32|        bram|                                                   v5_1|         array|
|v5_1_Dout_A          |   in|   32|        bram|                                                   v5_1|         array|
|v2_0_0_Addr_A        |  out|   32|        bram|                                                 v2_0_0|         array|
|v2_0_0_EN_A          |  out|    1|        bram|                                                 v2_0_0|         array|
|v2_0_0_WEN_A         |  out|    4|        bram|                                                 v2_0_0|         array|
|v2_0_0_Din_A         |  out|   32|        bram|                                                 v2_0_0|         array|
|v2_0_0_Dout_A        |   in|   32|        bram|                                                 v2_0_0|         array|
|v2_0_1_Addr_A        |  out|   32|        bram|                                                 v2_0_1|         array|
|v2_0_1_EN_A          |  out|    1|        bram|                                                 v2_0_1|         array|
|v2_0_1_WEN_A         |  out|    4|        bram|                                                 v2_0_1|         array|
|v2_0_1_Din_A         |  out|   32|        bram|                                                 v2_0_1|         array|
|v2_0_1_Dout_A        |   in|   32|        bram|                                                 v2_0_1|         array|
|v2_1_0_Addr_A        |  out|   32|        bram|                                                 v2_1_0|         array|
|v2_1_0_EN_A          |  out|    1|        bram|                                                 v2_1_0|         array|
|v2_1_0_WEN_A         |  out|    4|        bram|                                                 v2_1_0|         array|
|v2_1_0_Din_A         |  out|   32|        bram|                                                 v2_1_0|         array|
|v2_1_0_Dout_A        |   in|   32|        bram|                                                 v2_1_0|         array|
|v2_1_1_Addr_A        |  out|   32|        bram|                                                 v2_1_1|         array|
|v2_1_1_EN_A          |  out|    1|        bram|                                                 v2_1_1|         array|
|v2_1_1_WEN_A         |  out|    4|        bram|                                                 v2_1_1|         array|
|v2_1_1_Din_A         |  out|   32|        bram|                                                 v2_1_1|         array|
|v2_1_1_Dout_A        |   in|   32|        bram|                                                 v2_1_1|         array|
|v2_2_0_Addr_A        |  out|   32|        bram|                                                 v2_2_0|         array|
|v2_2_0_EN_A          |  out|    1|        bram|                                                 v2_2_0|         array|
|v2_2_0_WEN_A         |  out|    4|        bram|                                                 v2_2_0|         array|
|v2_2_0_Din_A         |  out|   32|        bram|                                                 v2_2_0|         array|
|v2_2_0_Dout_A        |   in|   32|        bram|                                                 v2_2_0|         array|
|v2_2_1_Addr_A        |  out|   32|        bram|                                                 v2_2_1|         array|
|v2_2_1_EN_A          |  out|    1|        bram|                                                 v2_2_1|         array|
|v2_2_1_WEN_A         |  out|    4|        bram|                                                 v2_2_1|         array|
|v2_2_1_Din_A         |  out|   32|        bram|                                                 v2_2_1|         array|
|v2_2_1_Dout_A        |   in|   32|        bram|                                                 v2_2_1|         array|
|v2_3_0_Addr_A        |  out|   32|        bram|                                                 v2_3_0|         array|
|v2_3_0_EN_A          |  out|    1|        bram|                                                 v2_3_0|         array|
|v2_3_0_WEN_A         |  out|    4|        bram|                                                 v2_3_0|         array|
|v2_3_0_Din_A         |  out|   32|        bram|                                                 v2_3_0|         array|
|v2_3_0_Dout_A        |   in|   32|        bram|                                                 v2_3_0|         array|
|v2_3_1_Addr_A        |  out|   32|        bram|                                                 v2_3_1|         array|
|v2_3_1_EN_A          |  out|    1|        bram|                                                 v2_3_1|         array|
|v2_3_1_WEN_A         |  out|    4|        bram|                                                 v2_3_1|         array|
|v2_3_1_Din_A         |  out|   32|        bram|                                                 v2_3_1|         array|
|v2_3_1_Dout_A        |   in|   32|        bram|                                                 v2_3_1|         array|
|v2_4_0_Addr_A        |  out|   32|        bram|                                                 v2_4_0|         array|
|v2_4_0_EN_A          |  out|    1|        bram|                                                 v2_4_0|         array|
|v2_4_0_WEN_A         |  out|    4|        bram|                                                 v2_4_0|         array|
|v2_4_0_Din_A         |  out|   32|        bram|                                                 v2_4_0|         array|
|v2_4_0_Dout_A        |   in|   32|        bram|                                                 v2_4_0|         array|
|v2_4_1_Addr_A        |  out|   32|        bram|                                                 v2_4_1|         array|
|v2_4_1_EN_A          |  out|    1|        bram|                                                 v2_4_1|         array|
|v2_4_1_WEN_A         |  out|    4|        bram|                                                 v2_4_1|         array|
|v2_4_1_Din_A         |  out|   32|        bram|                                                 v2_4_1|         array|
|v2_4_1_Dout_A        |   in|   32|        bram|                                                 v2_4_1|         array|
|v3_0_0_Addr_A        |  out|   32|        bram|                                                 v3_0_0|         array|
|v3_0_0_EN_A          |  out|    1|        bram|                                                 v3_0_0|         array|
|v3_0_0_WEN_A         |  out|    4|        bram|                                                 v3_0_0|         array|
|v3_0_0_Din_A         |  out|   32|        bram|                                                 v3_0_0|         array|
|v3_0_0_Dout_A        |   in|   32|        bram|                                                 v3_0_0|         array|
|v3_0_1_Addr_A        |  out|   32|        bram|                                                 v3_0_1|         array|
|v3_0_1_EN_A          |  out|    1|        bram|                                                 v3_0_1|         array|
|v3_0_1_WEN_A         |  out|    4|        bram|                                                 v3_0_1|         array|
|v3_0_1_Din_A         |  out|   32|        bram|                                                 v3_0_1|         array|
|v3_0_1_Dout_A        |   in|   32|        bram|                                                 v3_0_1|         array|
|v3_1_0_Addr_A        |  out|   32|        bram|                                                 v3_1_0|         array|
|v3_1_0_EN_A          |  out|    1|        bram|                                                 v3_1_0|         array|
|v3_1_0_WEN_A         |  out|    4|        bram|                                                 v3_1_0|         array|
|v3_1_0_Din_A         |  out|   32|        bram|                                                 v3_1_0|         array|
|v3_1_0_Dout_A        |   in|   32|        bram|                                                 v3_1_0|         array|
|v3_1_1_Addr_A        |  out|   32|        bram|                                                 v3_1_1|         array|
|v3_1_1_EN_A          |  out|    1|        bram|                                                 v3_1_1|         array|
|v3_1_1_WEN_A         |  out|    4|        bram|                                                 v3_1_1|         array|
|v3_1_1_Din_A         |  out|   32|        bram|                                                 v3_1_1|         array|
|v3_1_1_Dout_A        |   in|   32|        bram|                                                 v3_1_1|         array|
|v3_2_0_Addr_A        |  out|   32|        bram|                                                 v3_2_0|         array|
|v3_2_0_EN_A          |  out|    1|        bram|                                                 v3_2_0|         array|
|v3_2_0_WEN_A         |  out|    4|        bram|                                                 v3_2_0|         array|
|v3_2_0_Din_A         |  out|   32|        bram|                                                 v3_2_0|         array|
|v3_2_0_Dout_A        |   in|   32|        bram|                                                 v3_2_0|         array|
|v3_2_1_Addr_A        |  out|   32|        bram|                                                 v3_2_1|         array|
|v3_2_1_EN_A          |  out|    1|        bram|                                                 v3_2_1|         array|
|v3_2_1_WEN_A         |  out|    4|        bram|                                                 v3_2_1|         array|
|v3_2_1_Din_A         |  out|   32|        bram|                                                 v3_2_1|         array|
|v3_2_1_Dout_A        |   in|   32|        bram|                                                 v3_2_1|         array|
|v3_3_0_Addr_A        |  out|   32|        bram|                                                 v3_3_0|         array|
|v3_3_0_EN_A          |  out|    1|        bram|                                                 v3_3_0|         array|
|v3_3_0_WEN_A         |  out|    4|        bram|                                                 v3_3_0|         array|
|v3_3_0_Din_A         |  out|   32|        bram|                                                 v3_3_0|         array|
|v3_3_0_Dout_A        |   in|   32|        bram|                                                 v3_3_0|         array|
|v3_3_1_Addr_A        |  out|   32|        bram|                                                 v3_3_1|         array|
|v3_3_1_EN_A          |  out|    1|        bram|                                                 v3_3_1|         array|
|v3_3_1_WEN_A         |  out|    4|        bram|                                                 v3_3_1|         array|
|v3_3_1_Din_A         |  out|   32|        bram|                                                 v3_3_1|         array|
|v3_3_1_Dout_A        |   in|   32|        bram|                                                 v3_3_1|         array|
|v3_4_0_Addr_A        |  out|   32|        bram|                                                 v3_4_0|         array|
|v3_4_0_EN_A          |  out|    1|        bram|                                                 v3_4_0|         array|
|v3_4_0_WEN_A         |  out|    4|        bram|                                                 v3_4_0|         array|
|v3_4_0_Din_A         |  out|   32|        bram|                                                 v3_4_0|         array|
|v3_4_0_Dout_A        |   in|   32|        bram|                                                 v3_4_0|         array|
|v3_4_1_Addr_A        |  out|   32|        bram|                                                 v3_4_1|         array|
|v3_4_1_EN_A          |  out|    1|        bram|                                                 v3_4_1|         array|
|v3_4_1_WEN_A         |  out|    4|        bram|                                                 v3_4_1|         array|
|v3_4_1_Din_A         |  out|   32|        bram|                                                 v3_4_1|         array|
|v3_4_1_Dout_A        |   in|   32|        bram|                                                 v3_4_1|         array|
|v4_0_Addr_A          |  out|   32|        bram|                                                   v4_0|         array|
|v4_0_EN_A            |  out|    1|        bram|                                                   v4_0|         array|
|v4_0_WEN_A           |  out|    4|        bram|                                                   v4_0|         array|
|v4_0_Din_A           |  out|   32|        bram|                                                   v4_0|         array|
|v4_0_Dout_A          |   in|   32|        bram|                                                   v4_0|         array|
|v4_0_Addr_B          |  out|   32|        bram|                                                   v4_0|         array|
|v4_0_EN_B            |  out|    1|        bram|                                                   v4_0|         array|
|v4_0_WEN_B           |  out|    4|        bram|                                                   v4_0|         array|
|v4_0_Din_B           |  out|   32|        bram|                                                   v4_0|         array|
|v4_0_Dout_B          |   in|   32|        bram|                                                   v4_0|         array|
|v6_0_Addr_A          |  out|   32|        bram|                                                   v6_0|         array|
|v6_0_EN_A            |  out|    1|        bram|                                                   v6_0|         array|
|v6_0_WEN_A           |  out|    4|        bram|                                                   v6_0|         array|
|v6_0_Din_A           |  out|   32|        bram|                                                   v6_0|         array|
|v6_0_Dout_A          |   in|   32|        bram|                                                   v6_0|         array|
|v6_0_Addr_B          |  out|   32|        bram|                                                   v6_0|         array|
|v6_0_EN_B            |  out|    1|        bram|                                                   v6_0|         array|
|v6_0_WEN_B           |  out|    4|        bram|                                                   v6_0|         array|
|v6_0_Din_B           |  out|   32|        bram|                                                   v6_0|         array|
|v6_0_Dout_B          |   in|   32|        bram|                                                   v6_0|         array|
|v4_1_Addr_A          |  out|   32|        bram|                                                   v4_1|         array|
|v4_1_EN_A            |  out|    1|        bram|                                                   v4_1|         array|
|v4_1_WEN_A           |  out|    4|        bram|                                                   v4_1|         array|
|v4_1_Din_A           |  out|   32|        bram|                                                   v4_1|         array|
|v4_1_Dout_A          |   in|   32|        bram|                                                   v4_1|         array|
|v4_1_Addr_B          |  out|   32|        bram|                                                   v4_1|         array|
|v4_1_EN_B            |  out|    1|        bram|                                                   v4_1|         array|
|v4_1_WEN_B           |  out|    4|        bram|                                                   v4_1|         array|
|v4_1_Din_B           |  out|   32|        bram|                                                   v4_1|         array|
|v4_1_Dout_B          |   in|   32|        bram|                                                   v4_1|         array|
|v6_1_Addr_A          |  out|   32|        bram|                                                   v6_1|         array|
|v6_1_EN_A            |  out|    1|        bram|                                                   v6_1|         array|
|v6_1_WEN_A           |  out|    4|        bram|                                                   v6_1|         array|
|v6_1_Din_A           |  out|   32|        bram|                                                   v6_1|         array|
|v6_1_Dout_A          |   in|   32|        bram|                                                   v6_1|         array|
|v6_1_Addr_B          |  out|   32|        bram|                                                   v6_1|         array|
|v6_1_EN_B            |  out|    1|        bram|                                                   v6_1|         array|
|v6_1_WEN_B           |  out|    4|        bram|                                                   v6_1|         array|
|v6_1_Din_B           |  out|   32|        bram|                                                   v6_1|         array|
|v6_1_Dout_B          |   in|   32|        bram|                                                   v6_1|         array|
|v4_2_Addr_A          |  out|   32|        bram|                                                   v4_2|         array|
|v4_2_EN_A            |  out|    1|        bram|                                                   v4_2|         array|
|v4_2_WEN_A           |  out|    4|        bram|                                                   v4_2|         array|
|v4_2_Din_A           |  out|   32|        bram|                                                   v4_2|         array|
|v4_2_Dout_A          |   in|   32|        bram|                                                   v4_2|         array|
|v4_2_Addr_B          |  out|   32|        bram|                                                   v4_2|         array|
|v4_2_EN_B            |  out|    1|        bram|                                                   v4_2|         array|
|v4_2_WEN_B           |  out|    4|        bram|                                                   v4_2|         array|
|v4_2_Din_B           |  out|   32|        bram|                                                   v4_2|         array|
|v4_2_Dout_B          |   in|   32|        bram|                                                   v4_2|         array|
|v6_2_Addr_A          |  out|   32|        bram|                                                   v6_2|         array|
|v6_2_EN_A            |  out|    1|        bram|                                                   v6_2|         array|
|v6_2_WEN_A           |  out|    4|        bram|                                                   v6_2|         array|
|v6_2_Din_A           |  out|   32|        bram|                                                   v6_2|         array|
|v6_2_Dout_A          |   in|   32|        bram|                                                   v6_2|         array|
|v6_2_Addr_B          |  out|   32|        bram|                                                   v6_2|         array|
|v6_2_EN_B            |  out|    1|        bram|                                                   v6_2|         array|
|v6_2_WEN_B           |  out|    4|        bram|                                                   v6_2|         array|
|v6_2_Din_B           |  out|   32|        bram|                                                   v6_2|         array|
|v6_2_Dout_B          |   in|   32|        bram|                                                   v6_2|         array|
|v4_3_Addr_A          |  out|   32|        bram|                                                   v4_3|         array|
|v4_3_EN_A            |  out|    1|        bram|                                                   v4_3|         array|
|v4_3_WEN_A           |  out|    4|        bram|                                                   v4_3|         array|
|v4_3_Din_A           |  out|   32|        bram|                                                   v4_3|         array|
|v4_3_Dout_A          |   in|   32|        bram|                                                   v4_3|         array|
|v4_3_Addr_B          |  out|   32|        bram|                                                   v4_3|         array|
|v4_3_EN_B            |  out|    1|        bram|                                                   v4_3|         array|
|v4_3_WEN_B           |  out|    4|        bram|                                                   v4_3|         array|
|v4_3_Din_B           |  out|   32|        bram|                                                   v4_3|         array|
|v4_3_Dout_B          |   in|   32|        bram|                                                   v4_3|         array|
|v6_3_Addr_A          |  out|   32|        bram|                                                   v6_3|         array|
|v6_3_EN_A            |  out|    1|        bram|                                                   v6_3|         array|
|v6_3_WEN_A           |  out|    4|        bram|                                                   v6_3|         array|
|v6_3_Din_A           |  out|   32|        bram|                                                   v6_3|         array|
|v6_3_Dout_A          |   in|   32|        bram|                                                   v6_3|         array|
|v6_3_Addr_B          |  out|   32|        bram|                                                   v6_3|         array|
|v6_3_EN_B            |  out|    1|        bram|                                                   v6_3|         array|
|v6_3_WEN_B           |  out|    4|        bram|                                                   v6_3|         array|
|v6_3_Din_B           |  out|   32|        bram|                                                   v6_3|         array|
|v6_3_Dout_B          |   in|   32|        bram|                                                   v6_3|         array|
|v4_4_Addr_A          |  out|   32|        bram|                                                   v4_4|         array|
|v4_4_EN_A            |  out|    1|        bram|                                                   v4_4|         array|
|v4_4_WEN_A           |  out|    4|        bram|                                                   v4_4|         array|
|v4_4_Din_A           |  out|   32|        bram|                                                   v4_4|         array|
|v4_4_Dout_A          |   in|   32|        bram|                                                   v4_4|         array|
|v4_4_Addr_B          |  out|   32|        bram|                                                   v4_4|         array|
|v4_4_EN_B            |  out|    1|        bram|                                                   v4_4|         array|
|v4_4_WEN_B           |  out|    4|        bram|                                                   v4_4|         array|
|v4_4_Din_B           |  out|   32|        bram|                                                   v4_4|         array|
|v4_4_Dout_B          |   in|   32|        bram|                                                   v4_4|         array|
|v6_4_Addr_A          |  out|   32|        bram|                                                   v6_4|         array|
|v6_4_EN_A            |  out|    1|        bram|                                                   v6_4|         array|
|v6_4_WEN_A           |  out|    4|        bram|                                                   v6_4|         array|
|v6_4_Din_A           |  out|   32|        bram|                                                   v6_4|         array|
|v6_4_Dout_A          |   in|   32|        bram|                                                   v6_4|         array|
|v6_4_Addr_B          |  out|   32|        bram|                                                   v6_4|         array|
|v6_4_EN_B            |  out|    1|        bram|                                                   v6_4|         array|
|v6_4_WEN_B           |  out|    4|        bram|                                                   v6_4|         array|
|v6_4_Din_B           |  out|   32|        bram|                                                   v6_4|         array|
|v6_4_Dout_B          |   in|   32|        bram|                                                   v6_4|         array|
+---------------------+-----+-----+------------+-------------------------------------------------------+--------------+

