# compile vhdl design source files
vhdl xil_defaultlib  "../../../PruebaTx.srcs/sources_1/new/TopDesign.vhd"
vhdl xil_defaultlib  "../../../PruebaTx.srcs/sources_1/imports/FITXATEGIAK/kcuart_tx.vhd"
vhdl xil_defaultlib  "../../../PruebaTx.srcs/sim_1/new/Testbench.vhd"

# Do not sort compile order
nosort
