

================================================================
== Vivado HLS Report for 'partb'
================================================================
* Date:           Fri Oct  5 00:59:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartB
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3     |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 4     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 4.1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        |- Loop 5     |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      9|       0|   1481|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       96|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    389|
|Register         |        0|      -|    1653|     32|
+-----------------+---------+-------+--------+-------+
|Total            |       96|     13|    1653|   1902|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       34|      5|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |partb_mac_muladd_bkb_U1  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U2  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mac_muladd_bkb_U4  |partb_mac_muladd_bkb  | i0 * i1 + i2 |
    |partb_mul_mul_8nscud_U3  |partb_mul_mul_8nscud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    | Memory|   Module  | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |A_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |B_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    |C_i_U  |partb_A_i  |       32|  0|   0|  10000|   32|     1|       320000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+
    |Total  |           |       96|  0|   0|  30000|   96|     3|       960000|
    +-------+-----------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |bound4_fu_543_p2                |     *    |      3|  0|  20|          32|          32|
    |bound_fu_442_p2                 |     *    |      3|  0|  20|          32|          32|
    |tmp_20_fu_717_p2                |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_430_p2                   |     +    |      0|  0|  38|           1|          31|
    |i_2_fu_497_p2                   |     +    |      0|  0|  38|           1|          31|
    |i_3_fu_569_p2                   |     +    |      0|  0|  38|           1|          31|
    |i_4_fu_629_p2                   |     +    |      0|  0|  38|           1|          31|
    |i_5_fu_751_p2                   |     +    |      0|  0|  38|           1|          31|
    |indvar_flatten_next1_fu_563_p2  |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next2_fu_745_p2  |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next3_fu_623_p2  |     +    |      0|  0|  71|          64|           1|
    |indvar_flatten_next_fu_491_p2   |     +    |      0|  0|  71|          64|           1|
    |j_1_fu_457_p2                   |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_527_p2                   |     +    |      0|  0|  38|           1|          31|
    |j_3_fu_599_p2                   |     +    |      0|  0|  38|           1|          31|
    |j_4_fu_726_p2                   |     +    |      0|  0|  38|          31|           1|
    |j_5_fu_781_p2                   |     +    |      0|  0|  38|           1|          31|
    |k_1_fu_681_p2                   |     +    |      0|  0|  38|           1|          31|
    |next_mul2_fu_701_p2             |     +    |      0|  0|  45|           7|          38|
    |next_mul_fu_415_p2              |     +    |      0|  0|  45|           7|          38|
    |sum_1_fu_721_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp_14_fu_658_p2                |     +    |      0|  0|  21|          15|          15|
    |tmp_24_fu_691_p2                |     +    |      0|  0|  21|          15|          15|
    |tmp_25_fu_707_p2                |     +    |      0|  0|  21|          15|          15|
    |tmp_5_fu_467_p2                 |     +    |      0|  0|  21|          15|          15|
    |exitcond_flatten1_fu_558_p2     |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten2_fu_618_p2     |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten3_fu_740_p2     |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_flatten_fu_486_p2      |   icmp   |      0|  0|  29|          64|          64|
    |tmp_12_fu_613_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_fu_735_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_17_fu_676_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_452_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_553_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_fu_481_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_425_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |j2_mid2_fu_503_p3               |  select  |      0|  0|  31|           1|          31|
    |j4_mid2_fu_575_p3               |  select  |      0|  0|  31|           1|          31|
    |j6_mid2_fu_647_p3               |  select  |      0|  0|  31|           1|          31|
    |j8_mid2_fu_757_p3               |  select  |      0|  0|  31|           1|          31|
    |tmp_12_mid2_v_fu_635_p3         |  select  |      0|  0|  31|           1|          31|
    |tmp_16_mid2_v_fu_765_p3         |  select  |      0|  0|  31|           1|          31|
    |tmp_5_mid2_v_fu_583_p3          |  select  |      0|  0|  31|           1|          31|
    |tmp_7_mid2_v_fu_511_p3          |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                   |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1         |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1         |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1         |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      9|  0|1481|        1029|        1289|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_i_address0                 |  15|          3|   14|         42|
    |B_i_address0                 |  15|          3|   14|         42|
    |C_i_address0                 |  21|          4|   14|         56|
    |C_i_d0                       |  15|          3|   32|         96|
    |ap_NS_fsm                    |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1      |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3      |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_258_p4  |   9|          2|   31|         62|
    |ap_phi_mux_i3_phi_fu_291_p4  |   9|          2|   31|         62|
    |ap_phi_mux_i7_phi_fu_393_p4  |   9|          2|   31|         62|
    |i1_reg_254                   |   9|          2|   31|         62|
    |i3_reg_287                   |   9|          2|   31|         62|
    |i5_reg_320                   |   9|          2|   31|         62|
    |i7_reg_389                   |   9|          2|   31|         62|
    |i_reg_210                    |   9|          2|   31|         62|
    |indvar_flatten1_reg_276      |   9|          2|   64|        128|
    |indvar_flatten2_reg_309      |   9|          2|   64|        128|
    |indvar_flatten3_reg_378      |   9|          2|   64|        128|
    |indvar_flatten_reg_243       |   9|          2|   64|        128|
    |j2_reg_265                   |   9|          2|   31|         62|
    |j4_reg_298                   |   9|          2|   31|         62|
    |j6_reg_331                   |   9|          2|   31|         62|
    |j8_reg_400                   |   9|          2|   31|         62|
    |j_reg_232                    |   9|          2|   31|         62|
    |k_reg_356                    |   9|          2|   31|         62|
    |phi_mul1_reg_367             |   9|          2|   38|         76|
    |phi_mul_reg_221              |   9|          2|   38|         76|
    |sum_reg_343                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 389|         86|  880|       1863|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |A_i_load_reg_1038                         |  32|   0|   32|          0|
    |B_i_load_reg_1043                         |  32|   0|   32|          0|
    |C_i_addr_1_reg_1009                       |  14|   0|   14|          0|
    |ap_CS_fsm                                 |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                   |   1|   0|    1|          0|
    |bound4_reg_933                            |  64|   0|   64|          0|
    |bound_reg_871                             |  64|   0|   64|          0|
    |exitcond_flatten1_reg_940                 |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1063                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1063_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_894                  |   1|   0|    1|          0|
    |exitcond_flatten_reg_894_pp0_iter1_reg    |   1|   0|    1|          0|
    |i1_reg_254                                |  31|   0|   31|          0|
    |i3_reg_287                                |  31|   0|   31|          0|
    |i5_reg_320                                |  31|   0|   31|          0|
    |i7_reg_389                                |  31|   0|   31|          0|
    |i_1_reg_866                               |  31|   0|   31|          0|
    |i_reg_210                                 |  31|   0|   31|          0|
    |indvar_flatten1_reg_276                   |  64|   0|   64|          0|
    |indvar_flatten2_reg_309                   |  64|   0|   64|          0|
    |indvar_flatten3_reg_378                   |  64|   0|   64|          0|
    |indvar_flatten_next3_reg_978              |  64|   0|   64|          0|
    |indvar_flatten_reg_243                    |  64|   0|   64|          0|
    |j2_reg_265                                |  31|   0|   31|          0|
    |j4_reg_298                                |  31|   0|   31|          0|
    |j6_mid2_reg_999                           |  31|   0|   31|          0|
    |j6_reg_331                                |  31|   0|   31|          0|
    |j8_reg_400                                |  31|   0|   31|          0|
    |j_1_reg_879                               |  31|   0|   31|          0|
    |j_reg_232                                 |  31|   0|   31|          0|
    |k_reg_356                                 |  31|   0|   31|          0|
    |next_mul_reg_857                          |  38|   0|   38|          0|
    |phi_mul1_reg_367                          |  38|   0|   38|          0|
    |phi_mul_reg_221                           |  38|   0|   38|          0|
    |sum_reg_343                               |  32|   0|   32|          0|
    |tmp_11_reg_913                            |  15|   0|   15|          0|
    |tmp_12_mid2_v_reg_983                     |  31|   0|   31|          0|
    |tmp_12_reg_969                            |   1|   0|    1|          0|
    |tmp_13_reg_993                            |  15|   0|   15|          0|
    |tmp_15_reg_954                            |  15|   0|   15|          0|
    |tmp_16_mid2_v_reg_1072                    |  31|   0|   31|          0|
    |tmp_17_reg_1014                           |   1|   0|    1|          0|
    |tmp_19_reg_959                            |  15|   0|   15|          0|
    |tmp_1_reg_852                             |  15|   0|   15|          0|
    |tmp_20_reg_1048                           |  32|   0|   32|          0|
    |tmp_21_reg_988                            |  15|   0|   15|          0|
    |tmp_23_cast_reg_1092                      |  64|   0|   64|          0|
    |tmp_26_reg_1004                           |  15|   0|   15|          0|
    |tmp_29_reg_1077                           |  15|   0|   15|          0|
    |tmp_30_reg_1082                           |  15|   0|   15|          0|
    |tmp_4_reg_908                             |  15|   0|   15|          0|
    |tmp_5_cast_reg_884                        |  15|   0|   64|         49|
    |tmp_5_mid2_v_reg_949                      |  31|   0|   31|          0|
    |tmp_7_mid2_v_reg_903                      |  31|   0|   31|          0|
    |tmp_9_cast_reg_923                        |  64|   0|   64|          0|
    |tmp_17_reg_1014                           |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1653|  32| 1639|         49|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     partb    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     partb    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     partb    | return value |
|A_address0  | out |   14|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |   32|  ap_memory |       A      |     array    |
|B_address0  | out |   14|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |   32|  ap_memory |       B      |     array    |
|C_address0  | out |   14|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |   32|  ap_memory |       C      |     array    |
|mA          |  in |   32|   ap_none  |      mA      |    scalar    |
|nA          |  in |   32|   ap_none  |      nA      |    scalar    |
|mB          |  in |   32|   ap_none  |      mB      |    scalar    |
|nB          |  in |   32|   ap_none  |      nB      |    scalar    |
|mC          |  in |   32|   ap_none  |      mC      |    scalar    |
|nC          |  in |   32|   ap_none  |      nC      |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

