
CAN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034c0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003648  08003648  00004648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003680  08003680  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003680  08003680  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003680  08003680  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003680  08003680  00004680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003684  08003684  00004684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003688  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000000e0  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000ec  200000ec  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009eb5  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000160a  00000000  00000000  0000eef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000768  00000000  00000000  00010500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005ac  00000000  00000000  00010c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a5f2  00000000  00000000  00011214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009a7a  00000000  00000000  0002b806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009c6ba  00000000  00000000  00035280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d193a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001dc0  00000000  00000000  000d1980  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  000d3740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003630 	.word	0x08003630

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08003630 	.word	0x08003630

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b096      	sub	sp, #88	@ 0x58
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 fa95 	bl	80006fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d2:	f000 f865 	bl	80002a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d6:	f000 f905 	bl	80003e4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001da:	f000 f8d3 	bl	8000384 <MX_USART2_UART_Init>
  MX_CAN_Init();
 80001de:	f000 f89b 	bl	8000318 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_Start(&hcan);
 80001e2:	482d      	ldr	r0, [pc, #180]	@ (8000298 <main+0xd0>)
 80001e4:	f000 fcb5 	bl	8000b52 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 80001e8:	2102      	movs	r1, #2
 80001ea:	482b      	ldr	r0, [pc, #172]	@ (8000298 <main+0xd0>)
 80001ec:	f000 ff1c 	bl	8001028 <HAL_CAN_ActivateNotification>

  CAN_FilterTypeDef filter;

  uint32_t fid = 0x100; // 0b 0000 0001 0000 0000
 80001f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80001f4:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t fmask = 0x7FC;
 80001f6:	f240 73fc 	movw	r3, #2044	@ 0x7fc
 80001fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  filter.FilterIdHigh = fid << 5; // 0b 1000 0000 0000 0000
 80001fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80001fe:	015b      	lsls	r3, r3, #5
 8000200:	627b      	str	r3, [r7, #36]	@ 0x24
  filter.FilterIdLow = 0; // 0b 0000 0000 0000 0000
 8000202:	2300      	movs	r3, #0
 8000204:	62bb      	str	r3, [r7, #40]	@ 0x28
  filter.FilterMaskIdHigh = fmask << 5; // 0b 1111 1110 0000 0000;
 8000206:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000208:	015b      	lsls	r3, r3, #5
 800020a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  filter.FilterIdLow = 0; // 0b 0000 0000 0000 0000
 800020c:	2300      	movs	r3, #0
 800020e:	62bb      	str	r3, [r7, #40]	@ 0x28
  filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8000210:	2301      	movs	r3, #1
 8000212:	643b      	str	r3, [r7, #64]	@ 0x40
  filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000214:	2300      	movs	r3, #0
 8000216:	637b      	str	r3, [r7, #52]	@ 0x34
  filter.FilterBank = 0;
 8000218:	2300      	movs	r3, #0
 800021a:	63bb      	str	r3, [r7, #56]	@ 0x38
  filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800021c:	2300      	movs	r3, #0
 800021e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  filter.SlaveStartFilterBank = 14;
 8000220:	230e      	movs	r3, #14
 8000222:	64bb      	str	r3, [r7, #72]	@ 0x48
  filter.FilterActivation = ENABLE;
 8000224:	2301      	movs	r3, #1
 8000226:	647b      	str	r3, [r7, #68]	@ 0x44
  HAL_CAN_ConfigFilter(&hcan, &filter);
 8000228:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800022c:	4619      	mov	r1, r3
 800022e:	481a      	ldr	r0, [pc, #104]	@ (8000298 <main+0xd0>)
 8000230:	f000 fbc5 	bl	80009be <HAL_CAN_ConfigFilter>
    /* USER CODE END WHILE */
	  CAN_TxHeaderTypeDef TxHeader;
	  uint32_t TxMailbox;
	  uint8_t Data_1[8];

	  for(int i = 0; i<4; i++){
 8000234:	2300      	movs	r3, #0
 8000236:	657b      	str	r3, [r7, #84]	@ 0x54
 8000238:	e02a      	b.n	8000290 <main+0xc8>
		  if(0<HAL_CAN_GetTxMailboxesFreeLevel(&hcan)){
 800023a:	4817      	ldr	r0, [pc, #92]	@ (8000298 <main+0xd0>)
 800023c:	f000 fd9d 	bl	8000d7a <HAL_CAN_GetTxMailboxesFreeLevel>
 8000240:	4603      	mov	r3, r0
 8000242:	2b00      	cmp	r3, #0
 8000244:	d021      	beq.n	800028a <main+0xc2>
			  TxHeader.StdId = 0x100 + i;
 8000246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000248:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800024c:	60fb      	str	r3, [r7, #12]
			  TxHeader.RTR = CAN_RTR_DATA;
 800024e:	2300      	movs	r3, #0
 8000250:	61bb      	str	r3, [r7, #24]
			  TxHeader.IDE = CAN_ID_STD;
 8000252:	2300      	movs	r3, #0
 8000254:	617b      	str	r3, [r7, #20]
			  TxHeader.DLC = 8;
 8000256:	2308      	movs	r3, #8
 8000258:	61fb      	str	r3, [r7, #28]
			  TxHeader.TransmitGlobalTime = DISABLE;
 800025a:	2300      	movs	r3, #0
 800025c:	f887 3020 	strb.w	r3, [r7, #32]

			  Data_1[i] = 0x00 + i;
 8000260:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000262:	b2d9      	uxtb	r1, r3
 8000264:	463a      	mov	r2, r7
 8000266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000268:	4413      	add	r3, r2
 800026a:	460a      	mov	r2, r1
 800026c:	701a      	strb	r2, [r3, #0]
			  memcpy(&TxData[0], &Data_1[i], sizeof(uint8_t));
 800026e:	463a      	mov	r2, r7
 8000270:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000272:	4413      	add	r3, r2
 8000274:	781a      	ldrb	r2, [r3, #0]
 8000276:	4b09      	ldr	r3, [pc, #36]	@ (800029c <main+0xd4>)
 8000278:	701a      	strb	r2, [r3, #0]
			  HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 800027a:	f107 0308 	add.w	r3, r7, #8
 800027e:	f107 010c 	add.w	r1, r7, #12
 8000282:	4a06      	ldr	r2, [pc, #24]	@ (800029c <main+0xd4>)
 8000284:	4804      	ldr	r0, [pc, #16]	@ (8000298 <main+0xd0>)
 8000286:	f000 fca8 	bl	8000bda <HAL_CAN_AddTxMessage>
	  for(int i = 0; i<4; i++){
 800028a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800028c:	3301      	adds	r3, #1
 800028e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000290:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000292:	2b03      	cmp	r3, #3
 8000294:	ddd1      	ble.n	800023a <main+0x72>
  {
 8000296:	e7cd      	b.n	8000234 <main+0x6c>
 8000298:	20000028 	.word	0x20000028
 800029c:	200000d8 	.word	0x200000d8

080002a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b090      	sub	sp, #64	@ 0x40
 80002a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	f107 0318 	add.w	r3, r7, #24
 80002aa:	2228      	movs	r2, #40	@ 0x28
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f003 f991 	bl	80035d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
 80002c0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002c2:	2302      	movs	r3, #2
 80002c4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002c6:	2301      	movs	r3, #1
 80002c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ca:	2310      	movs	r3, #16
 80002cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002ce:	2300      	movs	r3, #0
 80002d0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d2:	f107 0318 	add.w	r3, r7, #24
 80002d6:	4618      	mov	r0, r3
 80002d8:	f001 fb80 	bl	80019dc <HAL_RCC_OscConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002e2:	f000 f8db 	bl	800049c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002e6:	230f      	movs	r3, #15
 80002e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002ea:	2300      	movs	r3, #0
 80002ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ee:	2300      	movs	r3, #0
 80002f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002f2:	2300      	movs	r3, #0
 80002f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f6:	2300      	movs	r3, #0
 80002f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	2100      	movs	r1, #0
 80002fe:	4618      	mov	r0, r3
 8000300:	f002 fbaa 	bl	8002a58 <HAL_RCC_ClockConfig>
 8000304:	4603      	mov	r3, r0
 8000306:	2b00      	cmp	r3, #0
 8000308:	d001      	beq.n	800030e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800030a:	f000 f8c7 	bl	800049c <Error_Handler>
  }
}
 800030e:	bf00      	nop
 8000310:	3740      	adds	r7, #64	@ 0x40
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
	...

08000318 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800031c:	4b17      	ldr	r3, [pc, #92]	@ (800037c <MX_CAN_Init+0x64>)
 800031e:	4a18      	ldr	r2, [pc, #96]	@ (8000380 <MX_CAN_Init+0x68>)
 8000320:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 8000322:	4b16      	ldr	r3, [pc, #88]	@ (800037c <MX_CAN_Init+0x64>)
 8000324:	2201      	movs	r2, #1
 8000326:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000328:	4b14      	ldr	r3, [pc, #80]	@ (800037c <MX_CAN_Init+0x64>)
 800032a:	2200      	movs	r2, #0
 800032c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800032e:	4b13      	ldr	r3, [pc, #76]	@ (800037c <MX_CAN_Init+0x64>)
 8000330:	2200      	movs	r2, #0
 8000332:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000334:	4b11      	ldr	r3, [pc, #68]	@ (800037c <MX_CAN_Init+0x64>)
 8000336:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 800033a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 800033c:	4b0f      	ldr	r3, [pc, #60]	@ (800037c <MX_CAN_Init+0x64>)
 800033e:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000342:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000344:	4b0d      	ldr	r3, [pc, #52]	@ (800037c <MX_CAN_Init+0x64>)
 8000346:	2200      	movs	r2, #0
 8000348:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800034a:	4b0c      	ldr	r3, [pc, #48]	@ (800037c <MX_CAN_Init+0x64>)
 800034c:	2200      	movs	r2, #0
 800034e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000350:	4b0a      	ldr	r3, [pc, #40]	@ (800037c <MX_CAN_Init+0x64>)
 8000352:	2200      	movs	r2, #0
 8000354:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000356:	4b09      	ldr	r3, [pc, #36]	@ (800037c <MX_CAN_Init+0x64>)
 8000358:	2200      	movs	r2, #0
 800035a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800035c:	4b07      	ldr	r3, [pc, #28]	@ (800037c <MX_CAN_Init+0x64>)
 800035e:	2200      	movs	r2, #0
 8000360:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000362:	4b06      	ldr	r3, [pc, #24]	@ (800037c <MX_CAN_Init+0x64>)
 8000364:	2200      	movs	r2, #0
 8000366:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000368:	4804      	ldr	r0, [pc, #16]	@ (800037c <MX_CAN_Init+0x64>)
 800036a:	f000 fa2d 	bl	80007c8 <HAL_CAN_Init>
 800036e:	4603      	mov	r3, r0
 8000370:	2b00      	cmp	r3, #0
 8000372:	d001      	beq.n	8000378 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000374:	f000 f892 	bl	800049c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000378:	bf00      	nop
 800037a:	bd80      	pop	{r7, pc}
 800037c:	20000028 	.word	0x20000028
 8000380:	40006400 	.word	0x40006400

08000384 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000388:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 800038a:	4a15      	ldr	r2, [pc, #84]	@ (80003e0 <MX_USART2_UART_Init+0x5c>)
 800038c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800038e:	4b13      	ldr	r3, [pc, #76]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 8000390:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000394:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000396:	4b11      	ldr	r3, [pc, #68]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 8000398:	2200      	movs	r2, #0
 800039a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800039c:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 800039e:	2200      	movs	r2, #0
 80003a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003a2:	4b0e      	ldr	r3, [pc, #56]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003a8:	4b0c      	ldr	r3, [pc, #48]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003aa:	220c      	movs	r2, #12
 80003ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ae:	4b0b      	ldr	r3, [pc, #44]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b4:	4b09      	ldr	r3, [pc, #36]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ba:	4b08      	ldr	r3, [pc, #32]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003bc:	2200      	movs	r2, #0
 80003be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003c0:	4b06      	ldr	r3, [pc, #24]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003c6:	4805      	ldr	r0, [pc, #20]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003c8:	f002 fd66 	bl	8002e98 <HAL_UART_Init>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003d2:	f000 f863 	bl	800049c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	20000050 	.word	0x20000050
 80003e0:	40004400 	.word	0x40004400

080003e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80003ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000428 <MX_GPIO_Init+0x44>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000428 <MX_GPIO_Init+0x44>)
 80003f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80003f4:	6153      	str	r3, [r2, #20]
 80003f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000428 <MX_GPIO_Init+0x44>)
 80003f8:	695b      	ldr	r3, [r3, #20]
 80003fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80003fe:	607b      	str	r3, [r7, #4]
 8000400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000402:	4b09      	ldr	r3, [pc, #36]	@ (8000428 <MX_GPIO_Init+0x44>)
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	4a08      	ldr	r2, [pc, #32]	@ (8000428 <MX_GPIO_Init+0x44>)
 8000408:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800040c:	6153      	str	r3, [r2, #20]
 800040e:	4b06      	ldr	r3, [pc, #24]	@ (8000428 <MX_GPIO_Init+0x44>)
 8000410:	695b      	ldr	r3, [r3, #20]
 8000412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000416:	603b      	str	r3, [r7, #0]
 8000418:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800041a:	bf00      	nop
 800041c:	370c      	adds	r7, #12
 800041e:	46bd      	mov	sp, r7
 8000420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	40021000 	.word	0x40021000

0800042c <HAL_CAN_RxFifo0MsgPendingCallback>:
/* USER CODE BEGIN 4 */
uint32_t id;
uint32_t dlc;
uint8_t data[8];

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 800042c:	b580      	push	{r7, lr}
 800042e:	b08c      	sub	sp, #48	@ 0x30
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef RxHeader;
	uint8_t RxData[8];
	if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK){
 8000434:	f107 0308 	add.w	r3, r7, #8
 8000438:	f107 0210 	add.w	r2, r7, #16
 800043c:	2100      	movs	r1, #0
 800043e:	6878      	ldr	r0, [r7, #4]
 8000440:	f000 fcd0 	bl	8000de4 <HAL_CAN_GetRxMessage>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d11d      	bne.n	8000486 <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
		id = (RxHeader.IDE == CAN_ID_STD)? RxHeader.StdId : RxHeader.ExtId;
 800044a:	69bb      	ldr	r3, [r7, #24]
 800044c:	2b00      	cmp	r3, #0
 800044e:	d101      	bne.n	8000454 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
 8000450:	693b      	ldr	r3, [r7, #16]
 8000452:	e000      	b.n	8000456 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
 8000454:	697b      	ldr	r3, [r7, #20]
 8000456:	4a0e      	ldr	r2, [pc, #56]	@ (8000490 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8000458:	6013      	str	r3, [r2, #0]
		dlc = RxHeader.DLC;
 800045a:	6a3b      	ldr	r3, [r7, #32]
 800045c:	4a0d      	ldr	r2, [pc, #52]	@ (8000494 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 800045e:	6013      	str	r3, [r2, #0]
		for(int i = 0; i<4; i++){
 8000460:	2300      	movs	r3, #0
 8000462:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000464:	e00c      	b.n	8000480 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
			data_recieved[i] = RxData[i];
 8000466:	f107 0208 	add.w	r2, r7, #8
 800046a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800046c:	4413      	add	r3, r2
 800046e:	7819      	ldrb	r1, [r3, #0]
 8000470:	4a09      	ldr	r2, [pc, #36]	@ (8000498 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8000472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000474:	4413      	add	r3, r2
 8000476:	460a      	mov	r2, r1
 8000478:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i<4; i++){
 800047a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800047c:	3301      	adds	r3, #1
 800047e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000482:	2b03      	cmp	r3, #3
 8000484:	ddef      	ble.n	8000466 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
		}
	}
}
 8000486:	bf00      	nop
 8000488:	3730      	adds	r7, #48	@ 0x30
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	200000e0 	.word	0x200000e0
 8000494:	200000e4 	.word	0x200000e4
 8000498:	200000dc 	.word	0x200000dc

0800049c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800049c:	b480      	push	{r7}
 800049e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a0:	b672      	cpsid	i
}
 80004a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a4:	bf00      	nop
 80004a6:	e7fd      	b.n	80004a4 <Error_Handler+0x8>

080004a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	b083      	sub	sp, #12
 80004ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004ae:	4b0f      	ldr	r3, [pc, #60]	@ (80004ec <HAL_MspInit+0x44>)
 80004b0:	699b      	ldr	r3, [r3, #24]
 80004b2:	4a0e      	ldr	r2, [pc, #56]	@ (80004ec <HAL_MspInit+0x44>)
 80004b4:	f043 0301 	orr.w	r3, r3, #1
 80004b8:	6193      	str	r3, [r2, #24]
 80004ba:	4b0c      	ldr	r3, [pc, #48]	@ (80004ec <HAL_MspInit+0x44>)
 80004bc:	699b      	ldr	r3, [r3, #24]
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	607b      	str	r3, [r7, #4]
 80004c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004c6:	4b09      	ldr	r3, [pc, #36]	@ (80004ec <HAL_MspInit+0x44>)
 80004c8:	69db      	ldr	r3, [r3, #28]
 80004ca:	4a08      	ldr	r2, [pc, #32]	@ (80004ec <HAL_MspInit+0x44>)
 80004cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004d0:	61d3      	str	r3, [r2, #28]
 80004d2:	4b06      	ldr	r3, [pc, #24]	@ (80004ec <HAL_MspInit+0x44>)
 80004d4:	69db      	ldr	r3, [r3, #28]
 80004d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004da:	603b      	str	r3, [r7, #0]
 80004dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004de:	bf00      	nop
 80004e0:	370c      	adds	r7, #12
 80004e2:	46bd      	mov	sp, r7
 80004e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop
 80004ec:	40021000 	.word	0x40021000

080004f0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b08a      	sub	sp, #40	@ 0x28
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004f8:	f107 0314 	add.w	r3, r7, #20
 80004fc:	2200      	movs	r2, #0
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	605a      	str	r2, [r3, #4]
 8000502:	609a      	str	r2, [r3, #8]
 8000504:	60da      	str	r2, [r3, #12]
 8000506:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a1c      	ldr	r2, [pc, #112]	@ (8000580 <HAL_CAN_MspInit+0x90>)
 800050e:	4293      	cmp	r3, r2
 8000510:	d131      	bne.n	8000576 <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000512:	4b1c      	ldr	r3, [pc, #112]	@ (8000584 <HAL_CAN_MspInit+0x94>)
 8000514:	69db      	ldr	r3, [r3, #28]
 8000516:	4a1b      	ldr	r2, [pc, #108]	@ (8000584 <HAL_CAN_MspInit+0x94>)
 8000518:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800051c:	61d3      	str	r3, [r2, #28]
 800051e:	4b19      	ldr	r3, [pc, #100]	@ (8000584 <HAL_CAN_MspInit+0x94>)
 8000520:	69db      	ldr	r3, [r3, #28]
 8000522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000526:	613b      	str	r3, [r7, #16]
 8000528:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800052a:	4b16      	ldr	r3, [pc, #88]	@ (8000584 <HAL_CAN_MspInit+0x94>)
 800052c:	695b      	ldr	r3, [r3, #20]
 800052e:	4a15      	ldr	r2, [pc, #84]	@ (8000584 <HAL_CAN_MspInit+0x94>)
 8000530:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000534:	6153      	str	r3, [r2, #20]
 8000536:	4b13      	ldr	r3, [pc, #76]	@ (8000584 <HAL_CAN_MspInit+0x94>)
 8000538:	695b      	ldr	r3, [r3, #20]
 800053a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000542:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000546:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000548:	2302      	movs	r3, #2
 800054a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800054c:	2300      	movs	r3, #0
 800054e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000550:	2303      	movs	r3, #3
 8000552:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000554:	2309      	movs	r3, #9
 8000556:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000558:	f107 0314 	add.w	r3, r7, #20
 800055c:	4619      	mov	r1, r3
 800055e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000562:	f001 f8c9 	bl	80016f8 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8000566:	2200      	movs	r2, #0
 8000568:	2100      	movs	r1, #0
 800056a:	2014      	movs	r0, #20
 800056c:	f001 f88d 	bl	800168a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8000570:	2014      	movs	r0, #20
 8000572:	f001 f8a6 	bl	80016c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000576:	bf00      	nop
 8000578:	3728      	adds	r7, #40	@ 0x28
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	40006400 	.word	0x40006400
 8000584:	40021000 	.word	0x40021000

08000588 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b08a      	sub	sp, #40	@ 0x28
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000590:	f107 0314 	add.w	r3, r7, #20
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a18      	ldr	r2, [pc, #96]	@ (8000608 <HAL_UART_MspInit+0x80>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d129      	bne.n	80005fe <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005aa:	4b18      	ldr	r3, [pc, #96]	@ (800060c <HAL_UART_MspInit+0x84>)
 80005ac:	69db      	ldr	r3, [r3, #28]
 80005ae:	4a17      	ldr	r2, [pc, #92]	@ (800060c <HAL_UART_MspInit+0x84>)
 80005b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005b4:	61d3      	str	r3, [r2, #28]
 80005b6:	4b15      	ldr	r3, [pc, #84]	@ (800060c <HAL_UART_MspInit+0x84>)
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005be:	613b      	str	r3, [r7, #16]
 80005c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c2:	4b12      	ldr	r3, [pc, #72]	@ (800060c <HAL_UART_MspInit+0x84>)
 80005c4:	695b      	ldr	r3, [r3, #20]
 80005c6:	4a11      	ldr	r2, [pc, #68]	@ (800060c <HAL_UART_MspInit+0x84>)
 80005c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005cc:	6153      	str	r3, [r2, #20]
 80005ce:	4b0f      	ldr	r3, [pc, #60]	@ (800060c <HAL_UART_MspInit+0x84>)
 80005d0:	695b      	ldr	r3, [r3, #20]
 80005d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80005da:	f248 0304 	movw	r3, #32772	@ 0x8004
 80005de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e0:	2302      	movs	r3, #2
 80005e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	2300      	movs	r3, #0
 80005e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005e8:	2303      	movs	r3, #3
 80005ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80005ec:	2307      	movs	r3, #7
 80005ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f0:	f107 0314 	add.w	r3, r7, #20
 80005f4:	4619      	mov	r1, r3
 80005f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005fa:	f001 f87d 	bl	80016f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80005fe:	bf00      	nop
 8000600:	3728      	adds	r7, #40	@ 0x28
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	40004400 	.word	0x40004400
 800060c:	40021000 	.word	0x40021000

08000610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <NMI_Handler+0x4>

08000618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <HardFault_Handler+0x4>

08000620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <MemManage_Handler+0x4>

08000628 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <BusFault_Handler+0x4>

08000630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000634:	bf00      	nop
 8000636:	e7fd      	b.n	8000634 <UsageFault_Handler+0x4>

08000638 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr

08000646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000646:	b480      	push	{r7}
 8000648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800064a:	bf00      	nop
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr

08000654 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr

08000662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000666:	f000 f88f 	bl	8000788 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000674:	4802      	ldr	r0, [pc, #8]	@ (8000680 <CAN_RX0_IRQHandler+0x10>)
 8000676:	f000 fcfd 	bl	8001074 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	20000028 	.word	0x20000028

08000684 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000688:	4b06      	ldr	r3, [pc, #24]	@ (80006a4 <SystemInit+0x20>)
 800068a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800068e:	4a05      	ldr	r2, [pc, #20]	@ (80006a4 <SystemInit+0x20>)
 8000690:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000694:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000698:	bf00      	nop
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	e000ed00 	.word	0xe000ed00

080006a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006e0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006ac:	f7ff ffea 	bl	8000684 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006b0:	480c      	ldr	r0, [pc, #48]	@ (80006e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80006b2:	490d      	ldr	r1, [pc, #52]	@ (80006e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80006b4:	4a0d      	ldr	r2, [pc, #52]	@ (80006ec <LoopForever+0xe>)
  movs r3, #0
 80006b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006b8:	e002      	b.n	80006c0 <LoopCopyDataInit>

080006ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006be:	3304      	adds	r3, #4

080006c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006c4:	d3f9      	bcc.n	80006ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006c6:	4a0a      	ldr	r2, [pc, #40]	@ (80006f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006c8:	4c0a      	ldr	r4, [pc, #40]	@ (80006f4 <LoopForever+0x16>)
  movs r3, #0
 80006ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006cc:	e001      	b.n	80006d2 <LoopFillZerobss>

080006ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006d0:	3204      	adds	r2, #4

080006d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006d4:	d3fb      	bcc.n	80006ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006d6:	f002 ff87 	bl	80035e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006da:	f7ff fd75 	bl	80001c8 <main>

080006de <LoopForever>:

LoopForever:
    b LoopForever
 80006de:	e7fe      	b.n	80006de <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006e0:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80006e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006e8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006ec:	08003688 	.word	0x08003688
  ldr r2, =_sbss
 80006f0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006f4:	200000ec 	.word	0x200000ec

080006f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006f8:	e7fe      	b.n	80006f8 <ADC1_2_IRQHandler>
	...

080006fc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000700:	4b08      	ldr	r3, [pc, #32]	@ (8000724 <HAL_Init+0x28>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a07      	ldr	r2, [pc, #28]	@ (8000724 <HAL_Init+0x28>)
 8000706:	f043 0310 	orr.w	r3, r3, #16
 800070a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800070c:	2003      	movs	r0, #3
 800070e:	f000 ffb1 	bl	8001674 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000712:	2000      	movs	r0, #0
 8000714:	f000 f808 	bl	8000728 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000718:	f7ff fec6 	bl	80004a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40022000 	.word	0x40022000

08000728 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000730:	4b12      	ldr	r3, [pc, #72]	@ (800077c <HAL_InitTick+0x54>)
 8000732:	681a      	ldr	r2, [r3, #0]
 8000734:	4b12      	ldr	r3, [pc, #72]	@ (8000780 <HAL_InitTick+0x58>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	4619      	mov	r1, r3
 800073a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800073e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000742:	fbb2 f3f3 	udiv	r3, r2, r3
 8000746:	4618      	mov	r0, r3
 8000748:	f000 ffc9 	bl	80016de <HAL_SYSTICK_Config>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000752:	2301      	movs	r3, #1
 8000754:	e00e      	b.n	8000774 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	2b0f      	cmp	r3, #15
 800075a:	d80a      	bhi.n	8000772 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800075c:	2200      	movs	r2, #0
 800075e:	6879      	ldr	r1, [r7, #4]
 8000760:	f04f 30ff 	mov.w	r0, #4294967295
 8000764:	f000 ff91 	bl	800168a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000768:	4a06      	ldr	r2, [pc, #24]	@ (8000784 <HAL_InitTick+0x5c>)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800076e:	2300      	movs	r3, #0
 8000770:	e000      	b.n	8000774 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000772:	2301      	movs	r3, #1
}
 8000774:	4618      	mov	r0, r3
 8000776:	3708      	adds	r7, #8
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	20000000 	.word	0x20000000
 8000780:	20000008 	.word	0x20000008
 8000784:	20000004 	.word	0x20000004

08000788 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <HAL_IncTick+0x20>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	461a      	mov	r2, r3
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <HAL_IncTick+0x24>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4413      	add	r3, r2
 8000798:	4a04      	ldr	r2, [pc, #16]	@ (80007ac <HAL_IncTick+0x24>)
 800079a:	6013      	str	r3, [r2, #0]
}
 800079c:	bf00      	nop
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	20000008 	.word	0x20000008
 80007ac:	200000e8 	.word	0x200000e8

080007b0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return uwTick;  
 80007b4:	4b03      	ldr	r3, [pc, #12]	@ (80007c4 <HAL_GetTick+0x14>)
 80007b6:	681b      	ldr	r3, [r3, #0]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	200000e8 	.word	0x200000e8

080007c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d101      	bne.n	80007da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80007d6:	2301      	movs	r3, #1
 80007d8:	e0ed      	b.n	80009b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80007e0:	b2db      	uxtb	r3, r3
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d102      	bne.n	80007ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f7ff fe82 	bl	80004f0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	681a      	ldr	r2, [r3, #0]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	f042 0201 	orr.w	r2, r2, #1
 80007fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80007fc:	f7ff ffd8 	bl	80007b0 <HAL_GetTick>
 8000800:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000802:	e012      	b.n	800082a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000804:	f7ff ffd4 	bl	80007b0 <HAL_GetTick>
 8000808:	4602      	mov	r2, r0
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	2b0a      	cmp	r3, #10
 8000810:	d90b      	bls.n	800082a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000816:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2205      	movs	r2, #5
 8000822:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000826:	2301      	movs	r3, #1
 8000828:	e0c5      	b.n	80009b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	685b      	ldr	r3, [r3, #4]
 8000830:	f003 0301 	and.w	r3, r3, #1
 8000834:	2b00      	cmp	r3, #0
 8000836:	d0e5      	beq.n	8000804 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	f022 0202 	bic.w	r2, r2, #2
 8000846:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000848:	f7ff ffb2 	bl	80007b0 <HAL_GetTick>
 800084c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800084e:	e012      	b.n	8000876 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000850:	f7ff ffae 	bl	80007b0 <HAL_GetTick>
 8000854:	4602      	mov	r2, r0
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	1ad3      	subs	r3, r2, r3
 800085a:	2b0a      	cmp	r3, #10
 800085c:	d90b      	bls.n	8000876 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000862:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2205      	movs	r2, #5
 800086e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000872:	2301      	movs	r3, #1
 8000874:	e09f      	b.n	80009b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	f003 0302 	and.w	r3, r3, #2
 8000880:	2b00      	cmp	r3, #0
 8000882:	d1e5      	bne.n	8000850 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	7e1b      	ldrb	r3, [r3, #24]
 8000888:	2b01      	cmp	r3, #1
 800088a:	d108      	bne.n	800089e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	e007      	b.n	80008ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	681a      	ldr	r2, [r3, #0]
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80008ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	7e5b      	ldrb	r3, [r3, #25]
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d108      	bne.n	80008c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	681a      	ldr	r2, [r3, #0]
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	e007      	b.n	80008d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80008d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	7e9b      	ldrb	r3, [r3, #26]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d108      	bne.n	80008f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f042 0220 	orr.w	r2, r2, #32
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	e007      	b.n	8000902 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	681a      	ldr	r2, [r3, #0]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f022 0220 	bic.w	r2, r2, #32
 8000900:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	7edb      	ldrb	r3, [r3, #27]
 8000906:	2b01      	cmp	r3, #1
 8000908:	d108      	bne.n	800091c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f022 0210 	bic.w	r2, r2, #16
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	e007      	b.n	800092c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	f042 0210 	orr.w	r2, r2, #16
 800092a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	7f1b      	ldrb	r3, [r3, #28]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d108      	bne.n	8000946 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	681a      	ldr	r2, [r3, #0]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f042 0208 	orr.w	r2, r2, #8
 8000942:	601a      	str	r2, [r3, #0]
 8000944:	e007      	b.n	8000956 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	681a      	ldr	r2, [r3, #0]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	f022 0208 	bic.w	r2, r2, #8
 8000954:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	7f5b      	ldrb	r3, [r3, #29]
 800095a:	2b01      	cmp	r3, #1
 800095c:	d108      	bne.n	8000970 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f042 0204 	orr.w	r2, r2, #4
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	e007      	b.n	8000980 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f022 0204 	bic.w	r2, r2, #4
 800097e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	689a      	ldr	r2, [r3, #8]
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	68db      	ldr	r3, [r3, #12]
 8000988:	431a      	orrs	r2, r3
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	691b      	ldr	r3, [r3, #16]
 800098e:	431a      	orrs	r2, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	695b      	ldr	r3, [r3, #20]
 8000994:	ea42 0103 	orr.w	r1, r2, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	1e5a      	subs	r2, r3, #1
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	430a      	orrs	r2, r1
 80009a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	2200      	movs	r2, #0
 80009aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2201      	movs	r2, #1
 80009b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80009be:	b480      	push	{r7}
 80009c0:	b087      	sub	sp, #28
 80009c2:	af00      	add	r7, sp, #0
 80009c4:	6078      	str	r0, [r7, #4]
 80009c6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009d4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80009d6:	7cfb      	ldrb	r3, [r7, #19]
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d003      	beq.n	80009e4 <HAL_CAN_ConfigFilter+0x26>
 80009dc:	7cfb      	ldrb	r3, [r7, #19]
 80009de:	2b02      	cmp	r3, #2
 80009e0:	f040 80aa 	bne.w	8000b38 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80009e4:	697b      	ldr	r3, [r7, #20]
 80009e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80009ea:	f043 0201 	orr.w	r2, r3, #1
 80009ee:	697b      	ldr	r3, [r7, #20]
 80009f0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	695b      	ldr	r3, [r3, #20]
 80009f8:	f003 031f 	and.w	r3, r3, #31
 80009fc:	2201      	movs	r2, #1
 80009fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000a02:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000a04:	697b      	ldr	r3, [r7, #20]
 8000a06:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	43db      	mvns	r3, r3
 8000a0e:	401a      	ands	r2, r3
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	69db      	ldr	r3, [r3, #28]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d123      	bne.n	8000a66 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	43db      	mvns	r3, r3
 8000a28:	401a      	ands	r2, r3
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	68db      	ldr	r3, [r3, #12]
 8000a34:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	685b      	ldr	r3, [r3, #4]
 8000a3a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a3c:	683a      	ldr	r2, [r7, #0]
 8000a3e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000a40:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	3248      	adds	r2, #72	@ 0x48
 8000a46:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000a50:	683b      	ldr	r3, [r7, #0]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a5a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000a5c:	6979      	ldr	r1, [r7, #20]
 8000a5e:	3348      	adds	r3, #72	@ 0x48
 8000a60:	00db      	lsls	r3, r3, #3
 8000a62:	440b      	add	r3, r1
 8000a64:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	d122      	bne.n	8000ab4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	431a      	orrs	r2, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a8a:	683a      	ldr	r2, [r7, #0]
 8000a8c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000a8e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	3248      	adds	r2, #72	@ 0x48
 8000a94:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	689b      	ldr	r3, [r3, #8]
 8000a9c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	68db      	ldr	r3, [r3, #12]
 8000aa2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000aa8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000aaa:	6979      	ldr	r1, [r7, #20]
 8000aac:	3348      	adds	r3, #72	@ 0x48
 8000aae:	00db      	lsls	r3, r3, #3
 8000ab0:	440b      	add	r3, r1
 8000ab2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d109      	bne.n	8000ad0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	43db      	mvns	r3, r3
 8000ac6:	401a      	ands	r2, r3
 8000ac8:	697b      	ldr	r3, [r7, #20]
 8000aca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000ace:	e007      	b.n	8000ae0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	431a      	orrs	r2, r3
 8000ada:	697b      	ldr	r3, [r7, #20]
 8000adc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	691b      	ldr	r3, [r3, #16]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d109      	bne.n	8000afc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	43db      	mvns	r3, r3
 8000af2:	401a      	ands	r2, r3
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000afa:	e007      	b.n	8000b0c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	431a      	orrs	r2, r3
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	6a1b      	ldr	r3, [r3, #32]
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d107      	bne.n	8000b24 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	431a      	orrs	r2, r3
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000b2a:	f023 0201 	bic.w	r2, r3, #1
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000b34:	2300      	movs	r3, #0
 8000b36:	e006      	b.n	8000b46 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b3c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000b44:	2301      	movs	r3, #1
  }
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	371c      	adds	r7, #28
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b50:	4770      	bx	lr

08000b52 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000b52:	b580      	push	{r7, lr}
 8000b54:	b084      	sub	sp, #16
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d12e      	bne.n	8000bc4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2202      	movs	r2, #2
 8000b6a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	681a      	ldr	r2, [r3, #0]
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f022 0201 	bic.w	r2, r2, #1
 8000b7c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000b7e:	f7ff fe17 	bl	80007b0 <HAL_GetTick>
 8000b82:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000b84:	e012      	b.n	8000bac <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b86:	f7ff fe13 	bl	80007b0 <HAL_GetTick>
 8000b8a:	4602      	mov	r2, r0
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	1ad3      	subs	r3, r2, r3
 8000b90:	2b0a      	cmp	r3, #10
 8000b92:	d90b      	bls.n	8000bac <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b98:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2205      	movs	r2, #5
 8000ba4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	e012      	b.n	8000bd2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	f003 0301 	and.w	r3, r3, #1
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d1e5      	bne.n	8000b86 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	e006      	b.n	8000bd2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bc8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000bd0:	2301      	movs	r3, #1
  }
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	3710      	adds	r7, #16
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}

08000bda <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000bda:	b480      	push	{r7}
 8000bdc:	b089      	sub	sp, #36	@ 0x24
 8000bde:	af00      	add	r7, sp, #0
 8000be0:	60f8      	str	r0, [r7, #12]
 8000be2:	60b9      	str	r1, [r7, #8]
 8000be4:	607a      	str	r2, [r7, #4]
 8000be6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000be8:	68fb      	ldr	r3, [r7, #12]
 8000bea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000bee:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000bf8:	7ffb      	ldrb	r3, [r7, #31]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d003      	beq.n	8000c06 <HAL_CAN_AddTxMessage+0x2c>
 8000bfe:	7ffb      	ldrb	r3, [r7, #31]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	f040 80ad 	bne.w	8000d60 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d10a      	bne.n	8000c26 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000c10:	69bb      	ldr	r3, [r7, #24]
 8000c12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d105      	bne.n	8000c26 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000c1a:	69bb      	ldr	r3, [r7, #24]
 8000c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	f000 8095 	beq.w	8000d50 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000c26:	69bb      	ldr	r3, [r7, #24]
 8000c28:	0e1b      	lsrs	r3, r3, #24
 8000c2a:	f003 0303 	and.w	r3, r3, #3
 8000c2e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000c30:	2201      	movs	r2, #1
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	409a      	lsls	r2, r3
 8000c36:	683b      	ldr	r3, [r7, #0]
 8000c38:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000c3a:	68bb      	ldr	r3, [r7, #8]
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d10d      	bne.n	8000c5e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000c4c:	68f9      	ldr	r1, [r7, #12]
 8000c4e:	6809      	ldr	r1, [r1, #0]
 8000c50:	431a      	orrs	r2, r3
 8000c52:	697b      	ldr	r3, [r7, #20]
 8000c54:	3318      	adds	r3, #24
 8000c56:	011b      	lsls	r3, r3, #4
 8000c58:	440b      	add	r3, r1
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	e00f      	b.n	8000c7e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000c68:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000c6e:	68f9      	ldr	r1, [r7, #12]
 8000c70:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000c72:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	3318      	adds	r3, #24
 8000c78:	011b      	lsls	r3, r3, #4
 8000c7a:	440b      	add	r3, r1
 8000c7c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	6819      	ldr	r1, [r3, #0]
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	691a      	ldr	r2, [r3, #16]
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	3318      	adds	r3, #24
 8000c8a:	011b      	lsls	r3, r3, #4
 8000c8c:	440b      	add	r3, r1
 8000c8e:	3304      	adds	r3, #4
 8000c90:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	7d1b      	ldrb	r3, [r3, #20]
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d111      	bne.n	8000cbe <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	697b      	ldr	r3, [r7, #20]
 8000ca0:	3318      	adds	r3, #24
 8000ca2:	011b      	lsls	r3, r3, #4
 8000ca4:	4413      	add	r3, r2
 8000ca6:	3304      	adds	r3, #4
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	68fa      	ldr	r2, [r7, #12]
 8000cac:	6811      	ldr	r1, [r2, #0]
 8000cae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	3318      	adds	r3, #24
 8000cb6:	011b      	lsls	r3, r3, #4
 8000cb8:	440b      	add	r3, r1
 8000cba:	3304      	adds	r3, #4
 8000cbc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	3307      	adds	r3, #7
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	061a      	lsls	r2, r3, #24
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	3306      	adds	r3, #6
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	041b      	lsls	r3, r3, #16
 8000cce:	431a      	orrs	r2, r3
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	3305      	adds	r3, #5
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	021b      	lsls	r3, r3, #8
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	687a      	ldr	r2, [r7, #4]
 8000cdc:	3204      	adds	r2, #4
 8000cde:	7812      	ldrb	r2, [r2, #0]
 8000ce0:	4610      	mov	r0, r2
 8000ce2:	68fa      	ldr	r2, [r7, #12]
 8000ce4:	6811      	ldr	r1, [r2, #0]
 8000ce6:	ea43 0200 	orr.w	r2, r3, r0
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	011b      	lsls	r3, r3, #4
 8000cee:	440b      	add	r3, r1
 8000cf0:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000cf4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	3303      	adds	r3, #3
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	061a      	lsls	r2, r3, #24
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	3302      	adds	r3, #2
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	041b      	lsls	r3, r3, #16
 8000d06:	431a      	orrs	r2, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	3301      	adds	r3, #1
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	021b      	lsls	r3, r3, #8
 8000d10:	4313      	orrs	r3, r2
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	7812      	ldrb	r2, [r2, #0]
 8000d16:	4610      	mov	r0, r2
 8000d18:	68fa      	ldr	r2, [r7, #12]
 8000d1a:	6811      	ldr	r1, [r2, #0]
 8000d1c:	ea43 0200 	orr.w	r2, r3, r0
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	011b      	lsls	r3, r3, #4
 8000d24:	440b      	add	r3, r1
 8000d26:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000d2a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	697b      	ldr	r3, [r7, #20]
 8000d32:	3318      	adds	r3, #24
 8000d34:	011b      	lsls	r3, r3, #4
 8000d36:	4413      	add	r3, r2
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	68fa      	ldr	r2, [r7, #12]
 8000d3c:	6811      	ldr	r1, [r2, #0]
 8000d3e:	f043 0201 	orr.w	r2, r3, #1
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	3318      	adds	r3, #24
 8000d46:	011b      	lsls	r3, r3, #4
 8000d48:	440b      	add	r3, r1
 8000d4a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	e00e      	b.n	8000d6e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d54:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	e006      	b.n	8000d6e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d64:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000d6c:	2301      	movs	r3, #1
  }
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3724      	adds	r7, #36	@ 0x24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr

08000d7a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b085      	sub	sp, #20
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d8c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d8e:	7afb      	ldrb	r3, [r7, #11]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d002      	beq.n	8000d9a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8000d94:	7afb      	ldrb	r3, [r7, #11]
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d11d      	bne.n	8000dd6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d002      	beq.n	8000dae <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	3301      	adds	r3, #1
 8000dac:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d002      	beq.n	8000dc2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	3301      	adds	r3, #1
 8000dc0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	689b      	ldr	r3, [r3, #8]
 8000dc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d002      	beq.n	8000dd6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000de4:	b480      	push	{r7}
 8000de6:	b087      	sub	sp, #28
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	60f8      	str	r0, [r7, #12]
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	607a      	str	r2, [r7, #4]
 8000df0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000df8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000dfa:	7dfb      	ldrb	r3, [r7, #23]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d003      	beq.n	8000e08 <HAL_CAN_GetRxMessage+0x24>
 8000e00:	7dfb      	ldrb	r3, [r7, #23]
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	f040 8103 	bne.w	800100e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d10e      	bne.n	8000e2c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	f003 0303 	and.w	r3, r3, #3
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d116      	bne.n	8000e4a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e20:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e0f7      	b.n	800101c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	691b      	ldr	r3, [r3, #16]
 8000e32:	f003 0303 	and.w	r3, r3, #3
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d107      	bne.n	8000e4a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e3e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8000e46:	2301      	movs	r3, #1
 8000e48:	e0e8      	b.n	800101c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	331b      	adds	r3, #27
 8000e52:	011b      	lsls	r3, r3, #4
 8000e54:	4413      	add	r3, r2
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f003 0204 	and.w	r2, r3, #4
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d10c      	bne.n	8000e82 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	331b      	adds	r3, #27
 8000e70:	011b      	lsls	r3, r3, #4
 8000e72:	4413      	add	r3, r2
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	0d5b      	lsrs	r3, r3, #21
 8000e78:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	601a      	str	r2, [r3, #0]
 8000e80:	e00b      	b.n	8000e9a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	331b      	adds	r3, #27
 8000e8a:	011b      	lsls	r3, r3, #4
 8000e8c:	4413      	add	r3, r2
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	08db      	lsrs	r3, r3, #3
 8000e92:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	331b      	adds	r3, #27
 8000ea2:	011b      	lsls	r3, r3, #4
 8000ea4:	4413      	add	r3, r2
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f003 0202 	and.w	r2, r3, #2
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	331b      	adds	r3, #27
 8000eb8:	011b      	lsls	r3, r3, #4
 8000eba:	4413      	add	r3, r2
 8000ebc:	3304      	adds	r3, #4
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	f003 0308 	and.w	r3, r3, #8
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d003      	beq.n	8000ed0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2208      	movs	r2, #8
 8000ecc:	611a      	str	r2, [r3, #16]
 8000ece:	e00b      	b.n	8000ee8 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	681a      	ldr	r2, [r3, #0]
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	331b      	adds	r3, #27
 8000ed8:	011b      	lsls	r3, r3, #4
 8000eda:	4413      	add	r3, r2
 8000edc:	3304      	adds	r3, #4
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f003 020f 	and.w	r2, r3, #15
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	331b      	adds	r3, #27
 8000ef0:	011b      	lsls	r3, r3, #4
 8000ef2:	4413      	add	r3, r2
 8000ef4:	3304      	adds	r3, #4
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	331b      	adds	r3, #27
 8000f08:	011b      	lsls	r3, r3, #4
 8000f0a:	4413      	add	r3, r2
 8000f0c:	3304      	adds	r3, #4
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	0c1b      	lsrs	r3, r3, #16
 8000f12:	b29a      	uxth	r2, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	4413      	add	r3, r2
 8000f22:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	b2da      	uxtb	r2, r3
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	68bb      	ldr	r3, [r7, #8]
 8000f34:	011b      	lsls	r3, r3, #4
 8000f36:	4413      	add	r3, r2
 8000f38:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	0a1a      	lsrs	r2, r3, #8
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	3301      	adds	r3, #1
 8000f44:	b2d2      	uxtb	r2, r2
 8000f46:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	011b      	lsls	r3, r3, #4
 8000f50:	4413      	add	r3, r2
 8000f52:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	0c1a      	lsrs	r2, r3, #16
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	3302      	adds	r3, #2
 8000f5e:	b2d2      	uxtb	r2, r2
 8000f60:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	011b      	lsls	r3, r3, #4
 8000f6a:	4413      	add	r3, r2
 8000f6c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	0e1a      	lsrs	r2, r3, #24
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	3303      	adds	r3, #3
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	011b      	lsls	r3, r3, #4
 8000f84:	4413      	add	r3, r2
 8000f86:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	3304      	adds	r3, #4
 8000f90:	b2d2      	uxtb	r2, r2
 8000f92:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	68bb      	ldr	r3, [r7, #8]
 8000f9a:	011b      	lsls	r3, r3, #4
 8000f9c:	4413      	add	r3, r2
 8000f9e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	0a1a      	lsrs	r2, r3, #8
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	3305      	adds	r3, #5
 8000faa:	b2d2      	uxtb	r2, r2
 8000fac:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	011b      	lsls	r3, r3, #4
 8000fb6:	4413      	add	r3, r2
 8000fb8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	0c1a      	lsrs	r2, r3, #16
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	3306      	adds	r3, #6
 8000fc4:	b2d2      	uxtb	r2, r2
 8000fc6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	011b      	lsls	r3, r3, #4
 8000fd0:	4413      	add	r3, r2
 8000fd2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	0e1a      	lsrs	r2, r3, #24
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	3307      	adds	r3, #7
 8000fde:	b2d2      	uxtb	r2, r2
 8000fe0:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000fe2:	68bb      	ldr	r3, [r7, #8]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d108      	bne.n	8000ffa <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	68da      	ldr	r2, [r3, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f042 0220 	orr.w	r2, r2, #32
 8000ff6:	60da      	str	r2, [r3, #12]
 8000ff8:	e007      	b.n	800100a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	691a      	ldr	r2, [r3, #16]
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f042 0220 	orr.w	r2, r2, #32
 8001008:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800100a:	2300      	movs	r3, #0
 800100c:	e006      	b.n	800101c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001012:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
  }
}
 800101c:	4618      	mov	r0, r3
 800101e:	371c      	adds	r7, #28
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001038:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800103a:	7bfb      	ldrb	r3, [r7, #15]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d002      	beq.n	8001046 <HAL_CAN_ActivateNotification+0x1e>
 8001040:	7bfb      	ldrb	r3, [r7, #15]
 8001042:	2b02      	cmp	r3, #2
 8001044:	d109      	bne.n	800105a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	6959      	ldr	r1, [r3, #20]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	683a      	ldr	r2, [r7, #0]
 8001052:	430a      	orrs	r2, r1
 8001054:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	e006      	b.n	8001068 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800105e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
  }
}
 8001068:	4618      	mov	r0, r3
 800106a:	3714      	adds	r7, #20
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08a      	sub	sp, #40	@ 0x28
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800107c:	2300      	movs	r3, #0
 800107e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	691b      	ldr	r3, [r3, #16]
 80010a6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80010b0:	6a3b      	ldr	r3, [r7, #32]
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d07c      	beq.n	80011b4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d023      	beq.n	800110c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2201      	movs	r2, #1
 80010ca:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f000 f983 	bl	80013e2 <HAL_CAN_TxMailbox0CompleteCallback>
 80010dc:	e016      	b.n	800110c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80010de:	69bb      	ldr	r3, [r7, #24]
 80010e0:	f003 0304 	and.w	r3, r3, #4
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d004      	beq.n	80010f2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80010e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ea:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80010ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80010f0:	e00c      	b.n	800110c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	f003 0308 	and.w	r3, r3, #8
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d004      	beq.n	8001106 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80010fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001102:	627b      	str	r3, [r7, #36]	@ 0x24
 8001104:	e002      	b.n	800110c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f000 f989 	bl	800141e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001112:	2b00      	cmp	r3, #0
 8001114:	d024      	beq.n	8001160 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800111e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f000 f963 	bl	80013f6 <HAL_CAN_TxMailbox1CompleteCallback>
 8001130:	e016      	b.n	8001160 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001138:	2b00      	cmp	r3, #0
 800113a:	d004      	beq.n	8001146 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800113c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800113e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001142:	627b      	str	r3, [r7, #36]	@ 0x24
 8001144:	e00c      	b.n	8001160 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001146:	69bb      	ldr	r3, [r7, #24]
 8001148:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800114c:	2b00      	cmp	r3, #0
 800114e:	d004      	beq.n	800115a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001152:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001156:	627b      	str	r3, [r7, #36]	@ 0x24
 8001158:	e002      	b.n	8001160 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f000 f969 	bl	8001432 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d024      	beq.n	80011b4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001172:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f000 f943 	bl	800140a <HAL_CAN_TxMailbox2CompleteCallback>
 8001184:	e016      	b.n	80011b4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001186:	69bb      	ldr	r3, [r7, #24]
 8001188:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d004      	beq.n	800119a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001192:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001196:	627b      	str	r3, [r7, #36]	@ 0x24
 8001198:	e00c      	b.n	80011b4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d004      	beq.n	80011ae <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80011a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80011ac:	e002      	b.n	80011b4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f000 f949 	bl	8001446 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80011b4:	6a3b      	ldr	r3, [r7, #32]
 80011b6:	f003 0308 	and.w	r3, r3, #8
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d00c      	beq.n	80011d8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	f003 0310 	and.w	r3, r3, #16
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d007      	beq.n	80011d8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011ce:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2210      	movs	r2, #16
 80011d6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80011d8:	6a3b      	ldr	r3, [r7, #32]
 80011da:	f003 0304 	and.w	r3, r3, #4
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d00b      	beq.n	80011fa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	f003 0308 	and.w	r3, r3, #8
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d006      	beq.n	80011fa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2208      	movs	r2, #8
 80011f2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f000 f930 	bl	800145a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80011fa:	6a3b      	ldr	r3, [r7, #32]
 80011fc:	f003 0302 	and.w	r3, r3, #2
 8001200:	2b00      	cmp	r3, #0
 8001202:	d009      	beq.n	8001218 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001212:	6878      	ldr	r0, [r7, #4]
 8001214:	f7ff f90a 	bl	800042c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001218:	6a3b      	ldr	r3, [r7, #32]
 800121a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00c      	beq.n	800123c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001222:	693b      	ldr	r3, [r7, #16]
 8001224:	f003 0310 	and.w	r3, r3, #16
 8001228:	2b00      	cmp	r3, #0
 800122a:	d007      	beq.n	800123c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800122c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800122e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001232:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2210      	movs	r2, #16
 800123a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800123c:	6a3b      	ldr	r3, [r7, #32]
 800123e:	f003 0320 	and.w	r3, r3, #32
 8001242:	2b00      	cmp	r3, #0
 8001244:	d00b      	beq.n	800125e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	f003 0308 	and.w	r3, r3, #8
 800124c:	2b00      	cmp	r3, #0
 800124e:	d006      	beq.n	800125e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2208      	movs	r2, #8
 8001256:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f000 f912 	bl	8001482 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800125e:	6a3b      	ldr	r3, [r7, #32]
 8001260:	f003 0310 	and.w	r3, r3, #16
 8001264:	2b00      	cmp	r3, #0
 8001266:	d009      	beq.n	800127c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	691b      	ldr	r3, [r3, #16]
 800126e:	f003 0303 	and.w	r3, r3, #3
 8001272:	2b00      	cmp	r3, #0
 8001274:	d002      	beq.n	800127c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 f8f9 	bl	800146e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800127c:	6a3b      	ldr	r3, [r7, #32]
 800127e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d00b      	beq.n	800129e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	f003 0310 	and.w	r3, r3, #16
 800128c:	2b00      	cmp	r3, #0
 800128e:	d006      	beq.n	800129e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2210      	movs	r2, #16
 8001296:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f000 f8fc 	bl	8001496 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800129e:	6a3b      	ldr	r3, [r7, #32]
 80012a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00b      	beq.n	80012c0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	f003 0308 	and.w	r3, r3, #8
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d006      	beq.n	80012c0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2208      	movs	r2, #8
 80012b8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 f8f5 	bl	80014aa <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80012c0:	6a3b      	ldr	r3, [r7, #32]
 80012c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d07b      	beq.n	80013c2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	f003 0304 	and.w	r3, r3, #4
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d072      	beq.n	80013ba <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80012d4:	6a3b      	ldr	r3, [r7, #32]
 80012d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d008      	beq.n	80012f0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d003      	beq.n	80012f0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80012e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80012f0:	6a3b      	ldr	r3, [r7, #32]
 80012f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d008      	beq.n	800130c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001300:	2b00      	cmp	r3, #0
 8001302:	d003      	beq.n	800130c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001306:	f043 0302 	orr.w	r3, r3, #2
 800130a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800130c:	6a3b      	ldr	r3, [r7, #32]
 800130e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001312:	2b00      	cmp	r3, #0
 8001314:	d008      	beq.n	8001328 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800131c:	2b00      	cmp	r3, #0
 800131e:	d003      	beq.n	8001328 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001322:	f043 0304 	orr.w	r3, r3, #4
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001328:	6a3b      	ldr	r3, [r7, #32]
 800132a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800132e:	2b00      	cmp	r3, #0
 8001330:	d043      	beq.n	80013ba <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001338:	2b00      	cmp	r3, #0
 800133a:	d03e      	beq.n	80013ba <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001342:	2b60      	cmp	r3, #96	@ 0x60
 8001344:	d02b      	beq.n	800139e <HAL_CAN_IRQHandler+0x32a>
 8001346:	2b60      	cmp	r3, #96	@ 0x60
 8001348:	d82e      	bhi.n	80013a8 <HAL_CAN_IRQHandler+0x334>
 800134a:	2b50      	cmp	r3, #80	@ 0x50
 800134c:	d022      	beq.n	8001394 <HAL_CAN_IRQHandler+0x320>
 800134e:	2b50      	cmp	r3, #80	@ 0x50
 8001350:	d82a      	bhi.n	80013a8 <HAL_CAN_IRQHandler+0x334>
 8001352:	2b40      	cmp	r3, #64	@ 0x40
 8001354:	d019      	beq.n	800138a <HAL_CAN_IRQHandler+0x316>
 8001356:	2b40      	cmp	r3, #64	@ 0x40
 8001358:	d826      	bhi.n	80013a8 <HAL_CAN_IRQHandler+0x334>
 800135a:	2b30      	cmp	r3, #48	@ 0x30
 800135c:	d010      	beq.n	8001380 <HAL_CAN_IRQHandler+0x30c>
 800135e:	2b30      	cmp	r3, #48	@ 0x30
 8001360:	d822      	bhi.n	80013a8 <HAL_CAN_IRQHandler+0x334>
 8001362:	2b10      	cmp	r3, #16
 8001364:	d002      	beq.n	800136c <HAL_CAN_IRQHandler+0x2f8>
 8001366:	2b20      	cmp	r3, #32
 8001368:	d005      	beq.n	8001376 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800136a:	e01d      	b.n	80013a8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800136c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800136e:	f043 0308 	orr.w	r3, r3, #8
 8001372:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001374:	e019      	b.n	80013aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001378:	f043 0310 	orr.w	r3, r3, #16
 800137c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800137e:	e014      	b.n	80013aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001382:	f043 0320 	orr.w	r3, r3, #32
 8001386:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001388:	e00f      	b.n	80013aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800138a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800138c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001390:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001392:	e00a      	b.n	80013aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001396:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800139c:	e005      	b.n	80013aa <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800139e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013a4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80013a6:	e000      	b.n	80013aa <HAL_CAN_IRQHandler+0x336>
            break;
 80013a8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	699a      	ldr	r2, [r3, #24]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80013b8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2204      	movs	r2, #4
 80013c0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80013c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d008      	beq.n	80013da <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ce:	431a      	orrs	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f000 f872 	bl	80014be <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80013da:	bf00      	nop
 80013dc:	3728      	adds	r7, #40	@ 0x28
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80013e2:	b480      	push	{r7}
 80013e4:	b083      	sub	sp, #12
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b083      	sub	sp, #12
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80013fe:	bf00      	nop
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr

0800140a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800140a:	b480      	push	{r7}
 800140c:	b083      	sub	sp, #12
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001412:	bf00      	nop
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800141e:	b480      	push	{r7}
 8001420:	b083      	sub	sp, #12
 8001422:	af00      	add	r7, sp, #0
 8001424:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr

08001432 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001432:	b480      	push	{r7}
 8001434:	b083      	sub	sp, #12
 8001436:	af00      	add	r7, sp, #0
 8001438:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001446:	b480      	push	{r7}
 8001448:	b083      	sub	sp, #12
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800144e:	bf00      	nop
 8001450:	370c      	adds	r7, #12
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr

0800145a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800145a:	b480      	push	{r7}
 800145c:	b083      	sub	sp, #12
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001482:	b480      	push	{r7}
 8001484:	b083      	sub	sp, #12
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr

080014be <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80014be:	b480      	push	{r7}
 80014c0:	b083      	sub	sp, #12
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr
	...

080014d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001518 <__NVIC_SetPriorityGrouping+0x44>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014f0:	4013      	ands	r3, r2
 80014f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001504:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001506:	4a04      	ldr	r2, [pc, #16]	@ (8001518 <__NVIC_SetPriorityGrouping+0x44>)
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	60d3      	str	r3, [r2, #12]
}
 800150c:	bf00      	nop
 800150e:	3714      	adds	r7, #20
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001520:	4b04      	ldr	r3, [pc, #16]	@ (8001534 <__NVIC_GetPriorityGrouping+0x18>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	0a1b      	lsrs	r3, r3, #8
 8001526:	f003 0307 	and.w	r3, r3, #7
}
 800152a:	4618      	mov	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001546:	2b00      	cmp	r3, #0
 8001548:	db0b      	blt.n	8001562 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800154a:	79fb      	ldrb	r3, [r7, #7]
 800154c:	f003 021f 	and.w	r2, r3, #31
 8001550:	4907      	ldr	r1, [pc, #28]	@ (8001570 <__NVIC_EnableIRQ+0x38>)
 8001552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001556:	095b      	lsrs	r3, r3, #5
 8001558:	2001      	movs	r0, #1
 800155a:	fa00 f202 	lsl.w	r2, r0, r2
 800155e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000e100 	.word	0xe000e100

08001574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001580:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001584:	2b00      	cmp	r3, #0
 8001586:	db0a      	blt.n	800159e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	490c      	ldr	r1, [pc, #48]	@ (80015c0 <__NVIC_SetPriority+0x4c>)
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	0112      	lsls	r2, r2, #4
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	440b      	add	r3, r1
 8001598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800159c:	e00a      	b.n	80015b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4908      	ldr	r1, [pc, #32]	@ (80015c4 <__NVIC_SetPriority+0x50>)
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	3b04      	subs	r3, #4
 80015ac:	0112      	lsls	r2, r2, #4
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	440b      	add	r3, r1
 80015b2:	761a      	strb	r2, [r3, #24]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000e100 	.word	0xe000e100
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	@ 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	f1c3 0307 	rsb	r3, r3, #7
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	bf28      	it	cs
 80015e6:	2304      	movcs	r3, #4
 80015e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3304      	adds	r3, #4
 80015ee:	2b06      	cmp	r3, #6
 80015f0:	d902      	bls.n	80015f8 <NVIC_EncodePriority+0x30>
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3b03      	subs	r3, #3
 80015f6:	e000      	b.n	80015fa <NVIC_EncodePriority+0x32>
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43da      	mvns	r2, r3
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	401a      	ands	r2, r3
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001610:	f04f 31ff 	mov.w	r1, #4294967295
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43d9      	mvns	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001620:	4313      	orrs	r3, r2
         );
}
 8001622:	4618      	mov	r0, r3
 8001624:	3724      	adds	r7, #36	@ 0x24
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001640:	d301      	bcc.n	8001646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001642:	2301      	movs	r3, #1
 8001644:	e00f      	b.n	8001666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001646:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <SysTick_Config+0x40>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3b01      	subs	r3, #1
 800164c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800164e:	210f      	movs	r1, #15
 8001650:	f04f 30ff 	mov.w	r0, #4294967295
 8001654:	f7ff ff8e 	bl	8001574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <SysTick_Config+0x40>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165e:	4b04      	ldr	r3, [pc, #16]	@ (8001670 <SysTick_Config+0x40>)
 8001660:	2207      	movs	r2, #7
 8001662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	e000e010 	.word	0xe000e010

08001674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff29 	bl	80014d4 <__NVIC_SetPriorityGrouping>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
 8001696:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001698:	2300      	movs	r3, #0
 800169a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800169c:	f7ff ff3e 	bl	800151c <__NVIC_GetPriorityGrouping>
 80016a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016a2:	687a      	ldr	r2, [r7, #4]
 80016a4:	68b9      	ldr	r1, [r7, #8]
 80016a6:	6978      	ldr	r0, [r7, #20]
 80016a8:	f7ff ff8e 	bl	80015c8 <NVIC_EncodePriority>
 80016ac:	4602      	mov	r2, r0
 80016ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016b2:	4611      	mov	r1, r2
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff ff5d 	bl	8001574 <__NVIC_SetPriority>
}
 80016ba:	bf00      	nop
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}

080016c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	b082      	sub	sp, #8
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	4603      	mov	r3, r0
 80016ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d0:	4618      	mov	r0, r3
 80016d2:	f7ff ff31 	bl	8001538 <__NVIC_EnableIRQ>
}
 80016d6:	bf00      	nop
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}

080016de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ffa2 	bl	8001630 <SysTick_Config>
 80016ec:	4603      	mov	r3, r0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
	...

080016f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b087      	sub	sp, #28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001706:	e14e      	b.n	80019a6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	2101      	movs	r1, #1
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	fa01 f303 	lsl.w	r3, r1, r3
 8001714:	4013      	ands	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	2b00      	cmp	r3, #0
 800171c:	f000 8140 	beq.w	80019a0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f003 0303 	and.w	r3, r3, #3
 8001728:	2b01      	cmp	r3, #1
 800172a:	d005      	beq.n	8001738 <HAL_GPIO_Init+0x40>
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 0303 	and.w	r3, r3, #3
 8001734:	2b02      	cmp	r3, #2
 8001736:	d130      	bne.n	800179a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	2203      	movs	r2, #3
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	4013      	ands	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	68da      	ldr	r2, [r3, #12]
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	fa02 f303 	lsl.w	r3, r2, r3
 800175c:	693a      	ldr	r2, [r7, #16]
 800175e:	4313      	orrs	r3, r2
 8001760:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	693a      	ldr	r2, [r7, #16]
 8001766:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800176e:	2201      	movs	r2, #1
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	fa02 f303 	lsl.w	r3, r2, r3
 8001776:	43db      	mvns	r3, r3
 8001778:	693a      	ldr	r2, [r7, #16]
 800177a:	4013      	ands	r3, r2
 800177c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	091b      	lsrs	r3, r3, #4
 8001784:	f003 0201 	and.w	r2, r3, #1
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	4313      	orrs	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f003 0303 	and.w	r3, r3, #3
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d017      	beq.n	80017d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	2203      	movs	r2, #3
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	693a      	ldr	r2, [r7, #16]
 80017ba:	4013      	ands	r3, r2
 80017bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	689a      	ldr	r2, [r3, #8]
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ca:	693a      	ldr	r2, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f003 0303 	and.w	r3, r3, #3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d123      	bne.n	800182a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	08da      	lsrs	r2, r3, #3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3208      	adds	r2, #8
 80017ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	009b      	lsls	r3, r3, #2
 80017f8:	220f      	movs	r2, #15
 80017fa:	fa02 f303 	lsl.w	r3, r2, r3
 80017fe:	43db      	mvns	r3, r3
 8001800:	693a      	ldr	r2, [r7, #16]
 8001802:	4013      	ands	r3, r2
 8001804:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	691a      	ldr	r2, [r3, #16]
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	fa02 f303 	lsl.w	r3, r2, r3
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	4313      	orrs	r3, r2
 800181a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	08da      	lsrs	r2, r3, #3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	3208      	adds	r2, #8
 8001824:	6939      	ldr	r1, [r7, #16]
 8001826:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	2203      	movs	r2, #3
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43db      	mvns	r3, r3
 800183c:	693a      	ldr	r2, [r7, #16]
 800183e:	4013      	ands	r3, r2
 8001840:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f003 0203 	and.w	r2, r3, #3
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	005b      	lsls	r3, r3, #1
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	693a      	ldr	r2, [r7, #16]
 8001854:	4313      	orrs	r3, r2
 8001856:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 809a 	beq.w	80019a0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186c:	4b55      	ldr	r3, [pc, #340]	@ (80019c4 <HAL_GPIO_Init+0x2cc>)
 800186e:	699b      	ldr	r3, [r3, #24]
 8001870:	4a54      	ldr	r2, [pc, #336]	@ (80019c4 <HAL_GPIO_Init+0x2cc>)
 8001872:	f043 0301 	orr.w	r3, r3, #1
 8001876:	6193      	str	r3, [r2, #24]
 8001878:	4b52      	ldr	r3, [pc, #328]	@ (80019c4 <HAL_GPIO_Init+0x2cc>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001884:	4a50      	ldr	r2, [pc, #320]	@ (80019c8 <HAL_GPIO_Init+0x2d0>)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	3302      	adds	r3, #2
 800188c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	f003 0303 	and.w	r3, r3, #3
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	220f      	movs	r2, #15
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80018ae:	d013      	beq.n	80018d8 <HAL_GPIO_Init+0x1e0>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a46      	ldr	r2, [pc, #280]	@ (80019cc <HAL_GPIO_Init+0x2d4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d00d      	beq.n	80018d4 <HAL_GPIO_Init+0x1dc>
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	4a45      	ldr	r2, [pc, #276]	@ (80019d0 <HAL_GPIO_Init+0x2d8>)
 80018bc:	4293      	cmp	r3, r2
 80018be:	d007      	beq.n	80018d0 <HAL_GPIO_Init+0x1d8>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	4a44      	ldr	r2, [pc, #272]	@ (80019d4 <HAL_GPIO_Init+0x2dc>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d101      	bne.n	80018cc <HAL_GPIO_Init+0x1d4>
 80018c8:	2303      	movs	r3, #3
 80018ca:	e006      	b.n	80018da <HAL_GPIO_Init+0x1e2>
 80018cc:	2305      	movs	r3, #5
 80018ce:	e004      	b.n	80018da <HAL_GPIO_Init+0x1e2>
 80018d0:	2302      	movs	r3, #2
 80018d2:	e002      	b.n	80018da <HAL_GPIO_Init+0x1e2>
 80018d4:	2301      	movs	r3, #1
 80018d6:	e000      	b.n	80018da <HAL_GPIO_Init+0x1e2>
 80018d8:	2300      	movs	r3, #0
 80018da:	697a      	ldr	r2, [r7, #20]
 80018dc:	f002 0203 	and.w	r2, r2, #3
 80018e0:	0092      	lsls	r2, r2, #2
 80018e2:	4093      	lsls	r3, r2
 80018e4:	693a      	ldr	r2, [r7, #16]
 80018e6:	4313      	orrs	r3, r2
 80018e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80018ea:	4937      	ldr	r1, [pc, #220]	@ (80019c8 <HAL_GPIO_Init+0x2d0>)
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	089b      	lsrs	r3, r3, #2
 80018f0:	3302      	adds	r3, #2
 80018f2:	693a      	ldr	r2, [r7, #16]
 80018f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018f8:	4b37      	ldr	r3, [pc, #220]	@ (80019d8 <HAL_GPIO_Init+0x2e0>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	43db      	mvns	r3, r3
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4013      	ands	r3, r2
 8001906:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d003      	beq.n	800191c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	4313      	orrs	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800191c:	4a2e      	ldr	r2, [pc, #184]	@ (80019d8 <HAL_GPIO_Init+0x2e0>)
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001922:	4b2d      	ldr	r3, [pc, #180]	@ (80019d8 <HAL_GPIO_Init+0x2e0>)
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	43db      	mvns	r3, r3
 800192c:	693a      	ldr	r2, [r7, #16]
 800192e:	4013      	ands	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800193e:	693a      	ldr	r2, [r7, #16]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	4313      	orrs	r3, r2
 8001944:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001946:	4a24      	ldr	r2, [pc, #144]	@ (80019d8 <HAL_GPIO_Init+0x2e0>)
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800194c:	4b22      	ldr	r3, [pc, #136]	@ (80019d8 <HAL_GPIO_Init+0x2e0>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	43db      	mvns	r3, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4313      	orrs	r3, r2
 800196e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001970:	4a19      	ldr	r2, [pc, #100]	@ (80019d8 <HAL_GPIO_Init+0x2e0>)
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001976:	4b18      	ldr	r3, [pc, #96]	@ (80019d8 <HAL_GPIO_Init+0x2e0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	43db      	mvns	r3, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4013      	ands	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d003      	beq.n	800199a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001992:	693a      	ldr	r2, [r7, #16]
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	4313      	orrs	r3, r2
 8001998:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800199a:	4a0f      	ldr	r2, [pc, #60]	@ (80019d8 <HAL_GPIO_Init+0x2e0>)
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	3301      	adds	r3, #1
 80019a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	fa22 f303 	lsr.w	r3, r2, r3
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f47f aea9 	bne.w	8001708 <HAL_GPIO_Init+0x10>
  }
}
 80019b6:	bf00      	nop
 80019b8:	bf00      	nop
 80019ba:	371c      	adds	r7, #28
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40010000 	.word	0x40010000
 80019cc:	48000400 	.word	0x48000400
 80019d0:	48000800 	.word	0x48000800
 80019d4:	48000c00 	.word	0x48000c00
 80019d8:	40010400 	.word	0x40010400

080019dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019ec:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d102      	bne.n	8001a02 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	f001 b823 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 817d 	beq.w	8001d12 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a18:	4bbc      	ldr	r3, [pc, #752]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	f003 030c 	and.w	r3, r3, #12
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d00c      	beq.n	8001a3e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a24:	4bb9      	ldr	r3, [pc, #740]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f003 030c 	and.w	r3, r3, #12
 8001a2c:	2b08      	cmp	r3, #8
 8001a2e:	d15c      	bne.n	8001aea <HAL_RCC_OscConfig+0x10e>
 8001a30:	4bb6      	ldr	r3, [pc, #728]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a3c:	d155      	bne.n	8001aea <HAL_RCC_OscConfig+0x10e>
 8001a3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a42:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a46:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001a4a:	fa93 f3a3 	rbit	r3, r3
 8001a4e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a52:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a56:	fab3 f383 	clz	r3, r3
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	095b      	lsrs	r3, r3, #5
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d102      	bne.n	8001a70 <HAL_RCC_OscConfig+0x94>
 8001a6a:	4ba8      	ldr	r3, [pc, #672]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	e015      	b.n	8001a9c <HAL_RCC_OscConfig+0xc0>
 8001a70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a74:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a78:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001a7c:	fa93 f3a3 	rbit	r3, r3
 8001a80:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001a84:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001a88:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001a8c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001a90:	fa93 f3a3 	rbit	r3, r3
 8001a94:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001a98:	4b9c      	ldr	r3, [pc, #624]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a9c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001aa0:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001aa4:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001aa8:	fa92 f2a2 	rbit	r2, r2
 8001aac:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001ab0:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001ab4:	fab2 f282 	clz	r2, r2
 8001ab8:	b2d2      	uxtb	r2, r2
 8001aba:	f042 0220 	orr.w	r2, r2, #32
 8001abe:	b2d2      	uxtb	r2, r2
 8001ac0:	f002 021f 	and.w	r2, r2, #31
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	fa01 f202 	lsl.w	r2, r1, r2
 8001aca:	4013      	ands	r3, r2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	f000 811f 	beq.w	8001d10 <HAL_RCC_OscConfig+0x334>
 8001ad2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f040 8116 	bne.w	8001d10 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	f000 bfaf 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001afa:	d106      	bne.n	8001b0a <HAL_RCC_OscConfig+0x12e>
 8001afc:	4b83      	ldr	r3, [pc, #524]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a82      	ldr	r2, [pc, #520]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b06:	6013      	str	r3, [r2, #0]
 8001b08:	e036      	b.n	8001b78 <HAL_RCC_OscConfig+0x19c>
 8001b0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10c      	bne.n	8001b34 <HAL_RCC_OscConfig+0x158>
 8001b1a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a7b      	ldr	r2, [pc, #492]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b24:	6013      	str	r3, [r2, #0]
 8001b26:	4b79      	ldr	r3, [pc, #484]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a78      	ldr	r2, [pc, #480]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b30:	6013      	str	r3, [r2, #0]
 8001b32:	e021      	b.n	8001b78 <HAL_RCC_OscConfig+0x19c>
 8001b34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b44:	d10c      	bne.n	8001b60 <HAL_RCC_OscConfig+0x184>
 8001b46:	4b71      	ldr	r3, [pc, #452]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a70      	ldr	r2, [pc, #448]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b50:	6013      	str	r3, [r2, #0]
 8001b52:	4b6e      	ldr	r3, [pc, #440]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4a6d      	ldr	r2, [pc, #436]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b5c:	6013      	str	r3, [r2, #0]
 8001b5e:	e00b      	b.n	8001b78 <HAL_RCC_OscConfig+0x19c>
 8001b60:	4b6a      	ldr	r3, [pc, #424]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a69      	ldr	r2, [pc, #420]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	4b67      	ldr	r3, [pc, #412]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a66      	ldr	r2, [pc, #408]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b76:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b78:	4b64      	ldr	r3, [pc, #400]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b7c:	f023 020f 	bic.w	r2, r3, #15
 8001b80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b84:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	495f      	ldr	r1, [pc, #380]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d059      	beq.n	8001c56 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba2:	f7fe fe05 	bl	80007b0 <HAL_GetTick>
 8001ba6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001baa:	e00a      	b.n	8001bc2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bac:	f7fe fe00 	bl	80007b0 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	2b64      	cmp	r3, #100	@ 0x64
 8001bba:	d902      	bls.n	8001bc2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	f000 bf43 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>
 8001bc2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bc6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bca:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001bce:	fa93 f3a3 	rbit	r3, r3
 8001bd2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001bd6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bda:	fab3 f383 	clz	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	095b      	lsrs	r3, r3, #5
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d102      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x218>
 8001bee:	4b47      	ldr	r3, [pc, #284]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	e015      	b.n	8001c20 <HAL_RCC_OscConfig+0x244>
 8001bf4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bf8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001c00:	fa93 f3a3 	rbit	r3, r3
 8001c04:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001c08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c0c:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001c10:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001c14:	fa93 f3a3 	rbit	r3, r3
 8001c18:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001c1c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c20:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c24:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001c28:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001c2c:	fa92 f2a2 	rbit	r2, r2
 8001c30:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001c34:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001c38:	fab2 f282 	clz	r2, r2
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	f042 0220 	orr.w	r2, r2, #32
 8001c42:	b2d2      	uxtb	r2, r2
 8001c44:	f002 021f 	and.w	r2, r2, #31
 8001c48:	2101      	movs	r1, #1
 8001c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d0ab      	beq.n	8001bac <HAL_RCC_OscConfig+0x1d0>
 8001c54:	e05d      	b.n	8001d12 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c56:	f7fe fdab 	bl	80007b0 <HAL_GetTick>
 8001c5a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5e:	e00a      	b.n	8001c76 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c60:	f7fe fda6 	bl	80007b0 <HAL_GetTick>
 8001c64:	4602      	mov	r2, r0
 8001c66:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	2b64      	cmp	r3, #100	@ 0x64
 8001c6e:	d902      	bls.n	8001c76 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001c70:	2303      	movs	r3, #3
 8001c72:	f000 bee9 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>
 8001c76:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c7a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c7e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001c82:	fa93 f3a3 	rbit	r3, r3
 8001c86:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001c8a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c8e:	fab3 f383 	clz	r3, r3
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	095b      	lsrs	r3, r3, #5
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d102      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x2cc>
 8001ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	e015      	b.n	8001cd4 <HAL_RCC_OscConfig+0x2f8>
 8001ca8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cac:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001cb4:	fa93 f3a3 	rbit	r3, r3
 8001cb8:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001cbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cc0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001cc4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001cc8:	fa93 f3a3 	rbit	r3, r3
 8001ccc:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001d0c <HAL_RCC_OscConfig+0x330>)
 8001cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001cd8:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001cdc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001ce0:	fa92 f2a2 	rbit	r2, r2
 8001ce4:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001ce8:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001cec:	fab2 f282 	clz	r2, r2
 8001cf0:	b2d2      	uxtb	r2, r2
 8001cf2:	f042 0220 	orr.w	r2, r2, #32
 8001cf6:	b2d2      	uxtb	r2, r2
 8001cf8:	f002 021f 	and.w	r2, r2, #31
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8001d02:	4013      	ands	r3, r2
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d1ab      	bne.n	8001c60 <HAL_RCC_OscConfig+0x284>
 8001d08:	e003      	b.n	8001d12 <HAL_RCC_OscConfig+0x336>
 8001d0a:	bf00      	nop
 8001d0c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	f000 817d 	beq.w	8002022 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d28:	4ba6      	ldr	r3, [pc, #664]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 030c 	and.w	r3, r3, #12
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00b      	beq.n	8001d4c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d34:	4ba3      	ldr	r3, [pc, #652]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 030c 	and.w	r3, r3, #12
 8001d3c:	2b08      	cmp	r3, #8
 8001d3e:	d172      	bne.n	8001e26 <HAL_RCC_OscConfig+0x44a>
 8001d40:	4ba0      	ldr	r3, [pc, #640]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d16c      	bne.n	8001e26 <HAL_RCC_OscConfig+0x44a>
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d52:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001d56:	fa93 f3a3 	rbit	r3, r3
 8001d5a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001d5e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d62:	fab3 f383 	clz	r3, r3
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	095b      	lsrs	r3, r3, #5
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	f043 0301 	orr.w	r3, r3, #1
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d102      	bne.n	8001d7c <HAL_RCC_OscConfig+0x3a0>
 8001d76:	4b93      	ldr	r3, [pc, #588]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	e013      	b.n	8001da4 <HAL_RCC_OscConfig+0x3c8>
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d82:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001d86:	fa93 f3a3 	rbit	r3, r3
 8001d8a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001d8e:	2302      	movs	r3, #2
 8001d90:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001d94:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001d98:	fa93 f3a3 	rbit	r3, r3
 8001d9c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001da0:	4b88      	ldr	r3, [pc, #544]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da4:	2202      	movs	r2, #2
 8001da6:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8001daa:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001dae:	fa92 f2a2 	rbit	r2, r2
 8001db2:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001db6:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001dba:	fab2 f282 	clz	r2, r2
 8001dbe:	b2d2      	uxtb	r2, r2
 8001dc0:	f042 0220 	orr.w	r2, r2, #32
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	f002 021f 	and.w	r2, r2, #31
 8001dca:	2101      	movs	r1, #1
 8001dcc:	fa01 f202 	lsl.w	r2, r1, r2
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00a      	beq.n	8001dec <HAL_RCC_OscConfig+0x410>
 8001dd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dda:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	2b01      	cmp	r3, #1
 8001de4:	d002      	beq.n	8001dec <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	f000 be2e 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dec:	4b75      	ldr	r3, [pc, #468]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001df4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001df8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	21f8      	movs	r1, #248	@ 0xf8
 8001e02:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e06:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001e0a:	fa91 f1a1 	rbit	r1, r1
 8001e0e:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001e12:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001e16:	fab1 f181 	clz	r1, r1
 8001e1a:	b2c9      	uxtb	r1, r1
 8001e1c:	408b      	lsls	r3, r1
 8001e1e:	4969      	ldr	r1, [pc, #420]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e24:	e0fd      	b.n	8002022 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 8088 	beq.w	8001f48 <HAL_RCC_OscConfig+0x56c>
 8001e38:	2301      	movs	r3, #1
 8001e3a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001e42:	fa93 f3a3 	rbit	r3, r3
 8001e46:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001e4a:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e4e:	fab3 f383 	clz	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001e58:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001e5c:	009b      	lsls	r3, r3, #2
 8001e5e:	461a      	mov	r2, r3
 8001e60:	2301      	movs	r3, #1
 8001e62:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e64:	f7fe fca4 	bl	80007b0 <HAL_GetTick>
 8001e68:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e6c:	e00a      	b.n	8001e84 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e6e:	f7fe fc9f 	bl	80007b0 <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	2b02      	cmp	r3, #2
 8001e7c:	d902      	bls.n	8001e84 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	f000 bde2 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>
 8001e84:	2302      	movs	r3, #2
 8001e86:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8001e8e:	fa93 f3a3 	rbit	r3, r3
 8001e92:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001e96:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e9a:	fab3 f383 	clz	r3, r3
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	095b      	lsrs	r3, r3, #5
 8001ea2:	b2db      	uxtb	r3, r3
 8001ea4:	f043 0301 	orr.w	r3, r3, #1
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d102      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x4d8>
 8001eae:	4b45      	ldr	r3, [pc, #276]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	e013      	b.n	8001edc <HAL_RCC_OscConfig+0x500>
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eba:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001ebe:	fa93 f3a3 	rbit	r3, r3
 8001ec2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001ecc:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001ed0:	fa93 f3a3 	rbit	r3, r3
 8001ed4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001ed8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001edc:	2202      	movs	r2, #2
 8001ede:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001ee2:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001ee6:	fa92 f2a2 	rbit	r2, r2
 8001eea:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001eee:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001ef2:	fab2 f282 	clz	r2, r2
 8001ef6:	b2d2      	uxtb	r2, r2
 8001ef8:	f042 0220 	orr.w	r2, r2, #32
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	f002 021f 	and.w	r2, r2, #31
 8001f02:	2101      	movs	r1, #1
 8001f04:	fa01 f202 	lsl.w	r2, r1, r2
 8001f08:	4013      	ands	r3, r2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d0af      	beq.n	8001e6e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f1a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	695b      	ldr	r3, [r3, #20]
 8001f22:	21f8      	movs	r1, #248	@ 0xf8
 8001f24:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f28:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001f2c:	fa91 f1a1 	rbit	r1, r1
 8001f30:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001f34:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001f38:	fab1 f181 	clz	r1, r1
 8001f3c:	b2c9      	uxtb	r1, r1
 8001f3e:	408b      	lsls	r3, r1
 8001f40:	4920      	ldr	r1, [pc, #128]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	600b      	str	r3, [r1, #0]
 8001f46:	e06c      	b.n	8002022 <HAL_RCC_OscConfig+0x646>
 8001f48:	2301      	movs	r3, #1
 8001f4a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001f52:	fa93 f3a3 	rbit	r3, r3
 8001f56:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001f5a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f5e:	fab3 f383 	clz	r3, r3
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001f68:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	461a      	mov	r2, r3
 8001f70:	2300      	movs	r3, #0
 8001f72:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f74:	f7fe fc1c 	bl	80007b0 <HAL_GetTick>
 8001f78:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f7c:	e00a      	b.n	8001f94 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f7e:	f7fe fc17 	bl	80007b0 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d902      	bls.n	8001f94 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	f000 bd5a 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>
 8001f94:	2302      	movs	r3, #2
 8001f96:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001f9e:	fa93 f3a3 	rbit	r3, r3
 8001fa2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001fa6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001faa:	fab3 f383 	clz	r3, r3
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	095b      	lsrs	r3, r3, #5
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	f043 0301 	orr.w	r3, r3, #1
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d104      	bne.n	8001fc8 <HAL_RCC_OscConfig+0x5ec>
 8001fbe:	4b01      	ldr	r3, [pc, #4]	@ (8001fc4 <HAL_RCC_OscConfig+0x5e8>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	e015      	b.n	8001ff0 <HAL_RCC_OscConfig+0x614>
 8001fc4:	40021000 	.word	0x40021000
 8001fc8:	2302      	movs	r3, #2
 8001fca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001fda:	2302      	movs	r3, #2
 8001fdc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001fe0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001fe4:	fa93 f3a3 	rbit	r3, r3
 8001fe8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001fec:	4bc8      	ldr	r3, [pc, #800]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 8001fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff0:	2202      	movs	r2, #2
 8001ff2:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001ff6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001ffa:	fa92 f2a2 	rbit	r2, r2
 8001ffe:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002002:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002006:	fab2 f282 	clz	r2, r2
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	f042 0220 	orr.w	r2, r2, #32
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	f002 021f 	and.w	r2, r2, #31
 8002016:	2101      	movs	r1, #1
 8002018:	fa01 f202 	lsl.w	r2, r1, r2
 800201c:	4013      	ands	r3, r2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d1ad      	bne.n	8001f7e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002022:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002026:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0308 	and.w	r3, r3, #8
 8002032:	2b00      	cmp	r3, #0
 8002034:	f000 8110 	beq.w	8002258 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002038:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800203c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d079      	beq.n	800213c <HAL_RCC_OscConfig+0x760>
 8002048:	2301      	movs	r3, #1
 800204a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002052:	fa93 f3a3 	rbit	r3, r3
 8002056:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800205a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800205e:	fab3 f383 	clz	r3, r3
 8002062:	b2db      	uxtb	r3, r3
 8002064:	461a      	mov	r2, r3
 8002066:	4bab      	ldr	r3, [pc, #684]	@ (8002314 <HAL_RCC_OscConfig+0x938>)
 8002068:	4413      	add	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	461a      	mov	r2, r3
 800206e:	2301      	movs	r3, #1
 8002070:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002072:	f7fe fb9d 	bl	80007b0 <HAL_GetTick>
 8002076:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207a:	e00a      	b.n	8002092 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800207c:	f7fe fb98 	bl	80007b0 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002086:	1ad3      	subs	r3, r2, r3
 8002088:	2b02      	cmp	r3, #2
 800208a:	d902      	bls.n	8002092 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	f000 bcdb 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>
 8002092:	2302      	movs	r3, #2
 8002094:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002098:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800209c:	fa93 f3a3 	rbit	r3, r3
 80020a0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80020a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80020ac:	2202      	movs	r2, #2
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020b4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	fa93 f2a3 	rbit	r2, r3
 80020be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020c2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80020d0:	2202      	movs	r2, #2
 80020d2:	601a      	str	r2, [r3, #0]
 80020d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	fa93 f2a3 	rbit	r2, r3
 80020e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020e6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80020ea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ec:	4b88      	ldr	r3, [pc, #544]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 80020ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020f4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80020f8:	2102      	movs	r1, #2
 80020fa:	6019      	str	r1, [r3, #0]
 80020fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002100:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	fa93 f1a3 	rbit	r1, r3
 800210a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800210e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002112:	6019      	str	r1, [r3, #0]
  return result;
 8002114:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002118:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	fab3 f383 	clz	r3, r3
 8002122:	b2db      	uxtb	r3, r3
 8002124:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002128:	b2db      	uxtb	r3, r3
 800212a:	f003 031f 	and.w	r3, r3, #31
 800212e:	2101      	movs	r1, #1
 8002130:	fa01 f303 	lsl.w	r3, r1, r3
 8002134:	4013      	ands	r3, r2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0a0      	beq.n	800207c <HAL_RCC_OscConfig+0x6a0>
 800213a:	e08d      	b.n	8002258 <HAL_RCC_OscConfig+0x87c>
 800213c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002140:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002144:	2201      	movs	r2, #1
 8002146:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002148:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800214c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	fa93 f2a3 	rbit	r2, r3
 8002156:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800215a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800215e:	601a      	str	r2, [r3, #0]
  return result;
 8002160:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002164:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002168:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800216a:	fab3 f383 	clz	r3, r3
 800216e:	b2db      	uxtb	r3, r3
 8002170:	461a      	mov	r2, r3
 8002172:	4b68      	ldr	r3, [pc, #416]	@ (8002314 <HAL_RCC_OscConfig+0x938>)
 8002174:	4413      	add	r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	461a      	mov	r2, r3
 800217a:	2300      	movs	r3, #0
 800217c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800217e:	f7fe fb17 	bl	80007b0 <HAL_GetTick>
 8002182:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002186:	e00a      	b.n	800219e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002188:	f7fe fb12 	bl	80007b0 <HAL_GetTick>
 800218c:	4602      	mov	r2, r0
 800218e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d902      	bls.n	800219e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	f000 bc55 	b.w	8002a48 <HAL_RCC_OscConfig+0x106c>
 800219e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021a2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80021a6:	2202      	movs	r2, #2
 80021a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ae:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	fa93 f2a3 	rbit	r2, r3
 80021b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021bc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80021ca:	2202      	movs	r2, #2
 80021cc:	601a      	str	r2, [r3, #0]
 80021ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021d2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	fa93 f2a3 	rbit	r2, r3
 80021dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80021ee:	2202      	movs	r2, #2
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	fa93 f2a3 	rbit	r2, r3
 8002200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002204:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002208:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800220a:	4b41      	ldr	r3, [pc, #260]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 800220c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800220e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002212:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002216:	2102      	movs	r1, #2
 8002218:	6019      	str	r1, [r3, #0]
 800221a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800221e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	fa93 f1a3 	rbit	r1, r3
 8002228:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800222c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002230:	6019      	str	r1, [r3, #0]
  return result;
 8002232:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002236:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	fab3 f383 	clz	r3, r3
 8002240:	b2db      	uxtb	r3, r3
 8002242:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002246:	b2db      	uxtb	r3, r3
 8002248:	f003 031f 	and.w	r3, r3, #31
 800224c:	2101      	movs	r1, #1
 800224e:	fa01 f303 	lsl.w	r3, r1, r3
 8002252:	4013      	ands	r3, r2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d197      	bne.n	8002188 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002258:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800225c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0304 	and.w	r3, r3, #4
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 81a1 	beq.w	80025b0 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800226e:	2300      	movs	r3, #0
 8002270:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002274:	4b26      	ldr	r3, [pc, #152]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d116      	bne.n	80022ae <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002280:	4b23      	ldr	r3, [pc, #140]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 8002282:	69db      	ldr	r3, [r3, #28]
 8002284:	4a22      	ldr	r2, [pc, #136]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 8002286:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800228a:	61d3      	str	r3, [r2, #28]
 800228c:	4b20      	ldr	r3, [pc, #128]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 800228e:	69db      	ldr	r3, [r3, #28]
 8002290:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002294:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002298:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022a2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80022a6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80022a8:	2301      	movs	r3, #1
 80022aa:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002318 <HAL_RCC_OscConfig+0x93c>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d11a      	bne.n	80022f0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ba:	4b17      	ldr	r3, [pc, #92]	@ (8002318 <HAL_RCC_OscConfig+0x93c>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a16      	ldr	r2, [pc, #88]	@ (8002318 <HAL_RCC_OscConfig+0x93c>)
 80022c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022c4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022c6:	f7fe fa73 	bl	80007b0 <HAL_GetTick>
 80022ca:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ce:	e009      	b.n	80022e4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022d0:	f7fe fa6e 	bl	80007b0 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b64      	cmp	r3, #100	@ 0x64
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e3b1      	b.n	8002a48 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002318 <HAL_RCC_OscConfig+0x93c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d0ef      	beq.n	80022d0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d10d      	bne.n	800231c <HAL_RCC_OscConfig+0x940>
 8002300:	4b03      	ldr	r3, [pc, #12]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 8002302:	6a1b      	ldr	r3, [r3, #32]
 8002304:	4a02      	ldr	r2, [pc, #8]	@ (8002310 <HAL_RCC_OscConfig+0x934>)
 8002306:	f043 0301 	orr.w	r3, r3, #1
 800230a:	6213      	str	r3, [r2, #32]
 800230c:	e03c      	b.n	8002388 <HAL_RCC_OscConfig+0x9ac>
 800230e:	bf00      	nop
 8002310:	40021000 	.word	0x40021000
 8002314:	10908120 	.word	0x10908120
 8002318:	40007000 	.word	0x40007000
 800231c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002320:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d10c      	bne.n	8002346 <HAL_RCC_OscConfig+0x96a>
 800232c:	4bc1      	ldr	r3, [pc, #772]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 800232e:	6a1b      	ldr	r3, [r3, #32]
 8002330:	4ac0      	ldr	r2, [pc, #768]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002332:	f023 0301 	bic.w	r3, r3, #1
 8002336:	6213      	str	r3, [r2, #32]
 8002338:	4bbe      	ldr	r3, [pc, #760]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	4abd      	ldr	r2, [pc, #756]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 800233e:	f023 0304 	bic.w	r3, r3, #4
 8002342:	6213      	str	r3, [r2, #32]
 8002344:	e020      	b.n	8002388 <HAL_RCC_OscConfig+0x9ac>
 8002346:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800234a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	2b05      	cmp	r3, #5
 8002354:	d10c      	bne.n	8002370 <HAL_RCC_OscConfig+0x994>
 8002356:	4bb7      	ldr	r3, [pc, #732]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	4ab6      	ldr	r2, [pc, #728]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 800235c:	f043 0304 	orr.w	r3, r3, #4
 8002360:	6213      	str	r3, [r2, #32]
 8002362:	4bb4      	ldr	r3, [pc, #720]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	4ab3      	ldr	r2, [pc, #716]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002368:	f043 0301 	orr.w	r3, r3, #1
 800236c:	6213      	str	r3, [r2, #32]
 800236e:	e00b      	b.n	8002388 <HAL_RCC_OscConfig+0x9ac>
 8002370:	4bb0      	ldr	r3, [pc, #704]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	4aaf      	ldr	r2, [pc, #700]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002376:	f023 0301 	bic.w	r3, r3, #1
 800237a:	6213      	str	r3, [r2, #32]
 800237c:	4bad      	ldr	r3, [pc, #692]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	4aac      	ldr	r2, [pc, #688]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002382:	f023 0304 	bic.w	r3, r3, #4
 8002386:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002388:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800238c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 8081 	beq.w	800249c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800239a:	f7fe fa09 	bl	80007b0 <HAL_GetTick>
 800239e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a2:	e00b      	b.n	80023bc <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023a4:	f7fe fa04 	bl	80007b0 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d901      	bls.n	80023bc <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80023b8:	2303      	movs	r3, #3
 80023ba:	e345      	b.n	8002a48 <HAL_RCC_OscConfig+0x106c>
 80023bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80023c4:	2202      	movs	r2, #2
 80023c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023cc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	fa93 f2a3 	rbit	r2, r3
 80023d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023da:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80023e8:	2202      	movs	r2, #2
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	fa93 f2a3 	rbit	r2, r3
 80023fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023fe:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002402:	601a      	str	r2, [r3, #0]
  return result;
 8002404:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002408:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800240c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800240e:	fab3 f383 	clz	r3, r3
 8002412:	b2db      	uxtb	r3, r3
 8002414:	095b      	lsrs	r3, r3, #5
 8002416:	b2db      	uxtb	r3, r3
 8002418:	f043 0302 	orr.w	r3, r3, #2
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b02      	cmp	r3, #2
 8002420:	d102      	bne.n	8002428 <HAL_RCC_OscConfig+0xa4c>
 8002422:	4b84      	ldr	r3, [pc, #528]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002424:	6a1b      	ldr	r3, [r3, #32]
 8002426:	e013      	b.n	8002450 <HAL_RCC_OscConfig+0xa74>
 8002428:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800242c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002430:	2202      	movs	r2, #2
 8002432:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002434:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002438:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	fa93 f2a3 	rbit	r2, r3
 8002442:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002446:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800244a:	601a      	str	r2, [r3, #0]
 800244c:	4b79      	ldr	r3, [pc, #484]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 800244e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002450:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002454:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002458:	2102      	movs	r1, #2
 800245a:	6011      	str	r1, [r2, #0]
 800245c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002460:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002464:	6812      	ldr	r2, [r2, #0]
 8002466:	fa92 f1a2 	rbit	r1, r2
 800246a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800246e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002472:	6011      	str	r1, [r2, #0]
  return result;
 8002474:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002478:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800247c:	6812      	ldr	r2, [r2, #0]
 800247e:	fab2 f282 	clz	r2, r2
 8002482:	b2d2      	uxtb	r2, r2
 8002484:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002488:	b2d2      	uxtb	r2, r2
 800248a:	f002 021f 	and.w	r2, r2, #31
 800248e:	2101      	movs	r1, #1
 8002490:	fa01 f202 	lsl.w	r2, r1, r2
 8002494:	4013      	ands	r3, r2
 8002496:	2b00      	cmp	r3, #0
 8002498:	d084      	beq.n	80023a4 <HAL_RCC_OscConfig+0x9c8>
 800249a:	e07f      	b.n	800259c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800249c:	f7fe f988 	bl	80007b0 <HAL_GetTick>
 80024a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024a4:	e00b      	b.n	80024be <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024a6:	f7fe f983 	bl	80007b0 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e2c4      	b.n	8002a48 <HAL_RCC_OscConfig+0x106c>
 80024be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80024c6:	2202      	movs	r2, #2
 80024c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ce:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	fa93 f2a3 	rbit	r2, r3
 80024d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024dc:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80024e0:	601a      	str	r2, [r3, #0]
 80024e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024e6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80024ea:	2202      	movs	r2, #2
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024f2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	fa93 f2a3 	rbit	r2, r3
 80024fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002500:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002504:	601a      	str	r2, [r3, #0]
  return result;
 8002506:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800250a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800250e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002510:	fab3 f383 	clz	r3, r3
 8002514:	b2db      	uxtb	r3, r3
 8002516:	095b      	lsrs	r3, r3, #5
 8002518:	b2db      	uxtb	r3, r3
 800251a:	f043 0302 	orr.w	r3, r3, #2
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d102      	bne.n	800252a <HAL_RCC_OscConfig+0xb4e>
 8002524:	4b43      	ldr	r3, [pc, #268]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	e013      	b.n	8002552 <HAL_RCC_OscConfig+0xb76>
 800252a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800252e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002532:	2202      	movs	r2, #2
 8002534:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002536:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800253a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	fa93 f2a3 	rbit	r2, r3
 8002544:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002548:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	4b39      	ldr	r3, [pc, #228]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002556:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800255a:	2102      	movs	r1, #2
 800255c:	6011      	str	r1, [r2, #0]
 800255e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002562:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	fa92 f1a2 	rbit	r1, r2
 800256c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002570:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002574:	6011      	str	r1, [r2, #0]
  return result;
 8002576:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800257a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800257e:	6812      	ldr	r2, [r2, #0]
 8002580:	fab2 f282 	clz	r2, r2
 8002584:	b2d2      	uxtb	r2, r2
 8002586:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800258a:	b2d2      	uxtb	r2, r2
 800258c:	f002 021f 	and.w	r2, r2, #31
 8002590:	2101      	movs	r1, #1
 8002592:	fa01 f202 	lsl.w	r2, r1, r2
 8002596:	4013      	ands	r3, r2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d184      	bne.n	80024a6 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800259c:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d105      	bne.n	80025b0 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025a4:	4b23      	ldr	r3, [pc, #140]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	4a22      	ldr	r2, [pc, #136]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 80025aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025ae:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	69db      	ldr	r3, [r3, #28]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 8242 	beq.w	8002a46 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002634 <HAL_RCC_OscConfig+0xc58>)
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f003 030c 	and.w	r3, r3, #12
 80025ca:	2b08      	cmp	r3, #8
 80025cc:	f000 8213 	beq.w	80029f6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	69db      	ldr	r3, [r3, #28]
 80025dc:	2b02      	cmp	r3, #2
 80025de:	f040 8162 	bne.w	80028a6 <HAL_RCC_OscConfig+0xeca>
 80025e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80025ea:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80025ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	fa93 f2a3 	rbit	r2, r3
 80025fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002602:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002606:	601a      	str	r2, [r3, #0]
  return result;
 8002608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800260c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002610:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002612:	fab3 f383 	clz	r3, r3
 8002616:	b2db      	uxtb	r3, r3
 8002618:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800261c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	461a      	mov	r2, r3
 8002624:	2300      	movs	r3, #0
 8002626:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002628:	f7fe f8c2 	bl	80007b0 <HAL_GetTick>
 800262c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002630:	e00c      	b.n	800264c <HAL_RCC_OscConfig+0xc70>
 8002632:	bf00      	nop
 8002634:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002638:	f7fe f8ba 	bl	80007b0 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002642:	1ad3      	subs	r3, r2, r3
 8002644:	2b02      	cmp	r3, #2
 8002646:	d901      	bls.n	800264c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e1fd      	b.n	8002a48 <HAL_RCC_OscConfig+0x106c>
 800264c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002650:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002654:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002658:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800265e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	fa93 f2a3 	rbit	r2, r3
 8002668:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800266c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002670:	601a      	str	r2, [r3, #0]
  return result;
 8002672:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002676:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800267a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800267c:	fab3 f383 	clz	r3, r3
 8002680:	b2db      	uxtb	r3, r3
 8002682:	095b      	lsrs	r3, r3, #5
 8002684:	b2db      	uxtb	r3, r3
 8002686:	f043 0301 	orr.w	r3, r3, #1
 800268a:	b2db      	uxtb	r3, r3
 800268c:	2b01      	cmp	r3, #1
 800268e:	d102      	bne.n	8002696 <HAL_RCC_OscConfig+0xcba>
 8002690:	4bb0      	ldr	r3, [pc, #704]	@ (8002954 <HAL_RCC_OscConfig+0xf78>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	e027      	b.n	80026e6 <HAL_RCC_OscConfig+0xd0a>
 8002696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800269a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800269e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	fa93 f2a3 	rbit	r2, r3
 80026b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b6:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80026ba:	601a      	str	r2, [r3, #0]
 80026bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026c0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80026c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ce:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	fa93 f2a3 	rbit	r2, r3
 80026d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026dc:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	4b9c      	ldr	r3, [pc, #624]	@ (8002954 <HAL_RCC_OscConfig+0xf78>)
 80026e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80026ea:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80026ee:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80026f2:	6011      	str	r1, [r2, #0]
 80026f4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80026f8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80026fc:	6812      	ldr	r2, [r2, #0]
 80026fe:	fa92 f1a2 	rbit	r1, r2
 8002702:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002706:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800270a:	6011      	str	r1, [r2, #0]
  return result;
 800270c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002710:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002714:	6812      	ldr	r2, [r2, #0]
 8002716:	fab2 f282 	clz	r2, r2
 800271a:	b2d2      	uxtb	r2, r2
 800271c:	f042 0220 	orr.w	r2, r2, #32
 8002720:	b2d2      	uxtb	r2, r2
 8002722:	f002 021f 	and.w	r2, r2, #31
 8002726:	2101      	movs	r1, #1
 8002728:	fa01 f202 	lsl.w	r2, r1, r2
 800272c:	4013      	ands	r3, r2
 800272e:	2b00      	cmp	r3, #0
 8002730:	d182      	bne.n	8002638 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002732:	4b88      	ldr	r3, [pc, #544]	@ (8002954 <HAL_RCC_OscConfig+0xf78>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800273a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800273e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800274a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	430b      	orrs	r3, r1
 8002754:	497f      	ldr	r1, [pc, #508]	@ (8002954 <HAL_RCC_OscConfig+0xf78>)
 8002756:	4313      	orrs	r3, r2
 8002758:	604b      	str	r3, [r1, #4]
 800275a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800275e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002762:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002766:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002768:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800276c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	fa93 f2a3 	rbit	r2, r3
 8002776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800277a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800277e:	601a      	str	r2, [r3, #0]
  return result;
 8002780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002784:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002788:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800278a:	fab3 f383 	clz	r3, r3
 800278e:	b2db      	uxtb	r3, r3
 8002790:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002794:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	461a      	mov	r2, r3
 800279c:	2301      	movs	r3, #1
 800279e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a0:	f7fe f806 	bl	80007b0 <HAL_GetTick>
 80027a4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027a8:	e009      	b.n	80027be <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027aa:	f7fe f801 	bl	80007b0 <HAL_GetTick>
 80027ae:	4602      	mov	r2, r0
 80027b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b02      	cmp	r3, #2
 80027b8:	d901      	bls.n	80027be <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e144      	b.n	8002a48 <HAL_RCC_OscConfig+0x106c>
 80027be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027c2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80027c6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80027ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	fa93 f2a3 	rbit	r2, r3
 80027da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027de:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80027e2:	601a      	str	r2, [r3, #0]
  return result;
 80027e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80027ec:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027ee:	fab3 f383 	clz	r3, r3
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	095b      	lsrs	r3, r3, #5
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	b2db      	uxtb	r3, r3
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d102      	bne.n	8002808 <HAL_RCC_OscConfig+0xe2c>
 8002802:	4b54      	ldr	r3, [pc, #336]	@ (8002954 <HAL_RCC_OscConfig+0xf78>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	e027      	b.n	8002858 <HAL_RCC_OscConfig+0xe7c>
 8002808:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800280c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002810:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800281a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	fa93 f2a3 	rbit	r2, r3
 8002824:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002828:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002832:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002836:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002840:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	fa93 f2a3 	rbit	r2, r3
 800284a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800284e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	4b3f      	ldr	r3, [pc, #252]	@ (8002954 <HAL_RCC_OscConfig+0xf78>)
 8002856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002858:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800285c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002860:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002864:	6011      	str	r1, [r2, #0]
 8002866:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800286a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800286e:	6812      	ldr	r2, [r2, #0]
 8002870:	fa92 f1a2 	rbit	r1, r2
 8002874:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002878:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800287c:	6011      	str	r1, [r2, #0]
  return result;
 800287e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002882:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	fab2 f282 	clz	r2, r2
 800288c:	b2d2      	uxtb	r2, r2
 800288e:	f042 0220 	orr.w	r2, r2, #32
 8002892:	b2d2      	uxtb	r2, r2
 8002894:	f002 021f 	and.w	r2, r2, #31
 8002898:	2101      	movs	r1, #1
 800289a:	fa01 f202 	lsl.w	r2, r1, r2
 800289e:	4013      	ands	r3, r2
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d082      	beq.n	80027aa <HAL_RCC_OscConfig+0xdce>
 80028a4:	e0cf      	b.n	8002a46 <HAL_RCC_OscConfig+0x106a>
 80028a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028aa:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80028ae:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80028b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b8:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	fa93 f2a3 	rbit	r2, r3
 80028c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028c6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80028ca:	601a      	str	r2, [r3, #0]
  return result;
 80028cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028d0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80028d4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d6:	fab3 f383 	clz	r3, r3
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028e0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	461a      	mov	r2, r3
 80028e8:	2300      	movs	r3, #0
 80028ea:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ec:	f7fd ff60 	bl	80007b0 <HAL_GetTick>
 80028f0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028f4:	e009      	b.n	800290a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028f6:	f7fd ff5b 	bl	80007b0 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b02      	cmp	r3, #2
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e09e      	b.n	8002a48 <HAL_RCC_OscConfig+0x106c>
 800290a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800290e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002912:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002916:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800291c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	fa93 f2a3 	rbit	r2, r3
 8002926:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800292a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800292e:	601a      	str	r2, [r3, #0]
  return result;
 8002930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002934:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002938:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800293a:	fab3 f383 	clz	r3, r3
 800293e:	b2db      	uxtb	r3, r3
 8002940:	095b      	lsrs	r3, r3, #5
 8002942:	b2db      	uxtb	r3, r3
 8002944:	f043 0301 	orr.w	r3, r3, #1
 8002948:	b2db      	uxtb	r3, r3
 800294a:	2b01      	cmp	r3, #1
 800294c:	d104      	bne.n	8002958 <HAL_RCC_OscConfig+0xf7c>
 800294e:	4b01      	ldr	r3, [pc, #4]	@ (8002954 <HAL_RCC_OscConfig+0xf78>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	e029      	b.n	80029a8 <HAL_RCC_OscConfig+0xfcc>
 8002954:	40021000 	.word	0x40021000
 8002958:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002960:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002964:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002966:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800296a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	fa93 f2a3 	rbit	r2, r3
 8002974:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002978:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002982:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002986:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800298a:	601a      	str	r2, [r3, #0]
 800298c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002990:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	fa93 f2a3 	rbit	r2, r3
 800299a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800299e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002a54 <HAL_RCC_OscConfig+0x1078>)
 80029a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029ac:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80029b0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80029b4:	6011      	str	r1, [r2, #0]
 80029b6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029ba:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80029be:	6812      	ldr	r2, [r2, #0]
 80029c0:	fa92 f1a2 	rbit	r1, r2
 80029c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029c8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80029cc:	6011      	str	r1, [r2, #0]
  return result;
 80029ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029d2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	fab2 f282 	clz	r2, r2
 80029dc:	b2d2      	uxtb	r2, r2
 80029de:	f042 0220 	orr.w	r2, r2, #32
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	f002 021f 	and.w	r2, r2, #31
 80029e8:	2101      	movs	r1, #1
 80029ea:	fa01 f202 	lsl.w	r2, r1, r2
 80029ee:	4013      	ands	r3, r2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d180      	bne.n	80028f6 <HAL_RCC_OscConfig+0xf1a>
 80029f4:	e027      	b.n	8002a46 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d101      	bne.n	8002a0a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e01e      	b.n	8002a48 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a0a:	4b12      	ldr	r3, [pc, #72]	@ (8002a54 <HAL_RCC_OscConfig+0x1078>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a12:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002a16:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d10b      	bne.n	8002a42 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002a2a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002a2e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002a32:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a36:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d001      	beq.n	8002a46 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e000      	b.n	8002a48 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002a46:	2300      	movs	r3, #0
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40021000 	.word	0x40021000

08002a58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b09e      	sub	sp, #120	@ 0x78
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e162      	b.n	8002d36 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a70:	4b90      	ldr	r3, [pc, #576]	@ (8002cb4 <HAL_RCC_ClockConfig+0x25c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0307 	and.w	r3, r3, #7
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	d910      	bls.n	8002aa0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a7e:	4b8d      	ldr	r3, [pc, #564]	@ (8002cb4 <HAL_RCC_ClockConfig+0x25c>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f023 0207 	bic.w	r2, r3, #7
 8002a86:	498b      	ldr	r1, [pc, #556]	@ (8002cb4 <HAL_RCC_ClockConfig+0x25c>)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a8e:	4b89      	ldr	r3, [pc, #548]	@ (8002cb4 <HAL_RCC_ClockConfig+0x25c>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	683a      	ldr	r2, [r7, #0]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d001      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e14a      	b.n	8002d36 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0302 	and.w	r3, r3, #2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d008      	beq.n	8002abe <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002aac:	4b82      	ldr	r3, [pc, #520]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	497f      	ldr	r1, [pc, #508]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002aba:	4313      	orrs	r3, r2
 8002abc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f000 80dc 	beq.w	8002c84 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d13c      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xf6>
 8002ad4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ad8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ada:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002adc:	fa93 f3a3 	rbit	r3, r3
 8002ae0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002ae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ae4:	fab3 f383 	clz	r3, r3
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	095b      	lsrs	r3, r3, #5
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	f043 0301 	orr.w	r3, r3, #1
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d102      	bne.n	8002afe <HAL_RCC_ClockConfig+0xa6>
 8002af8:	4b6f      	ldr	r3, [pc, #444]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	e00f      	b.n	8002b1e <HAL_RCC_ClockConfig+0xc6>
 8002afe:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b02:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b04:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	667b      	str	r3, [r7, #100]	@ 0x64
 8002b0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b10:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b14:	fa93 f3a3 	rbit	r3, r3
 8002b18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002b1a:	4b67      	ldr	r3, [pc, #412]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002b22:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002b24:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b26:	fa92 f2a2 	rbit	r2, r2
 8002b2a:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002b2c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002b2e:	fab2 f282 	clz	r2, r2
 8002b32:	b2d2      	uxtb	r2, r2
 8002b34:	f042 0220 	orr.w	r2, r2, #32
 8002b38:	b2d2      	uxtb	r2, r2
 8002b3a:	f002 021f 	and.w	r2, r2, #31
 8002b3e:	2101      	movs	r1, #1
 8002b40:	fa01 f202 	lsl.w	r2, r1, r2
 8002b44:	4013      	ands	r3, r2
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d17b      	bne.n	8002c42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e0f3      	b.n	8002d36 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d13c      	bne.n	8002bd0 <HAL_RCC_ClockConfig+0x178>
 8002b56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b5a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b5e:	fa93 f3a3 	rbit	r3, r3
 8002b62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002b64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b66:	fab3 f383 	clz	r3, r3
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	095b      	lsrs	r3, r3, #5
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	f043 0301 	orr.w	r3, r3, #1
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d102      	bne.n	8002b80 <HAL_RCC_ClockConfig+0x128>
 8002b7a:	4b4f      	ldr	r3, [pc, #316]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	e00f      	b.n	8002ba0 <HAL_RCC_ClockConfig+0x148>
 8002b80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b84:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b88:	fa93 f3a3 	rbit	r3, r3
 8002b8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b92:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b96:	fa93 f3a3 	rbit	r3, r3
 8002b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b9c:	4b46      	ldr	r3, [pc, #280]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ba4:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002ba6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002ba8:	fa92 f2a2 	rbit	r2, r2
 8002bac:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002bae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002bb0:	fab2 f282 	clz	r2, r2
 8002bb4:	b2d2      	uxtb	r2, r2
 8002bb6:	f042 0220 	orr.w	r2, r2, #32
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	f002 021f 	and.w	r2, r2, #31
 8002bc0:	2101      	movs	r1, #1
 8002bc2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d13a      	bne.n	8002c42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e0b2      	b.n	8002d36 <HAL_RCC_ClockConfig+0x2de>
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bd6:	fa93 f3a3 	rbit	r3, r3
 8002bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bde:	fab3 f383 	clz	r3, r3
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	095b      	lsrs	r3, r3, #5
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	f043 0301 	orr.w	r3, r3, #1
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d102      	bne.n	8002bf8 <HAL_RCC_ClockConfig+0x1a0>
 8002bf2:	4b31      	ldr	r3, [pc, #196]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	e00d      	b.n	8002c14 <HAL_RCC_ClockConfig+0x1bc>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bfe:	fa93 f3a3 	rbit	r3, r3
 8002c02:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c04:	2302      	movs	r3, #2
 8002c06:	623b      	str	r3, [r7, #32]
 8002c08:	6a3b      	ldr	r3, [r7, #32]
 8002c0a:	fa93 f3a3 	rbit	r3, r3
 8002c0e:	61fb      	str	r3, [r7, #28]
 8002c10:	4b29      	ldr	r3, [pc, #164]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c14:	2202      	movs	r2, #2
 8002c16:	61ba      	str	r2, [r7, #24]
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	fa92 f2a2 	rbit	r2, r2
 8002c1e:	617a      	str	r2, [r7, #20]
  return result;
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	fab2 f282 	clz	r2, r2
 8002c26:	b2d2      	uxtb	r2, r2
 8002c28:	f042 0220 	orr.w	r2, r2, #32
 8002c2c:	b2d2      	uxtb	r2, r2
 8002c2e:	f002 021f 	and.w	r2, r2, #31
 8002c32:	2101      	movs	r1, #1
 8002c34:	fa01 f202 	lsl.w	r2, r1, r2
 8002c38:	4013      	ands	r3, r2
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e079      	b.n	8002d36 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c42:	4b1d      	ldr	r3, [pc, #116]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f023 0203 	bic.w	r2, r3, #3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	491a      	ldr	r1, [pc, #104]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c54:	f7fd fdac 	bl	80007b0 <HAL_GetTick>
 8002c58:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c5a:	e00a      	b.n	8002c72 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c5c:	f7fd fda8 	bl	80007b0 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e061      	b.n	8002d36 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c72:	4b11      	ldr	r3, [pc, #68]	@ (8002cb8 <HAL_RCC_ClockConfig+0x260>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f003 020c 	and.w	r2, r3, #12
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d1eb      	bne.n	8002c5c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c84:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb4 <HAL_RCC_ClockConfig+0x25c>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0307 	and.w	r3, r3, #7
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d214      	bcs.n	8002cbc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c92:	4b08      	ldr	r3, [pc, #32]	@ (8002cb4 <HAL_RCC_ClockConfig+0x25c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 0207 	bic.w	r2, r3, #7
 8002c9a:	4906      	ldr	r1, [pc, #24]	@ (8002cb4 <HAL_RCC_ClockConfig+0x25c>)
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ca2:	4b04      	ldr	r3, [pc, #16]	@ (8002cb4 <HAL_RCC_ClockConfig+0x25c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0307 	and.w	r3, r3, #7
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d005      	beq.n	8002cbc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e040      	b.n	8002d36 <HAL_RCC_ClockConfig+0x2de>
 8002cb4:	40022000 	.word	0x40022000
 8002cb8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d008      	beq.n	8002cda <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d40 <HAL_RCC_ClockConfig+0x2e8>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	491a      	ldr	r1, [pc, #104]	@ (8002d40 <HAL_RCC_ClockConfig+0x2e8>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0308 	and.w	r3, r3, #8
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d009      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ce6:	4b16      	ldr	r3, [pc, #88]	@ (8002d40 <HAL_RCC_ClockConfig+0x2e8>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	691b      	ldr	r3, [r3, #16]
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	4912      	ldr	r1, [pc, #72]	@ (8002d40 <HAL_RCC_ClockConfig+0x2e8>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002cfa:	f000 f829 	bl	8002d50 <HAL_RCC_GetSysClockFreq>
 8002cfe:	4601      	mov	r1, r0
 8002d00:	4b0f      	ldr	r3, [pc, #60]	@ (8002d40 <HAL_RCC_ClockConfig+0x2e8>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d08:	22f0      	movs	r2, #240	@ 0xf0
 8002d0a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d0c:	693a      	ldr	r2, [r7, #16]
 8002d0e:	fa92 f2a2 	rbit	r2, r2
 8002d12:	60fa      	str	r2, [r7, #12]
  return result;
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	fab2 f282 	clz	r2, r2
 8002d1a:	b2d2      	uxtb	r2, r2
 8002d1c:	40d3      	lsrs	r3, r2
 8002d1e:	4a09      	ldr	r2, [pc, #36]	@ (8002d44 <HAL_RCC_ClockConfig+0x2ec>)
 8002d20:	5cd3      	ldrb	r3, [r2, r3]
 8002d22:	fa21 f303 	lsr.w	r3, r1, r3
 8002d26:	4a08      	ldr	r2, [pc, #32]	@ (8002d48 <HAL_RCC_ClockConfig+0x2f0>)
 8002d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002d2a:	4b08      	ldr	r3, [pc, #32]	@ (8002d4c <HAL_RCC_ClockConfig+0x2f4>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f7fd fcfa 	bl	8000728 <HAL_InitTick>
  
  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3778      	adds	r7, #120	@ 0x78
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	40021000 	.word	0x40021000
 8002d44:	08003648 	.word	0x08003648
 8002d48:	20000000 	.word	0x20000000
 8002d4c:	20000004 	.word	0x20000004

08002d50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b087      	sub	sp, #28
 8002d54:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	60fb      	str	r3, [r7, #12]
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	60bb      	str	r3, [r7, #8]
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	2300      	movs	r3, #0
 8002d64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002d6a:	4b1e      	ldr	r3, [pc, #120]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	f003 030c 	and.w	r3, r3, #12
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	d002      	beq.n	8002d80 <HAL_RCC_GetSysClockFreq+0x30>
 8002d7a:	2b08      	cmp	r3, #8
 8002d7c:	d003      	beq.n	8002d86 <HAL_RCC_GetSysClockFreq+0x36>
 8002d7e:	e026      	b.n	8002dce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002d80:	4b19      	ldr	r3, [pc, #100]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002d82:	613b      	str	r3, [r7, #16]
      break;
 8002d84:	e026      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	0c9b      	lsrs	r3, r3, #18
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	4a17      	ldr	r2, [pc, #92]	@ (8002dec <HAL_RCC_GetSysClockFreq+0x9c>)
 8002d90:	5cd3      	ldrb	r3, [r2, r3]
 8002d92:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002d94:	4b13      	ldr	r3, [pc, #76]	@ (8002de4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d98:	f003 030f 	and.w	r3, r3, #15
 8002d9c:	4a14      	ldr	r2, [pc, #80]	@ (8002df0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002d9e:	5cd3      	ldrb	r3, [r2, r3]
 8002da0:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d008      	beq.n	8002dbe <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002dac:	4a0e      	ldr	r2, [pc, #56]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	fbb2 f2f3 	udiv	r2, r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	fb02 f303 	mul.w	r3, r2, r3
 8002dba:	617b      	str	r3, [r7, #20]
 8002dbc:	e004      	b.n	8002dc8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	4a0c      	ldr	r2, [pc, #48]	@ (8002df4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002dc2:	fb02 f303 	mul.w	r3, r2, r3
 8002dc6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	613b      	str	r3, [r7, #16]
      break;
 8002dcc:	e002      	b.n	8002dd4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002dce:	4b06      	ldr	r3, [pc, #24]	@ (8002de8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002dd0:	613b      	str	r3, [r7, #16]
      break;
 8002dd2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dd4:	693b      	ldr	r3, [r7, #16]
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	371c      	adds	r7, #28
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	40021000 	.word	0x40021000
 8002de8:	007a1200 	.word	0x007a1200
 8002dec:	08003660 	.word	0x08003660
 8002df0:	08003670 	.word	0x08003670
 8002df4:	003d0900 	.word	0x003d0900

08002df8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002dfc:	4b03      	ldr	r3, [pc, #12]	@ (8002e0c <HAL_RCC_GetHCLKFreq+0x14>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	20000000 	.word	0x20000000

08002e10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002e16:	f7ff ffef 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e1a:	4601      	mov	r1, r0
 8002e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e4c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002e24:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002e28:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	fa92 f2a2 	rbit	r2, r2
 8002e30:	603a      	str	r2, [r7, #0]
  return result;
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	fab2 f282 	clz	r2, r2
 8002e38:	b2d2      	uxtb	r2, r2
 8002e3a:	40d3      	lsrs	r3, r2
 8002e3c:	4a04      	ldr	r2, [pc, #16]	@ (8002e50 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002e3e:	5cd3      	ldrb	r3, [r2, r3]
 8002e40:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002e44:	4618      	mov	r0, r3
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	40021000 	.word	0x40021000
 8002e50:	08003658 	.word	0x08003658

08002e54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002e5a:	f7ff ffcd 	bl	8002df8 <HAL_RCC_GetHCLKFreq>
 8002e5e:	4601      	mov	r1, r0
 8002e60:	4b0b      	ldr	r3, [pc, #44]	@ (8002e90 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002e68:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002e6c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	fa92 f2a2 	rbit	r2, r2
 8002e74:	603a      	str	r2, [r7, #0]
  return result;
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	fab2 f282 	clz	r2, r2
 8002e7c:	b2d2      	uxtb	r2, r2
 8002e7e:	40d3      	lsrs	r3, r2
 8002e80:	4a04      	ldr	r2, [pc, #16]	@ (8002e94 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002e82:	5cd3      	ldrb	r3, [r2, r3]
 8002e84:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40021000 	.word	0x40021000
 8002e94:	08003658 	.word	0x08003658

08002e98 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b082      	sub	sp, #8
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e040      	b.n	8002f2c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d106      	bne.n	8002ec0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7fd fb64 	bl	8000588 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2224      	movs	r2, #36	@ 0x24
 8002ec4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 0201 	bic.w	r2, r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d002      	beq.n	8002ee4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f95e 	bl	80031a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f825 	bl	8002f34 <UART_SetConfig>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d101      	bne.n	8002ef4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e01b      	b.n	8002f2c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689a      	ldr	r2, [r3, #8]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f042 0201 	orr.w	r2, r2, #1
 8002f22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002f24:	6878      	ldr	r0, [r7, #4]
 8002f26:	f000 f9dd 	bl	80032e4 <UART_CheckIdleState>
 8002f2a:	4603      	mov	r3, r0
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b088      	sub	sp, #32
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	691b      	ldr	r3, [r3, #16]
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	69db      	ldr	r3, [r3, #28]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	4b8a      	ldr	r3, [pc, #552]	@ (8003188 <UART_SetConfig+0x254>)
 8002f60:	4013      	ands	r3, r2
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	6812      	ldr	r2, [r2, #0]
 8002f66:	6979      	ldr	r1, [r7, #20]
 8002f68:	430b      	orrs	r3, r1
 8002f6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68da      	ldr	r2, [r3, #12]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	699b      	ldr	r3, [r3, #24]
 8002f86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	697a      	ldr	r2, [r7, #20]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	697a      	ldr	r2, [r7, #20]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a78      	ldr	r2, [pc, #480]	@ (800318c <UART_SetConfig+0x258>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d120      	bne.n	8002ff2 <UART_SetConfig+0xbe>
 8002fb0:	4b77      	ldr	r3, [pc, #476]	@ (8003190 <UART_SetConfig+0x25c>)
 8002fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb4:	f003 0303 	and.w	r3, r3, #3
 8002fb8:	2b03      	cmp	r3, #3
 8002fba:	d817      	bhi.n	8002fec <UART_SetConfig+0xb8>
 8002fbc:	a201      	add	r2, pc, #4	@ (adr r2, 8002fc4 <UART_SetConfig+0x90>)
 8002fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fc2:	bf00      	nop
 8002fc4:	08002fd5 	.word	0x08002fd5
 8002fc8:	08002fe1 	.word	0x08002fe1
 8002fcc:	08002fe7 	.word	0x08002fe7
 8002fd0:	08002fdb 	.word	0x08002fdb
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	77fb      	strb	r3, [r7, #31]
 8002fd8:	e01d      	b.n	8003016 <UART_SetConfig+0xe2>
 8002fda:	2302      	movs	r3, #2
 8002fdc:	77fb      	strb	r3, [r7, #31]
 8002fde:	e01a      	b.n	8003016 <UART_SetConfig+0xe2>
 8002fe0:	2304      	movs	r3, #4
 8002fe2:	77fb      	strb	r3, [r7, #31]
 8002fe4:	e017      	b.n	8003016 <UART_SetConfig+0xe2>
 8002fe6:	2308      	movs	r3, #8
 8002fe8:	77fb      	strb	r3, [r7, #31]
 8002fea:	e014      	b.n	8003016 <UART_SetConfig+0xe2>
 8002fec:	2310      	movs	r3, #16
 8002fee:	77fb      	strb	r3, [r7, #31]
 8002ff0:	e011      	b.n	8003016 <UART_SetConfig+0xe2>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a67      	ldr	r2, [pc, #412]	@ (8003194 <UART_SetConfig+0x260>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d102      	bne.n	8003002 <UART_SetConfig+0xce>
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	77fb      	strb	r3, [r7, #31]
 8003000:	e009      	b.n	8003016 <UART_SetConfig+0xe2>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a64      	ldr	r2, [pc, #400]	@ (8003198 <UART_SetConfig+0x264>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d102      	bne.n	8003012 <UART_SetConfig+0xde>
 800300c:	2300      	movs	r3, #0
 800300e:	77fb      	strb	r3, [r7, #31]
 8003010:	e001      	b.n	8003016 <UART_SetConfig+0xe2>
 8003012:	2310      	movs	r3, #16
 8003014:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	69db      	ldr	r3, [r3, #28]
 800301a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800301e:	d15a      	bne.n	80030d6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003020:	7ffb      	ldrb	r3, [r7, #31]
 8003022:	2b08      	cmp	r3, #8
 8003024:	d827      	bhi.n	8003076 <UART_SetConfig+0x142>
 8003026:	a201      	add	r2, pc, #4	@ (adr r2, 800302c <UART_SetConfig+0xf8>)
 8003028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800302c:	08003051 	.word	0x08003051
 8003030:	08003059 	.word	0x08003059
 8003034:	08003061 	.word	0x08003061
 8003038:	08003077 	.word	0x08003077
 800303c:	08003067 	.word	0x08003067
 8003040:	08003077 	.word	0x08003077
 8003044:	08003077 	.word	0x08003077
 8003048:	08003077 	.word	0x08003077
 800304c:	0800306f 	.word	0x0800306f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003050:	f7ff fede 	bl	8002e10 <HAL_RCC_GetPCLK1Freq>
 8003054:	61b8      	str	r0, [r7, #24]
        break;
 8003056:	e013      	b.n	8003080 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003058:	f7ff fefc 	bl	8002e54 <HAL_RCC_GetPCLK2Freq>
 800305c:	61b8      	str	r0, [r7, #24]
        break;
 800305e:	e00f      	b.n	8003080 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003060:	4b4e      	ldr	r3, [pc, #312]	@ (800319c <UART_SetConfig+0x268>)
 8003062:	61bb      	str	r3, [r7, #24]
        break;
 8003064:	e00c      	b.n	8003080 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003066:	f7ff fe73 	bl	8002d50 <HAL_RCC_GetSysClockFreq>
 800306a:	61b8      	str	r0, [r7, #24]
        break;
 800306c:	e008      	b.n	8003080 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800306e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003072:	61bb      	str	r3, [r7, #24]
        break;
 8003074:	e004      	b.n	8003080 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003076:	2300      	movs	r3, #0
 8003078:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	77bb      	strb	r3, [r7, #30]
        break;
 800307e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d074      	beq.n	8003170 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	005a      	lsls	r2, r3, #1
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	085b      	lsrs	r3, r3, #1
 8003090:	441a      	add	r2, r3
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	fbb2 f3f3 	udiv	r3, r2, r3
 800309a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	2b0f      	cmp	r3, #15
 80030a0:	d916      	bls.n	80030d0 <UART_SetConfig+0x19c>
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030a8:	d212      	bcs.n	80030d0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	f023 030f 	bic.w	r3, r3, #15
 80030b2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	085b      	lsrs	r3, r3, #1
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	f003 0307 	and.w	r3, r3, #7
 80030be:	b29a      	uxth	r2, r3
 80030c0:	89fb      	ldrh	r3, [r7, #14]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	89fa      	ldrh	r2, [r7, #14]
 80030cc:	60da      	str	r2, [r3, #12]
 80030ce:	e04f      	b.n	8003170 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	77bb      	strb	r3, [r7, #30]
 80030d4:	e04c      	b.n	8003170 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80030d6:	7ffb      	ldrb	r3, [r7, #31]
 80030d8:	2b08      	cmp	r3, #8
 80030da:	d828      	bhi.n	800312e <UART_SetConfig+0x1fa>
 80030dc:	a201      	add	r2, pc, #4	@ (adr r2, 80030e4 <UART_SetConfig+0x1b0>)
 80030de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e2:	bf00      	nop
 80030e4:	08003109 	.word	0x08003109
 80030e8:	08003111 	.word	0x08003111
 80030ec:	08003119 	.word	0x08003119
 80030f0:	0800312f 	.word	0x0800312f
 80030f4:	0800311f 	.word	0x0800311f
 80030f8:	0800312f 	.word	0x0800312f
 80030fc:	0800312f 	.word	0x0800312f
 8003100:	0800312f 	.word	0x0800312f
 8003104:	08003127 	.word	0x08003127
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003108:	f7ff fe82 	bl	8002e10 <HAL_RCC_GetPCLK1Freq>
 800310c:	61b8      	str	r0, [r7, #24]
        break;
 800310e:	e013      	b.n	8003138 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003110:	f7ff fea0 	bl	8002e54 <HAL_RCC_GetPCLK2Freq>
 8003114:	61b8      	str	r0, [r7, #24]
        break;
 8003116:	e00f      	b.n	8003138 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003118:	4b20      	ldr	r3, [pc, #128]	@ (800319c <UART_SetConfig+0x268>)
 800311a:	61bb      	str	r3, [r7, #24]
        break;
 800311c:	e00c      	b.n	8003138 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800311e:	f7ff fe17 	bl	8002d50 <HAL_RCC_GetSysClockFreq>
 8003122:	61b8      	str	r0, [r7, #24]
        break;
 8003124:	e008      	b.n	8003138 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003126:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800312a:	61bb      	str	r3, [r7, #24]
        break;
 800312c:	e004      	b.n	8003138 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800312e:	2300      	movs	r3, #0
 8003130:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	77bb      	strb	r3, [r7, #30]
        break;
 8003136:	bf00      	nop
    }

    if (pclk != 0U)
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d018      	beq.n	8003170 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	085a      	lsrs	r2, r3, #1
 8003144:	69bb      	ldr	r3, [r7, #24]
 8003146:	441a      	add	r2, r3
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003150:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	2b0f      	cmp	r3, #15
 8003156:	d909      	bls.n	800316c <UART_SetConfig+0x238>
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800315e:	d205      	bcs.n	800316c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	b29a      	uxth	r2, r3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	60da      	str	r2, [r3, #12]
 800316a:	e001      	b.n	8003170 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800317c:	7fbb      	ldrb	r3, [r7, #30]
}
 800317e:	4618      	mov	r0, r3
 8003180:	3720      	adds	r7, #32
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	efff69f3 	.word	0xefff69f3
 800318c:	40013800 	.word	0x40013800
 8003190:	40021000 	.word	0x40021000
 8003194:	40004400 	.word	0x40004400
 8003198:	40004800 	.word	0x40004800
 800319c:	007a1200 	.word	0x007a1200

080031a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ac:	f003 0308 	and.w	r3, r3, #8
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d00a      	beq.n	80031ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00a      	beq.n	80031ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00a      	beq.n	800320e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	430a      	orrs	r2, r1
 800320c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003212:	f003 0304 	and.w	r3, r3, #4
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00a      	beq.n	8003230 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003234:	f003 0310 	and.w	r3, r3, #16
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00a      	beq.n	8003252 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	430a      	orrs	r2, r1
 8003250:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003256:	f003 0320 	and.w	r3, r3, #32
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00a      	beq.n	8003274 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	430a      	orrs	r2, r1
 8003272:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800327c:	2b00      	cmp	r3, #0
 800327e:	d01a      	beq.n	80032b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	430a      	orrs	r2, r1
 8003294:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800329e:	d10a      	bne.n	80032b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	430a      	orrs	r2, r1
 80032b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d00a      	beq.n	80032d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	430a      	orrs	r2, r1
 80032d6:	605a      	str	r2, [r3, #4]
  }
}
 80032d8:	bf00      	nop
 80032da:	370c      	adds	r7, #12
 80032dc:	46bd      	mov	sp, r7
 80032de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e2:	4770      	bx	lr

080032e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b098      	sub	sp, #96	@ 0x60
 80032e8:	af02      	add	r7, sp, #8
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032f4:	f7fd fa5c 	bl	80007b0 <HAL_GetTick>
 80032f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0308 	and.w	r3, r3, #8
 8003304:	2b08      	cmp	r3, #8
 8003306:	d12e      	bne.n	8003366 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003308:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800330c:	9300      	str	r3, [sp, #0]
 800330e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003310:	2200      	movs	r2, #0
 8003312:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f88c 	bl	8003434 <UART_WaitOnFlagUntilTimeout>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d021      	beq.n	8003366 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800332a:	e853 3f00 	ldrex	r3, [r3]
 800332e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003332:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003336:	653b      	str	r3, [r7, #80]	@ 0x50
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	461a      	mov	r2, r3
 800333e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003340:	647b      	str	r3, [r7, #68]	@ 0x44
 8003342:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003344:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003346:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003348:	e841 2300 	strex	r3, r2, [r1]
 800334c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800334e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1e6      	bne.n	8003322 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2220      	movs	r2, #32
 8003358:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e062      	b.n	800342c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	2b04      	cmp	r3, #4
 8003372:	d149      	bne.n	8003408 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003374:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800337c:	2200      	movs	r2, #0
 800337e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f856 	bl	8003434 <UART_WaitOnFlagUntilTimeout>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d03c      	beq.n	8003408 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003396:	e853 3f00 	ldrex	r3, [r3]
 800339a:	623b      	str	r3, [r7, #32]
   return(result);
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	461a      	mov	r2, r3
 80033aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80033ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80033ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80033b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033b4:	e841 2300 	strex	r3, r2, [r1]
 80033b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80033ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1e6      	bne.n	800338e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	3308      	adds	r3, #8
 80033c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	e853 3f00 	ldrex	r3, [r3]
 80033ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f023 0301 	bic.w	r3, r3, #1
 80033d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	3308      	adds	r3, #8
 80033de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033e0:	61fa      	str	r2, [r7, #28]
 80033e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e4:	69b9      	ldr	r1, [r7, #24]
 80033e6:	69fa      	ldr	r2, [r7, #28]
 80033e8:	e841 2300 	strex	r3, r2, [r1]
 80033ec:	617b      	str	r3, [r7, #20]
   return(result);
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1e5      	bne.n	80033c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2220      	movs	r2, #32
 80033f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e011      	b.n	800342c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2220      	movs	r2, #32
 800340c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2220      	movs	r2, #32
 8003412:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3758      	adds	r7, #88	@ 0x58
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	4613      	mov	r3, r2
 8003442:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003444:	e04f      	b.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344c:	d04b      	beq.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800344e:	f7fd f9af 	bl	80007b0 <HAL_GetTick>
 8003452:	4602      	mov	r2, r0
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	1ad3      	subs	r3, r2, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	429a      	cmp	r2, r3
 800345c:	d302      	bcc.n	8003464 <UART_WaitOnFlagUntilTimeout+0x30>
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e04e      	b.n	8003506 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0304 	and.w	r3, r3, #4
 8003472:	2b00      	cmp	r3, #0
 8003474:	d037      	beq.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	2b80      	cmp	r3, #128	@ 0x80
 800347a:	d034      	beq.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b40      	cmp	r3, #64	@ 0x40
 8003480:	d031      	beq.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	69db      	ldr	r3, [r3, #28]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	2b08      	cmp	r3, #8
 800348e:	d110      	bne.n	80034b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2208      	movs	r2, #8
 8003496:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003498:	68f8      	ldr	r0, [r7, #12]
 800349a:	f000 f838 	bl	800350e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2208      	movs	r2, #8
 80034a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e029      	b.n	8003506 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80034bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034c0:	d111      	bne.n	80034e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80034ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f000 f81e 	bl	800350e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2220      	movs	r2, #32
 80034d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e00f      	b.n	8003506 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	69da      	ldr	r2, [r3, #28]
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	4013      	ands	r3, r2
 80034f0:	68ba      	ldr	r2, [r7, #8]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	bf0c      	ite	eq
 80034f6:	2301      	moveq	r3, #1
 80034f8:	2300      	movne	r3, #0
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	461a      	mov	r2, r3
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	429a      	cmp	r2, r3
 8003502:	d0a0      	beq.n	8003446 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800350e:	b480      	push	{r7}
 8003510:	b095      	sub	sp, #84	@ 0x54
 8003512:	af00      	add	r7, sp, #0
 8003514:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800351c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800351e:	e853 3f00 	ldrex	r3, [r3]
 8003522:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003526:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800352a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003534:	643b      	str	r3, [r7, #64]	@ 0x40
 8003536:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003538:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800353a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800353c:	e841 2300 	strex	r3, r2, [r1]
 8003540:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1e6      	bne.n	8003516 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3308      	adds	r3, #8
 800354e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	e853 3f00 	ldrex	r3, [r3]
 8003556:	61fb      	str	r3, [r7, #28]
   return(result);
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f023 0301 	bic.w	r3, r3, #1
 800355e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	3308      	adds	r3, #8
 8003566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003568:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800356a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800356e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003570:	e841 2300 	strex	r3, r2, [r1]
 8003574:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e5      	bne.n	8003548 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003580:	2b01      	cmp	r3, #1
 8003582:	d118      	bne.n	80035b6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	e853 3f00 	ldrex	r3, [r3]
 8003590:	60bb      	str	r3, [r7, #8]
   return(result);
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f023 0310 	bic.w	r3, r3, #16
 8003598:	647b      	str	r3, [r7, #68]	@ 0x44
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	461a      	mov	r2, r3
 80035a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80035a2:	61bb      	str	r3, [r7, #24]
 80035a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035a6:	6979      	ldr	r1, [r7, #20]
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	e841 2300 	strex	r3, r2, [r1]
 80035ae:	613b      	str	r3, [r7, #16]
   return(result);
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1e6      	bne.n	8003584 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80035ca:	bf00      	nop
 80035cc:	3754      	adds	r7, #84	@ 0x54
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <memset>:
 80035d6:	4402      	add	r2, r0
 80035d8:	4603      	mov	r3, r0
 80035da:	4293      	cmp	r3, r2
 80035dc:	d100      	bne.n	80035e0 <memset+0xa>
 80035de:	4770      	bx	lr
 80035e0:	f803 1b01 	strb.w	r1, [r3], #1
 80035e4:	e7f9      	b.n	80035da <memset+0x4>
	...

080035e8 <__libc_init_array>:
 80035e8:	b570      	push	{r4, r5, r6, lr}
 80035ea:	4d0d      	ldr	r5, [pc, #52]	@ (8003620 <__libc_init_array+0x38>)
 80035ec:	4c0d      	ldr	r4, [pc, #52]	@ (8003624 <__libc_init_array+0x3c>)
 80035ee:	1b64      	subs	r4, r4, r5
 80035f0:	10a4      	asrs	r4, r4, #2
 80035f2:	2600      	movs	r6, #0
 80035f4:	42a6      	cmp	r6, r4
 80035f6:	d109      	bne.n	800360c <__libc_init_array+0x24>
 80035f8:	4d0b      	ldr	r5, [pc, #44]	@ (8003628 <__libc_init_array+0x40>)
 80035fa:	4c0c      	ldr	r4, [pc, #48]	@ (800362c <__libc_init_array+0x44>)
 80035fc:	f000 f818 	bl	8003630 <_init>
 8003600:	1b64      	subs	r4, r4, r5
 8003602:	10a4      	asrs	r4, r4, #2
 8003604:	2600      	movs	r6, #0
 8003606:	42a6      	cmp	r6, r4
 8003608:	d105      	bne.n	8003616 <__libc_init_array+0x2e>
 800360a:	bd70      	pop	{r4, r5, r6, pc}
 800360c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003610:	4798      	blx	r3
 8003612:	3601      	adds	r6, #1
 8003614:	e7ee      	b.n	80035f4 <__libc_init_array+0xc>
 8003616:	f855 3b04 	ldr.w	r3, [r5], #4
 800361a:	4798      	blx	r3
 800361c:	3601      	adds	r6, #1
 800361e:	e7f2      	b.n	8003606 <__libc_init_array+0x1e>
 8003620:	08003680 	.word	0x08003680
 8003624:	08003680 	.word	0x08003680
 8003628:	08003680 	.word	0x08003680
 800362c:	08003684 	.word	0x08003684

08003630 <_init>:
 8003630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003632:	bf00      	nop
 8003634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003636:	bc08      	pop	{r3}
 8003638:	469e      	mov	lr, r3
 800363a:	4770      	bx	lr

0800363c <_fini>:
 800363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363e:	bf00      	nop
 8003640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003642:	bc08      	pop	{r3}
 8003644:	469e      	mov	lr, r3
 8003646:	4770      	bx	lr
