
*** Running vivado
    with args -log top_clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_clock.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_clock.tcl -notrace
Command: synth_design -top top_clock -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 429.793 ; gain = 96.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_clock' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/top_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter10' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter10' (1#1) [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter10.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter6' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter6.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter6' (2#1) [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter6.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter24' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter24.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter24' (3#1) [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter24.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter12' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter12.v:23]
	Parameter S0 bound to: 8'b00010010 
	Parameter S1 bound to: 8'b00000001 
	Parameter S2 bound to: 8'b00000010 
	Parameter S3 bound to: 8'b00000011 
	Parameter S4 bound to: 8'b00000100 
	Parameter S5 bound to: 8'b00000101 
	Parameter S6 bound to: 8'b00000110 
	Parameter S7 bound to: 8'b00000111 
	Parameter S8 bound to: 8'b00001000 
	Parameter S9 bound to: 8'b00001001 
	Parameter S10 bound to: 8'b00010000 
	Parameter S11 bound to: 8'b00010001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter12.v:37]
INFO: [Synth 8-6155] done synthesizing module 'counter12' (4#1) [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/counter12.v:23]
INFO: [Synth 8-6157] synthesizing module 'baoshi' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/baoshi.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baoshi' (5#1) [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/baoshi.v:23]
INFO: [Synth 8-6157] synthesizing module 'SEG7_LUT' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/SEG7_LUT.v:23]
WARNING: [Synth 8-567] referenced signal 'BCD2' should be on the sensitivity list [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/SEG7_LUT.v:46]
INFO: [Synth 8-6155] done synthesizing module 'SEG7_LUT' (6#1) [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/SEG7_LUT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_clock' (7#1) [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/top_clock.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 484.426 ; gain = 150.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 484.426 ; gain = 150.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 484.426 ; gain = 150.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/constrs_1/new/123.xdc]
Finished Parsing XDC File [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/constrs_1/new/123.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/constrs_1/new/123.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 834.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 834.195 ; gain = 500.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 834.195 ; gain = 500.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 834.195 ; gain = 500.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "Hour24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'Hour12_reg' in module 'counter12'
INFO: [Synth 8-5546] ROM "Hour12" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                     000000000001 |                         00010010
                      S1 |                     000000000010 |                         00000001
                      S2 |                     000000000100 |                         00000010
                      S3 |                     000000001000 |                         00000011
                      S4 |                     000000010000 |                         00000100
                      S5 |                     000000100000 |                         00000101
                      S6 |                     000001000000 |                         00000110
                      S7 |                     000010000000 |                         00000111
                      S8 |                     000100000000 |                         00001000
                      S9 |                     001000000000 |                         00001001
                     S10 |                     010000000000 |                         00010000
                     S11 |                     100000000000 |                         00010001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Hour12_reg' using encoding 'one-hot' in module 'counter12'
WARNING: [Synth 8-327] inferring latch for variable 'oSEG_reg' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/SEG7_LUT.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'iDIG_reg' [C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.srcs/sources_1/new/SEG7_LUT.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 834.195 ; gain = 500.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module counter10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module counter6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module counter24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
Module counter12 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module baoshi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SEG7_LUT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_clock has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top_clock has port AN[6] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/oSEG_reg[7] )
WARNING: [Synth 8-3332] Sequential element (U0/oSEG_reg[7]) is unused and will be removed from module top_clock.
INFO: [Synth 8-3886] merging instance 'H0/Hour24_reg[6]' (FDCE) to 'H0/Hour24_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\H0/Hour24_reg[7] )
WARNING: [Synth 8-3332] Sequential element (H0/Hour24_reg[7]) is unused and will be removed from module top_clock.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 834.195 ; gain = 500.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 834.195 ; gain = 500.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 845.199 ; gain = 511.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 847.672 ; gain = 514.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 847.672 ; gain = 514.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 847.672 ; gain = 514.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 847.672 ; gain = 514.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 847.672 ; gain = 514.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 847.672 ; gain = 514.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 847.672 ; gain = 514.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    12|
|3     |LUT1   |     7|
|4     |LUT2   |     5|
|5     |LUT3   |    14|
|6     |LUT4   |    30|
|7     |LUT5   |     9|
|8     |LUT6   |    23|
|9     |FDCE   |    34|
|10    |FDPE   |     1|
|11    |FDRE   |    44|
|12    |LD     |    11|
|13    |IBUF   |     6|
|14    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   216|
|2     |  B0     |baoshi      |     2|
|3     |  H0     |counter24   |    21|
|4     |  H1     |counter12   |    21|
|5     |  M0     |counter10   |    11|
|6     |  M1     |counter6    |    10|
|7     |  S0     |counter10_0 |    11|
|8     |  S1     |counter6_1  |    12|
|9     |  U0     |SEG7_LUT    |    58|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 847.672 ; gain = 514.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 847.672 ; gain = 164.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 847.672 ; gain = 514.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 848.848 ; gain = 527.605
INFO: [Common 17-1381] The checkpoint 'C:/Users/wuyesai/Desktop/duogongnengshuzizhong/duogongnengshuzizhong.runs/synth_1/top_clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_clock_utilization_synth.rpt -pb top_clock_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 848.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 16 23:34:20 2020...
