{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574263335553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574263335563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 09:22:15 2019 " "Processing started: Wed Nov 20 09:22:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574263335563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263335563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAController -c VGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263335563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574263336687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574263336687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_sync " "Found entity 1: vertical_sync" {  } { { "vertical_sync.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vertical_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_sync " "Found entity 1: horizontal_sync" {  } { { "horizontal_sync.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/horizontal_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353370 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertical_counter.sv(13) " "Verilog HDL information at vertical_counter.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "vertical_counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vertical_counter.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574263353417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertical_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vertical_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_counter " "Found entity 1: vertical_counter" {  } { { "vertical_counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vertical_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_top " "Found entity 1: vga_controller_top" {  } { { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_top_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_top_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_top_test " "Found entity 1: vga_controller_top_test" {  } { { "vga_controller_top_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visible_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file visible_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 visible_logic " "Found entity 1: visible_logic" {  } { { "visible_logic.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/visible_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_signal_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_signal_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_signal_test " "Found entity 1: vga_signal_test" {  } { { "vga_signal_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_sync H_SYNC vga_signal.sv(2) " "Verilog HDL Declaration information at vga_signal.sv(2): object \"h_sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "vga_signal.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574263353552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_sync V_SYNC vga_signal.sv(2) " "Verilog HDL Declaration information at vga_signal.sv(2): object \"v_sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "vga_signal.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574263353553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_signal.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_signal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_signal " "Found entity 1: vga_signal" {  } { { "vga_signal.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_pos_decoder_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_pos_decoder_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_pos_decoder_test " "Found entity 1: sprite_pos_decoder_test" {  } { { "sprite_pos_decoder_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/sprite_pos_decoder_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_pos_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_pos_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_pos_decoder " "Found entity 1: sprite_pos_decoder" {  } { { "sprite_pos_decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/sprite_pos_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_explosion.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_explosion.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_explosion " "Found entity 1: rom_explosion" {  } { { "rom_explosion.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_enemy.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_enemy.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_enemy " "Found entity 1: rom_enemy" {  } { { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bomberman.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bomberman.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bomberman " "Found entity 1: rom_bomberman" {  } { { "rom_bomberman.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bomb2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bomb2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bomb2 " "Found entity 1: rom_bomb2" {  } { { "rom_bomb2.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_bomb1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_bomb1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_bomb1 " "Found entity 1: rom_bomb1" {  } { { "rom_bomb1.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_mux_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_mux_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_mux_test " "Found entity 1: rgb_mux_test" {  } { { "rgb_mux_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgb_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_mux " "Found entity 1: rgb_mux" {  } { { "rgb_mux.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointerprinter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pointerprinter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PointerPrinter " "Found entity 1: PointerPrinter" {  } { { "PointerPrinter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/PointerPrinter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "offset_address.sv 1 1 " "Found 1 design units, including 1 entities, in source file offset_address.sv" { { "Info" "ISGN_ENTITY_NAME" "1 offset_address " "Found entity 1: offset_address" {  } { { "offset_address.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/offset_address.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_screen_printer.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_screen_printer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_screen_printer " "Found entity 1: game_screen_printer" {  } { { "game_screen_printer.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/game_screen_printer.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "explosion_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file explosion_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 explosion_sprite_top " "Found entity 1: explosion_sprite_top" {  } { { "explosion_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/explosion_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263353961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263353961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escogerpostest.sv 1 1 " "Found 1 design units, including 1 entities, in source file escogerpostest.sv" { { "Info" "ISGN_ENTITY_NAME" "1 escogerPosTest " "Found entity 1: escogerPosTest" {  } { { "escogerPosTest.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/escogerPosTest.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escogerpos.sv 1 1 " "Found 1 design units, including 1 entities, in source file escogerpos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 escogerPos " "Found entity 1: escogerPos" {  } { { "escogerPos.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/escogerPos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file enemy_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_sprite_top " "Found entity 1: enemy_sprite_top" {  } { { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_test " "Found entity 1: counter_test" {  } { { "counter_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/counter_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/comparator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_decoder " "Found entity 1: color_decoder" {  } { { "color_decoder.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/color_decoder.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_test " "Found entity 1: clock_divider_test" {  } { { "clock_divider_test.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/clock_divider_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomberman_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomberman_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomberman_sprite_top " "Found entity 1: bomberman_sprite_top" {  } { { "bomberman_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb2_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomb2_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomb2_sprite_top " "Found entity 1: bomb2_sprite_top" {  } { { "bomb2_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb2_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb1_sprite_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file bomb1_sprite_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bomb1_sprite_top " "Found entity 1: bomb1_sprite_top" {  } { { "bomb1_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb1_sprite_top.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_counter " "Found entity 1: horizontal_counter" {  } { { "horizontal_counter.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/horizontal_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354292 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_sync.sv(13) " "Verilog HDL information at display_sync.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "display_sync.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/display_sync.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574263354307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_sync " "Found entity 1: display_sync" {  } { { "display_sync.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/display_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_visible.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_visible.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_visible " "Found entity 1: display_visible" {  } { { "display_visible.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/display_visible.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263354331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263354331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_controller_top " "Elaborating entity \"vga_controller_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574263355310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider\"" {  } { { "vga_controller_top.sv" "clock_divider" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263355667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_signal vga_signal:vga_signal " "Elaborating entity \"vga_signal\" for hierarchy \"vga_signal:vga_signal\"" {  } { { "vga_controller_top.sv" "vga_signal" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263355739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga_signal:vga_signal\|counter:h_counter " "Elaborating entity \"counter\" for hierarchy \"vga_signal:vga_signal\|counter:h_counter\"" {  } { { "vga_signal.sv" "h_counter" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263355765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator vga_signal:vga_signal\|comparator:hmin_comparator " "Elaborating entity \"comparator\" for hierarchy \"vga_signal:vga_signal\|comparator:hmin_comparator\"" {  } { { "vga_signal.sv" "hmin_comparator" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_signal.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263355838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_screen_printer game_screen_printer:game_screen_printer " "Elaborating entity \"game_screen_printer\" for hierarchy \"game_screen_printer:game_screen_printer\"" {  } { { "vga_controller_top.sv" "game_screen_printer" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263355899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bomberman_sprite_top bomberman_sprite_top:bomberman_sprite_top " "Elaborating entity \"bomberman_sprite_top\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\"" {  } { { "vga_controller_top.sv" "bomberman_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263355926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bomberman bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman " "Elaborating entity \"rom_bomberman\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\"" {  } { { "bomberman_sprite_top.sv" "rom_bomberman" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263355967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\"" {  } { { "rom_bomberman.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263356848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\"" {  } { { "rom_bomberman.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263356875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component " "Instantiated megafunction \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bomberman.mif " "Parameter \"init_file\" = \"bomberman.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263356886 ""}  } { { "rom_bomberman.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomberman.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574263356886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9hg1 " "Found entity 1: altsyncram_9hg1" {  } { { "db/altsyncram_9hg1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_9hg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263357204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263357204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9hg1 bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\|altsyncram_9hg1:auto_generated " "Elaborating entity \"altsyncram_9hg1\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|rom_bomberman:rom_bomberman\|altsyncram:altsyncram_component\|altsyncram_9hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_pos_decoder bomberman_sprite_top:bomberman_sprite_top\|sprite_pos_decoder:sprite_pos_decoder " "Elaborating entity \"sprite_pos_decoder\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|sprite_pos_decoder:sprite_pos_decoder\"" {  } { { "bomberman_sprite_top.sv" "sprite_pos_decoder" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_decoder bomberman_sprite_top:bomberman_sprite_top\|color_decoder:color_decoder " "Elaborating entity \"color_decoder\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|color_decoder:color_decoder\"" {  } { { "bomberman_sprite_top.sv" "color_decoder" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_address bomberman_sprite_top:bomberman_sprite_top\|offset_address:offset_address " "Elaborating entity \"offset_address\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|offset_address:offset_address\"" {  } { { "bomberman_sprite_top.sv" "offset_address" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visible_logic bomberman_sprite_top:bomberman_sprite_top\|visible_logic:visible_logic " "Elaborating entity \"visible_logic\" for hierarchy \"bomberman_sprite_top:bomberman_sprite_top\|visible_logic:visible_logic\"" {  } { { "bomberman_sprite_top.sv" "visible_logic" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomberman_sprite_top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bomb1_sprite_top bomb1_sprite_top:bomb1_sprite_top " "Elaborating entity \"bomb1_sprite_top\" for hierarchy \"bomb1_sprite_top:bomb1_sprite_top\"" {  } { { "vga_controller_top.sv" "bomb1_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bomb1 bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1 " "Elaborating entity \"rom_bomb1\" for hierarchy \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\"" {  } { { "bomb1_sprite_top.sv" "rom_bomb1" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb1_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\"" {  } { { "rom_bomb1.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\"" {  } { { "rom_bomb1.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component " "Instantiated megafunction \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bomb1.mif " "Parameter \"init_file\" = \"bomb1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263357793 ""}  } { { "rom_bomb1.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574263357793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72g1 " "Found entity 1: altsyncram_72g1" {  } { { "db/altsyncram_72g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_72g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263357883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263357883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72g1 bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\|altsyncram_72g1:auto_generated " "Elaborating entity \"altsyncram_72g1\" for hierarchy \"bomb1_sprite_top:bomb1_sprite_top\|rom_bomb1:rom_bomb1\|altsyncram:altsyncram_component\|altsyncram_72g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bomb2_sprite_top bomb2_sprite_top:bomb2_sprite_top " "Elaborating entity \"bomb2_sprite_top\" for hierarchy \"bomb2_sprite_top:bomb2_sprite_top\"" {  } { { "vga_controller_top.sv" "bomb2_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263357979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_bomb2 bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2 " "Elaborating entity \"rom_bomb2\" for hierarchy \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\"" {  } { { "bomb2_sprite_top.sv" "rom_bomb2" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/bomb2_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\"" {  } { { "rom_bomb2.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\"" {  } { { "rom_bomb2.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component " "Instantiated megafunction \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bomb2.mif " "Parameter \"init_file\" = \"bomb2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358150 ""}  } { { "rom_bomb2.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_bomb2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574263358150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82g1 " "Found entity 1: altsyncram_82g1" {  } { { "db/altsyncram_82g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_82g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263358237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263358237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_82g1 bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\|altsyncram_82g1:auto_generated " "Elaborating entity \"altsyncram_82g1\" for hierarchy \"bomb2_sprite_top:bomb2_sprite_top\|rom_bomb2:rom_bomb2\|altsyncram:altsyncram_component\|altsyncram_82g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_sprite_top enemy_sprite_top:enemy_sprite_top " "Elaborating entity \"enemy_sprite_top\" for hierarchy \"enemy_sprite_top:enemy_sprite_top\"" {  } { { "vga_controller_top.sv" "enemy_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_enemy enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy " "Elaborating entity \"rom_enemy\" for hierarchy \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\"" {  } { { "enemy_sprite_top.sv" "rom_enemy" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\"" {  } { { "rom_enemy.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\"" {  } { { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component " "Instantiated megafunction \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file enemy.mif " "Parameter \"init_file\" = \"enemy.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358537 ""}  } { { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574263358537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k4g1 " "Found entity 1: altsyncram_k4g1" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263358624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263358624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k4g1 enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated " "Elaborating entity \"altsyncram_k4g1\" for hierarchy \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "explosion_sprite_top explosion_sprite_top:explosion_sprite_top " "Elaborating entity \"explosion_sprite_top\" for hierarchy \"explosion_sprite_top:explosion_sprite_top\"" {  } { { "vga_controller_top.sv" "explosion_sprite_top" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_explosion explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion " "Elaborating entity \"rom_explosion\" for hierarchy \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\"" {  } { { "explosion_sprite_top.sv" "rom_explosion" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/explosion_sprite_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\"" {  } { { "rom_explosion.v" "altsyncram_component" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\"" {  } { { "rom_explosion.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263358958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component " "Instantiated megafunction \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file explosion.mif " "Parameter \"init_file\" = \"explosion.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574263358958 ""}  } { { "rom_explosion.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_explosion.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574263358958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nig1 " "Found entity 1: altsyncram_nig1" {  } { { "db/altsyncram_nig1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_nig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574263359050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263359050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nig1 explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\|altsyncram_nig1:auto_generated " "Elaborating entity \"altsyncram_nig1\" for hierarchy \"explosion_sprite_top:explosion_sprite_top\|rom_explosion:rom_explosion\|altsyncram:altsyncram_component\|altsyncram_nig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263359054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_mux rgb_mux:rgb_mux " "Elaborating entity \"rgb_mux\" for hierarchy \"rgb_mux:rgb_mux\"" {  } { { "vga_controller_top.sv" "rgb_mux" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263359123 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rgb_mux.sv(9) " "Verilog HDL Case Statement information at rgb_mux.sv(9): all case item expressions in this case statement are onehot" {  } { { "rgb_mux.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rgb_mux.sv" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574263359170 "|vga_controller_top|rgb_mux:rgb_mux"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[0\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574263360432 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[1\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574263360432 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[2\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574263360432 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[3\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574263360432 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[4\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574263360432 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[5\] " "Synthesized away node \"enemy_sprite_top:enemy_sprite_top\|rom_enemy:rom_enemy\|altsyncram:altsyncram_component\|altsyncram_k4g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k4g1.tdf" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/db/altsyncram_k4g1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_enemy.v" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/rom_enemy.v" 81 0 0 } } { "enemy_sprite_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/enemy_sprite_top.sv" 23 0 0 } } { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574263360432 "|vga_controller_top|enemy_sprite_top:enemy_sprite_top|rom_enemy:rom_enemy|altsyncram:altsyncram_component|altsyncram_k4g1:auto_generated|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574263360432 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574263360432 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574263363361 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574263364165 "|vga_controller_top|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank_n VCC " "Pin \"vga_blank_n\" is stuck at VCC" {  } { { "vga_controller_top.sv" "" { Text "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/vga_controller_top.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574263364165 "|vga_controller_top|vga_blank_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574263364165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574263364573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/output_files/VGAController.map.smsg " "Generated suppressed messages file C:/Users/ErickOF/Documents/Git/MinComputerARMv4/VGA/output_files/VGAController.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263367394 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574263369224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574263369224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574263371211 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574263371211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574263371211 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574263371211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574263371211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574263371279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 09:22:51 2019 " "Processing ended: Wed Nov 20 09:22:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574263371279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574263371279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574263371279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574263371279 ""}
