// Seed: 1141354272
module module_0 (
    input  tri1 id_0,
    output tri0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1
);
  assign id_1 = 1'b0;
  module_0(
      id_0, id_1
  );
  tri id_3;
  assign id_1 = id_3 == id_3;
endmodule
module module_2 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    output logic id_8,
    input wor id_9,
    input tri1 id_10,
    output supply1 id_11,
    input wand id_12,
    input tri1 id_13,
    output logic id_14
    , id_16
);
  initial begin
    id_14 <= 1'h0;
    id_8  <= 1;
  end
  module_0(
      id_6, id_3
  );
endmodule
