IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.80        Core1: 157.61        
Core2: 35.32        Core3: 151.92        
Core4: 29.19        Core5: 152.46        
Core6: 31.00        Core7: 114.22        
Core8: 15.09        Core9: 116.47        
Core10: 25.60        Core11: 189.78        
Core12: 29.61        Core13: 186.58        
Core14: 30.37        Core15: 185.39        
Core16: 27.87        Core17: 32.28        
Core18: 27.34        Core19: 25.78        
Core20: 26.80        Core21: 130.73        
Core22: 26.25        Core23: 40.54        
Core24: 31.25        Core25: 128.51        
Core26: 35.20        Core27: 173.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.11
Socket1: 112.74
DDR read Latency(ns)
Socket0: 28196.47
Socket1: 253.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.86        Core1: 155.66        
Core2: 35.22        Core3: 152.43        
Core4: 27.57        Core5: 155.10        
Core6: 24.17        Core7: 112.04        
Core8: 13.62        Core9: 118.01        
Core10: 23.57        Core11: 188.83        
Core12: 28.84        Core13: 186.63        
Core14: 28.17        Core15: 185.12        
Core16: 27.39        Core17: 28.35        
Core18: 29.60        Core19: 29.26        
Core20: 26.21        Core21: 126.77        
Core22: 21.89        Core23: 38.51        
Core24: 30.24        Core25: 127.75        
Core26: 32.53        Core27: 173.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.94
Socket1: 112.22
DDR read Latency(ns)
Socket0: 29238.83
Socket1: 259.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.85        Core1: 154.09        
Core2: 38.24        Core3: 152.01        
Core4: 34.87        Core5: 150.45        
Core6: 36.76        Core7: 114.36        
Core8: 16.57        Core9: 117.19        
Core10: 20.51        Core11: 189.62        
Core12: 29.44        Core13: 186.61        
Core14: 27.68        Core15: 186.03        
Core16: 29.46        Core17: 34.10        
Core18: 30.92        Core19: 25.37        
Core20: 32.39        Core21: 132.67        
Core22: 31.57        Core23: 37.94        
Core24: 24.94        Core25: 126.20        
Core26: 34.06        Core27: 173.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.33
Socket1: 112.38
DDR read Latency(ns)
Socket0: 29095.80
Socket1: 259.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.39        Core1: 156.92        
Core2: 30.09        Core3: 150.88        
Core4: 34.97        Core5: 153.97        
Core6: 32.41        Core7: 107.23        
Core8: 29.66        Core9: 117.21        
Core10: 26.26        Core11: 189.13        
Core12: 28.54        Core13: 186.35        
Core14: 30.54        Core15: 184.96        
Core16: 28.40        Core17: 31.53        
Core18: 31.87        Core19: 27.93        
Core20: 30.04        Core21: 130.85        
Core22: 14.27        Core23: 37.17        
Core24: 35.30        Core25: 126.90        
Core26: 26.34        Core27: 173.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 112.21
DDR read Latency(ns)
Socket0: 29346.50
Socket1: 260.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.84        Core1: 155.68        
Core2: 34.54        Core3: 152.65        
Core4: 30.62        Core5: 151.09        
Core6: 31.81        Core7: 110.73        
Core8: 30.36        Core9: 117.27        
Core10: 13.76        Core11: 190.39        
Core12: 29.73        Core13: 186.65        
Core14: 28.02        Core15: 186.44        
Core16: 30.21        Core17: 34.70        
Core18: 26.30        Core19: 23.77        
Core20: 31.20        Core21: 129.44        
Core22: 18.14        Core23: 36.79        
Core24: 25.49        Core25: 128.49        
Core26: 26.73        Core27: 173.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.48
Socket1: 111.03
DDR read Latency(ns)
Socket0: 30211.78
Socket1: 260.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.96        Core1: 155.48        
Core2: 34.94        Core3: 153.46        
Core4: 29.92        Core5: 152.53        
Core6: 28.40        Core7: 111.86        
Core8: 13.76        Core9: 116.50        
Core10: 19.33        Core11: 190.47        
Core12: 29.50        Core13: 187.59        
Core14: 27.73        Core15: 186.22        
Core16: 27.59        Core17: 30.89        
Core18: 27.72        Core19: 22.50        
Core20: 27.00        Core21: 131.02        
Core22: 29.64        Core23: 43.11        
Core24: 28.65        Core25: 126.64        
Core26: 34.29        Core27: 173.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.53
Socket1: 110.84
DDR read Latency(ns)
Socket0: 29577.05
Socket1: 258.07
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.11        Core1: 135.35        
Core2: 19.56        Core3: 158.96        
Core4: 24.43        Core5: 154.06        
Core6: 24.04        Core7: 114.10        
Core8: 34.03        Core9: 91.90        
Core10: 22.84        Core11: 169.67        
Core12: 37.87        Core13: 186.76        
Core14: 29.69        Core15: 184.90        
Core16: 26.34        Core17: 23.81        
Core18: 14.07        Core19: 18.41        
Core20: 30.30        Core21: 135.22        
Core22: 30.20        Core23: 125.40        
Core24: 27.53        Core25: 130.86        
Core26: 30.16        Core27: 172.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.89
Socket1: 114.04
DDR read Latency(ns)
Socket0: 25516.44
Socket1: 253.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.04        Core1: 137.58        
Core2: 31.34        Core3: 158.44        
Core4: 27.06        Core5: 156.29        
Core6: 26.48        Core7: 120.87        
Core8: 24.74        Core9: 90.44        
Core10: 13.50        Core11: 173.72        
Core12: 31.41        Core13: 186.26        
Core14: 29.23        Core15: 185.42        
Core16: 23.64        Core17: 20.37        
Core18: 26.62        Core19: 18.22        
Core20: 23.27        Core21: 132.81        
Core22: 31.36        Core23: 123.38        
Core24: 28.86        Core25: 126.88        
Core26: 19.74        Core27: 171.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.55
Socket1: 112.45
DDR read Latency(ns)
Socket0: 26482.86
Socket1: 256.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.87        Core1: 136.15        
Core2: 31.51        Core3: 159.98        
Core4: 29.71        Core5: 155.88        
Core6: 18.18        Core7: 120.73        
Core8: 14.47        Core9: 98.74        
Core10: 17.85        Core11: 171.78        
Core12: 23.35        Core13: 187.92        
Core14: 23.99        Core15: 186.07        
Core16: 24.87        Core17: 19.19        
Core18: 23.23        Core19: 17.33        
Core20: 24.08        Core21: 135.19        
Core22: 29.35        Core23: 122.02        
Core24: 29.31        Core25: 129.25        
Core26: 29.89        Core27: 170.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 111.59
DDR read Latency(ns)
Socket0: 25824.98
Socket1: 257.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.23        Core1: 134.94        
Core2: 32.88        Core3: 159.40        
Core4: 31.41        Core5: 150.55        
Core6: 28.61        Core7: 118.60        
Core8: 14.08        Core9: 98.15        
Core10: 21.15        Core11: 173.56        
Core12: 22.84        Core13: 186.94        
Core14: 22.63        Core15: 185.29        
Core16: 26.23        Core17: 19.96        
Core18: 27.12        Core19: 16.81        
Core20: 24.95        Core21: 133.17        
Core22: 29.98        Core23: 122.73        
Core24: 29.61        Core25: 128.03        
Core26: 30.21        Core27: 169.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.19
Socket1: 110.33
DDR read Latency(ns)
Socket0: 27015.18
Socket1: 257.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.04        Core1: 137.02        
Core2: 34.28        Core3: 156.09        
Core4: 33.04        Core5: 154.07        
Core6: 32.49        Core7: 109.27        
Core8: 15.60        Core9: 98.38        
Core10: 25.79        Core11: 171.34        
Core12: 25.30        Core13: 185.21        
Core14: 23.79        Core15: 183.02        
Core16: 24.92        Core17: 21.54        
Core18: 34.70        Core19: 18.80        
Core20: 33.00        Core21: 132.55        
Core22: 35.92        Core23: 124.43        
Core24: 29.42        Core25: 127.77        
Core26: 30.12        Core27: 169.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.19
Socket1: 111.88
DDR read Latency(ns)
Socket0: 26645.30
Socket1: 257.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.96        Core1: 135.50        
Core2: 30.43        Core3: 160.25        
Core4: 32.48        Core5: 156.96        
Core6: 29.69        Core7: 119.79        
Core8: 28.67        Core9: 98.99        
Core10: 26.54        Core11: 173.04        
Core12: 24.82        Core13: 188.85        
Core14: 30.00        Core15: 186.44        
Core16: 27.93        Core17: 18.27        
Core18: 28.12        Core19: 17.78        
Core20: 13.28        Core21: 133.58        
Core22: 24.05        Core23: 123.77        
Core24: 29.84        Core25: 132.71        
Core26: 29.33        Core27: 171.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.09
Socket1: 111.80
DDR read Latency(ns)
Socket0: 26764.55
Socket1: 257.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.82        Core1: 156.31        
Core2: 26.46        Core3: 142.70        
Core4: 18.62        Core5: 141.43        
Core6: 27.21        Core7: 118.48        
Core8: 26.51        Core9: 123.54        
Core10: 26.31        Core11: 180.44        
Core12: 14.25        Core13: 180.78        
Core14: 26.07        Core15: 184.55        
Core16: 26.93        Core17: 32.37        
Core18: 32.10        Core19: 26.23        
Core20: 28.26        Core21: 142.22        
Core22: 30.40        Core23: 37.47        
Core24: 30.70        Core25: 129.29        
Core26: 31.96        Core27: 175.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.74
Socket1: 110.17
DDR read Latency(ns)
Socket0: 28130.52
Socket1: 255.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.69        Core1: 153.78        
Core2: 30.53        Core3: 144.86        
Core4: 34.15        Core5: 139.02        
Core6: 35.56        Core7: 111.21        
Core8: 35.31        Core9: 127.52        
Core10: 33.92        Core11: 180.81        
Core12: 17.82        Core13: 178.32        
Core14: 24.89        Core15: 184.24        
Core16: 25.85        Core17: 27.88        
Core18: 29.83        Core19: 27.36        
Core20: 35.15        Core21: 140.98        
Core22: 31.98        Core23: 35.93        
Core24: 32.30        Core25: 132.02        
Core26: 30.70        Core27: 175.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.24
Socket1: 108.50
DDR read Latency(ns)
Socket0: 28846.57
Socket1: 256.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.18        Core1: 155.38        
Core2: 31.32        Core3: 145.07        
Core4: 22.71        Core5: 137.69        
Core6: 29.23        Core7: 113.19        
Core8: 26.97        Core9: 125.37        
Core10: 26.09        Core11: 180.42        
Core12: 35.03        Core13: 179.84        
Core14: 33.93        Core15: 183.35        
Core16: 17.25        Core17: 28.82        
Core18: 35.20        Core19: 27.49        
Core20: 28.06        Core21: 140.84        
Core22: 31.73        Core23: 34.52        
Core24: 30.44        Core25: 129.93        
Core26: 31.37        Core27: 176.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 109.04
DDR read Latency(ns)
Socket0: 26703.65
Socket1: 252.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.78        Core1: 155.61        
Core2: 14.60        Core3: 142.10        
Core4: 18.41        Core5: 143.46        
Core6: 22.84        Core7: 114.19        
Core8: 28.73        Core9: 125.10        
Core10: 29.34        Core11: 179.24        
Core12: 27.10        Core13: 178.53        
Core14: 26.05        Core15: 182.93        
Core16: 27.45        Core17: 27.69        
Core18: 29.42        Core19: 27.09        
Core20: 33.73        Core21: 142.29        
Core22: 28.98        Core23: 35.31        
Core24: 30.68        Core25: 130.13        
Core26: 31.71        Core27: 174.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.24
Socket1: 107.75
DDR read Latency(ns)
Socket0: 28165.78
Socket1: 256.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.63        Core1: 156.26        
Core2: 22.00        Core3: 141.96        
Core4: 26.58        Core5: 139.52        
Core6: 13.34        Core7: 111.93        
Core8: 23.01        Core9: 126.72        
Core10: 25.13        Core11: 179.83        
Core12: 24.96        Core13: 178.54        
Core14: 28.98        Core15: 182.33        
Core16: 34.46        Core17: 33.59        
Core18: 29.62        Core19: 25.00        
Core20: 28.47        Core21: 140.10        
Core22: 27.11        Core23: 37.92        
Core24: 31.65        Core25: 131.31        
Core26: 31.04        Core27: 175.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 109.72
DDR read Latency(ns)
Socket0: 27816.76
Socket1: 255.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.52        Core1: 156.07        
Core2: 15.75        Core3: 141.91        
Core4: 23.68        Core5: 141.45        
Core6: 18.32        Core7: 109.82        
Core8: 24.85        Core9: 125.49        
Core10: 24.29        Core11: 177.32        
Core12: 28.43        Core13: 179.23        
Core14: 24.19        Core15: 182.75        
Core16: 31.78        Core17: 34.32        
Core18: 30.44        Core19: 26.25        
Core20: 28.33        Core21: 143.04        
Core22: 26.61        Core23: 35.24        
Core24: 30.55        Core25: 131.64        
Core26: 29.88        Core27: 175.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 109.88
DDR read Latency(ns)
Socket0: 28445.83
Socket1: 257.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.52        Core1: 158.74        
Core2: 17.45        Core3: 158.56        
Core4: 32.02        Core5: 158.31        
Core6: 26.46        Core7: 135.48        
Core8: 31.89        Core9: 84.31        
Core10: 26.53        Core11: 196.40        
Core12: 26.34        Core13: 195.86        
Core14: 27.18        Core15: 187.22        
Core16: 29.10        Core17: 21.51        
Core18: 34.22        Core19: 18.73        
Core20: 32.29        Core21: 149.09        
Core22: 28.78        Core23: 19.32        
Core24: 30.64        Core25: 137.41        
Core26: 26.36        Core27: 182.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.46
Socket1: 105.42
DDR read Latency(ns)
Socket0: 25655.88
Socket1: 251.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.18        Core1: 155.45        
Core2: 23.16        Core3: 159.45        
Core4: 14.22        Core5: 159.80        
Core6: 26.29        Core7: 127.44        
Core8: 24.30        Core9: 84.49        
Core10: 29.96        Core11: 196.11        
Core12: 28.10        Core13: 195.55        
Core14: 32.81        Core15: 184.62        
Core16: 28.44        Core17: 36.57        
Core18: 34.15        Core19: 16.24        
Core20: 33.10        Core21: 147.43        
Core22: 33.24        Core23: 19.52        
Core24: 28.66        Core25: 140.38        
Core26: 30.91        Core27: 181.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.70
Socket1: 107.59
DDR read Latency(ns)
Socket0: 26293.91
Socket1: 260.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.99        Core1: 158.99        
Core2: 34.98        Core3: 160.41        
Core4: 15.11        Core5: 161.31        
Core6: 26.62        Core7: 131.27        
Core8: 24.91        Core9: 84.06        
Core10: 18.78        Core11: 196.97        
Core12: 25.09        Core13: 196.04        
Core14: 23.08        Core15: 186.76        
Core16: 24.49        Core17: 32.97        
Core18: 31.80        Core19: 18.77        
Core20: 31.71        Core21: 149.32        
Core22: 33.46        Core23: 20.99        
Core24: 30.12        Core25: 140.76        
Core26: 30.31        Core27: 182.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.07
Socket1: 109.58
DDR read Latency(ns)
Socket0: 26302.66
Socket1: 260.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.81        Core1: 157.45        
Core2: 33.42        Core3: 159.27        
Core4: 17.36        Core5: 159.71        
Core6: 25.17        Core7: 130.87        
Core8: 28.22        Core9: 85.95        
Core10: 26.75        Core11: 197.09        
Core12: 36.17        Core13: 196.09        
Core14: 35.61        Core15: 185.69        
Core16: 28.80        Core17: 45.37        
Core18: 33.09        Core19: 16.32        
Core20: 30.28        Core21: 151.35        
Core22: 31.66        Core23: 16.79        
Core24: 29.90        Core25: 141.10        
Core26: 30.70        Core27: 181.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.86
Socket1: 107.88
DDR read Latency(ns)
Socket0: 27493.22
Socket1: 260.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.46        Core1: 156.97        
Core2: 32.21        Core3: 158.19        
Core4: 31.75        Core5: 158.91        
Core6: 27.33        Core7: 135.59        
Core8: 27.61        Core9: 86.67        
Core10: 26.24        Core11: 195.93        
Core12: 28.56        Core13: 196.04        
Core14: 27.62        Core15: 185.30        
Core16: 37.11        Core17: 26.16        
Core18: 33.54        Core19: 17.78        
Core20: 41.58        Core21: 146.09        
Core22: 38.69        Core23: 21.38        
Core24: 33.73        Core25: 140.15        
Core26: 30.73        Core27: 181.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 106.65
DDR read Latency(ns)
Socket0: 27908.17
Socket1: 260.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 157.60        
Core2: 29.62        Core3: 159.74        
Core4: 32.51        Core5: 158.27        
Core6: 27.00        Core7: 132.36        
Core8: 31.75        Core9: 87.32        
Core10: 28.20        Core11: 196.11        
Core12: 28.32        Core13: 196.17        
Core14: 29.16        Core15: 186.33        
Core16: 25.67        Core17: 31.52        
Core18: 33.88        Core19: 18.13        
Core20: 33.05        Core21: 150.39        
Core22: 28.58        Core23: 20.51        
Core24: 32.87        Core25: 139.84        
Core26: 14.17        Core27: 181.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.33
Socket1: 108.53
DDR read Latency(ns)
Socket0: 27665.81
Socket1: 263.20
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.37        Core1: 134.37        
Core2: 36.94        Core3: 161.87        
Core4: 33.92        Core5: 150.85        
Core6: 36.15        Core7: 115.65        
Core8: 33.77        Core9: 110.27        
Core10: 32.90        Core11: 185.69        
Core12: 29.31        Core13: 190.81        
Core14: 28.72        Core15: 176.47        
Core16: 29.80        Core17: 16.85        
Core18: 29.80        Core19: 15.44        
Core20: 31.25        Core21: 140.58        
Core22: 31.80        Core23: 111.42        
Core24: 28.88        Core25: 132.01        
Core26: 36.81        Core27: 177.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.95
Socket1: 108.90
DDR read Latency(ns)
Socket0: 27366.62
Socket1: 253.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.74        Core1: 130.79        
Core2: 14.27        Core3: 161.58        
Core4: 23.25        Core5: 146.80        
Core6: 31.76        Core7: 117.87        
Core8: 27.07        Core9: 110.14        
Core10: 30.42        Core11: 184.35        
Core12: 29.79        Core13: 190.29        
Core14: 30.86        Core15: 178.57        
Core16: 27.14        Core17: 16.80        
Core18: 30.29        Core19: 13.83        
Core20: 17.39        Core21: 142.26        
Core22: 32.71        Core23: 110.14        
Core24: 27.20        Core25: 134.21        
Core26: 25.88        Core27: 177.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.07
Socket1: 106.28
DDR read Latency(ns)
Socket0: 27945.95
Socket1: 258.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.43        Core1: 129.65        
Core2: 18.47        Core3: 162.39        
Core4: 20.11        Core5: 149.02        
Core6: 23.74        Core7: 117.16        
Core8: 26.12        Core9: 108.72        
Core10: 25.53        Core11: 185.19        
Core12: 28.23        Core13: 190.21        
Core14: 30.70        Core15: 177.71        
Core16: 30.01        Core17: 18.03        
Core18: 29.19        Core19: 15.20        
Core20: 28.79        Core21: 141.04        
Core22: 28.68        Core23: 111.95        
Core24: 13.78        Core25: 131.47        
Core26: 27.29        Core27: 177.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.57
Socket1: 108.53
DDR read Latency(ns)
Socket0: 27057.80
Socket1: 258.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.82        Core1: 133.60        
Core2: 14.71        Core3: 162.61        
Core4: 29.95        Core5: 153.62        
Core6: 23.31        Core7: 118.81        
Core8: 28.24        Core9: 109.73        
Core10: 24.01        Core11: 187.11        
Core12: 29.50        Core13: 191.22        
Core14: 28.46        Core15: 180.01        
Core16: 29.17        Core17: 16.52        
Core18: 30.46        Core19: 15.08        
Core20: 29.24        Core21: 142.78        
Core22: 27.92        Core23: 113.45        
Core24: 17.32        Core25: 132.05        
Core26: 25.37        Core27: 178.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.04
Socket1: 108.45
DDR read Latency(ns)
Socket0: 29062.41
Socket1: 258.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.85        Core1: 134.90        
Core2: 17.04        Core3: 162.02        
Core4: 31.03        Core5: 150.14        
Core6: 21.59        Core7: 121.00        
Core8: 22.76        Core9: 111.49        
Core10: 27.36        Core11: 183.82        
Core12: 29.12        Core13: 190.60        
Core14: 29.59        Core15: 179.47        
Core16: 29.14        Core17: 16.94        
Core18: 28.66        Core19: 14.78        
Core20: 29.67        Core21: 141.06        
Core22: 24.57        Core23: 111.56        
Core24: 31.22        Core25: 134.08        
Core26: 13.36        Core27: 177.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.15
Socket1: 108.64
DDR read Latency(ns)
Socket0: 28300.71
Socket1: 258.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.46        Core1: 129.42        
Core2: 26.43        Core3: 163.19        
Core4: 39.53        Core5: 151.61        
Core6: 26.57        Core7: 118.51        
Core8: 37.67        Core9: 109.47        
Core10: 35.50        Core11: 180.13        
Core12: 28.05        Core13: 190.42        
Core14: 29.37        Core15: 179.01        
Core16: 31.44        Core17: 19.20        
Core18: 29.89        Core19: 14.26        
Core20: 29.97        Core21: 138.45        
Core22: 30.58        Core23: 109.20        
Core24: 32.32        Core25: 132.19        
Core26: 17.62        Core27: 176.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.46
Socket1: 108.01
DDR read Latency(ns)
Socket0: 27915.36
Socket1: 258.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.03        Core1: 141.50        
Core2: 29.94        Core3: 153.24        
Core4: 19.47        Core5: 126.76        
Core6: 26.72        Core7: 117.83        
Core8: 23.42        Core9: 74.11        
Core10: 27.26        Core11: 180.02        
Core12: 29.42        Core13: 185.56        
Core14: 29.48        Core15: 187.43        
Core16: 29.87        Core17: 33.53        
Core18: 30.85        Core19: 28.26        
Core20: 32.05        Core21: 143.56        
Core22: 27.37        Core23: 25.51        
Core24: 33.30        Core25: 134.74        
Core26: 14.30        Core27: 176.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 107.27
DDR read Latency(ns)
Socket0: 27274.11
Socket1: 251.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.13        Core1: 138.66        
Core2: 31.55        Core3: 152.84        
Core4: 13.19        Core5: 124.95        
Core6: 26.33        Core7: 114.57        
Core8: 24.80        Core9: 74.94        
Core10: 26.23        Core11: 178.14        
Core12: 26.90        Core13: 184.15        
Core14: 29.42        Core15: 186.61        
Core16: 28.86        Core17: 32.09        
Core18: 32.28        Core19: 29.05        
Core20: 32.34        Core21: 144.92        
Core22: 27.76        Core23: 25.46        
Core24: 31.89        Core25: 135.46        
Core26: 16.22        Core27: 175.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.47
Socket1: 106.83
DDR read Latency(ns)
Socket0: 28254.27
Socket1: 254.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.54        Core1: 142.73        
Core2: 36.38        Core3: 153.59        
Core4: 17.97        Core5: 127.27        
Core6: 27.37        Core7: 114.96        
Core8: 27.15        Core9: 73.21        
Core10: 28.16        Core11: 183.77        
Core12: 29.10        Core13: 186.83        
Core14: 25.55        Core15: 188.87        
Core16: 32.98        Core17: 34.17        
Core18: 29.52        Core19: 49.61        
Core20: 29.95        Core21: 141.53        
Core22: 28.51        Core23: 24.97        
Core24: 27.20        Core25: 132.36        
Core26: 12.83        Core27: 180.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.64
Socket1: 111.98
DDR read Latency(ns)
Socket0: 28295.70
Socket1: 253.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.46        Core1: 139.66        
Core2: 38.04        Core3: 149.58        
Core4: 38.32        Core5: 125.83        
Core6: 37.06        Core7: 113.11        
Core8: 37.89        Core9: 73.84        
Core10: 18.59        Core11: 178.51        
Core12: 40.12        Core13: 184.58        
Core14: 28.70        Core15: 186.04        
Core16: 30.55        Core17: 25.51        
Core18: 31.05        Core19: 41.73        
Core20: 30.81        Core21: 142.96        
Core22: 30.18        Core23: 19.38        
Core24: 36.82        Core25: 134.85        
Core26: 26.81        Core27: 176.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.13
Socket1: 104.86
DDR read Latency(ns)
Socket0: 29014.11
Socket1: 255.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.13        Core1: 139.10        
Core2: 35.19        Core3: 151.50        
Core4: 27.77        Core5: 121.29        
Core6: 31.77        Core7: 115.78        
Core8: 25.83        Core9: 72.12        
Core10: 16.84        Core11: 179.39        
Core12: 24.82        Core13: 184.67        
Core14: 29.13        Core15: 186.50        
Core16: 29.93        Core17: 31.81        
Core18: 30.52        Core19: 23.65        
Core20: 30.77        Core21: 144.39        
Core22: 27.60        Core23: 27.60        
Core24: 32.83        Core25: 137.37        
Core26: 31.48        Core27: 173.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 105.13
DDR read Latency(ns)
Socket0: 28223.81
Socket1: 254.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 144.01        
Core2: 27.17        Core3: 151.72        
Core4: 35.98        Core5: 124.57        
Core6: 26.63        Core7: 111.49        
Core8: 28.27        Core9: 73.63        
Core10: 29.48        Core11: 178.37        
Core12: 30.66        Core13: 184.17        
Core14: 29.65        Core15: 186.15        
Core16: 29.41        Core17: 22.72        
Core18: 30.11        Core19: 55.20        
Core20: 31.15        Core21: 142.83        
Core22: 13.51        Core23: 23.22        
Core24: 23.74        Core25: 132.84        
Core26: 27.31        Core27: 178.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.38
Socket1: 107.35
DDR read Latency(ns)
Socket0: 28438.09
Socket1: 256.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.64        Core1: 152.32        
Core2: 37.28        Core3: 157.47        
Core4: 26.74        Core5: 131.00        
Core6: 31.04        Core7: 120.57        
Core8: 28.52        Core9: 85.14        
Core10: 28.56        Core11: 189.94        
Core12: 29.00        Core13: 183.68        
Core14: 29.01        Core15: 183.06        
Core16: 28.33        Core17: 17.99        
Core18: 14.32        Core19: 18.29        
Core20: 32.81        Core21: 131.80        
Core22: 25.93        Core23: 102.32        
Core24: 25.67        Core25: 126.95        
Core26: 28.97        Core27: 159.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 108.84
DDR read Latency(ns)
Socket0: 27798.39
Socket1: 254.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.21        Core1: 148.97        
Core2: 27.14        Core3: 156.09        
Core4: 24.94        Core5: 130.91        
Core6: 25.97        Core7: 121.23        
Core8: 31.02        Core9: 86.65        
Core10: 28.20        Core11: 190.39        
Core12: 31.81        Core13: 183.91        
Core14: 29.29        Core15: 185.71        
Core16: 30.12        Core17: 17.87        
Core18: 19.28        Core19: 17.66        
Core20: 28.20        Core21: 137.29        
Core22: 30.37        Core23: 93.78        
Core24: 27.87        Core25: 130.26        
Core26: 27.12        Core27: 160.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 107.88
DDR read Latency(ns)
Socket0: 27901.28
Socket1: 253.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.77        Core1: 147.06        
Core2: 29.18        Core3: 156.81        
Core4: 24.29        Core5: 131.79        
Core6: 26.83        Core7: 113.39        
Core8: 29.60        Core9: 84.09        
Core10: 18.88        Core11: 189.29        
Core12: 23.61        Core13: 183.05        
Core14: 28.03        Core15: 182.30        
Core16: 29.16        Core17: 17.43        
Core18: 27.15        Core19: 17.75        
Core20: 30.95        Core21: 133.25        
Core22: 27.64        Core23: 93.27        
Core24: 26.52        Core25: 128.44        
Core26: 14.32        Core27: 159.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.95
Socket1: 106.48
DDR read Latency(ns)
Socket0: 25931.84
Socket1: 256.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.29        Core1: 148.32        
Core2: 30.84        Core3: 156.02        
Core4: 27.32        Core5: 137.29        
Core6: 24.56        Core7: 120.91        
Core8: 30.70        Core9: 85.16        
Core10: 30.95        Core11: 189.69        
Core12: 28.11        Core13: 183.96        
Core14: 26.85        Core15: 181.97        
Core16: 29.37        Core17: 18.34        
Core18: 29.85        Core19: 19.51        
Core20: 30.22        Core21: 137.93        
Core22: 33.49        Core23: 93.48        
Core24: 30.00        Core25: 125.53        
Core26: 14.26        Core27: 162.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.81
Socket1: 109.45
DDR read Latency(ns)
Socket0: 28182.32
Socket1: 254.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.15        Core1: 150.48        
Core2: 30.07        Core3: 157.26        
Core4: 19.75        Core5: 133.82        
Core6: 26.66        Core7: 120.47        
Core8: 29.56        Core9: 84.67        
Core10: 27.26        Core11: 190.13        
Core12: 28.01        Core13: 183.84        
Core14: 28.72        Core15: 185.05        
Core16: 29.59        Core17: 18.42        
Core18: 28.53        Core19: 19.03        
Core20: 27.58        Core21: 138.94        
Core22: 24.91        Core23: 97.62        
Core24: 13.78        Core25: 126.64        
Core26: 23.35        Core27: 159.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.64
Socket1: 109.51
DDR read Latency(ns)
Socket0: 27847.10
Socket1: 252.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.66        Core1: 149.74        
Core2: 34.06        Core3: 159.30        
Core4: 29.82        Core5: 135.98        
Core6: 27.20        Core7: 120.78        
Core8: 30.61        Core9: 85.23        
Core10: 28.15        Core11: 192.40        
Core12: 29.28        Core13: 185.54        
Core14: 28.94        Core15: 186.53        
Core16: 28.63        Core17: 17.55        
Core18: 37.52        Core19: 17.60        
Core20: 35.08        Core21: 139.54        
Core22: 38.43        Core23: 99.66        
Core24: 22.43        Core25: 129.91        
Core26: 28.39        Core27: 162.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.20
Socket1: 109.36
DDR read Latency(ns)
Socket0: 29921.05
Socket1: 257.20
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.20        Core1: 148.19        
Core2: 29.65        Core3: 154.81        
Core4: 28.23        Core5: 140.68        
Core6: 13.19        Core7: 125.35        
Core8: 23.53        Core9: 106.40        
Core10: 27.09        Core11: 192.04        
Core12: 23.88        Core13: 184.43        
Core14: 30.86        Core15: 188.02        
Core16: 28.71        Core17: 14.78        
Core18: 29.96        Core19: 16.76        
Core20: 30.16        Core21: 146.49        
Core22: 30.43        Core23: 54.91        
Core24: 29.71        Core25: 129.01        
Core26: 29.46        Core27: 178.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.87
Socket1: 105.36
DDR read Latency(ns)
Socket0: 27962.39
Socket1: 255.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.85        Core1: 147.11        
Core2: 34.41        Core3: 153.32        
Core4: 10.88        Core5: 143.16        
Core6: 16.26        Core7: 117.01        
Core8: 30.71        Core9: 103.80        
Core10: 23.16        Core11: 191.35        
Core12: 36.34        Core13: 183.91        
Core14: 25.79        Core15: 187.23        
Core16: 28.37        Core17: 14.87        
Core18: 29.96        Core19: 16.26        
Core20: 29.62        Core21: 149.23        
Core22: 28.08        Core23: 54.87        
Core24: 31.32        Core25: 126.99        
Core26: 26.25        Core27: 177.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.61
Socket1: 104.23
DDR read Latency(ns)
Socket0: 29153.78
Socket1: 259.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.45        Core1: 150.22        
Core2: 36.91        Core3: 159.34        
Core4: 20.04        Core5: 140.29        
Core6: 25.67        Core7: 130.62        
Core8: 29.57        Core9: 103.82        
Core10: 27.46        Core11: 194.40        
Core12: 35.16        Core13: 187.54        
Core14: 24.35        Core15: 191.65        
Core16: 28.14        Core17: 14.50        
Core18: 29.70        Core19: 15.55        
Core20: 28.89        Core21: 148.43        
Core22: 33.13        Core23: 72.78        
Core24: 35.60        Core25: 132.05        
Core26: 34.40        Core27: 180.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.71
Socket1: 107.49
DDR read Latency(ns)
Socket0: 30378.99
Socket1: 259.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.57        Core1: 145.68        
Core2: 14.45        Core3: 156.49        
Core4: 17.60        Core5: 146.96        
Core6: 22.75        Core7: 123.95        
Core8: 26.23        Core9: 105.76        
Core10: 22.84        Core11: 193.06        
Core12: 24.58        Core13: 184.51        
Core14: 27.85        Core15: 189.31        
Core16: 29.44        Core17: 15.09        
Core18: 29.73        Core19: 16.73        
Core20: 29.01        Core21: 146.78        
Core22: 29.12        Core23: 58.86        
Core24: 30.96        Core25: 127.93        
Core26: 32.53        Core27: 178.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.65
Socket1: 106.05
DDR read Latency(ns)
Socket0: 29358.10
Socket1: 259.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.37        Core1: 146.49        
Core2: 18.80        Core3: 152.85        
Core4: 14.59        Core5: 139.65        
Core6: 23.46        Core7: 119.09        
Core8: 22.91        Core9: 102.42        
Core10: 30.53        Core11: 191.26        
Core12: 30.49        Core13: 183.24        
Core14: 30.08        Core15: 187.28        
Core16: 28.83        Core17: 14.88        
Core18: 29.25        Core19: 15.61        
Core20: 27.60        Core21: 149.52        
Core22: 30.09        Core23: 58.54        
Core24: 29.49        Core25: 131.35        
Core26: 32.72        Core27: 176.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.11
Socket1: 104.09
DDR read Latency(ns)
Socket0: 29053.24
Socket1: 258.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 144.45        
Core2: 31.80        Core3: 154.29        
Core4: 18.48        Core5: 142.42        
Core6: 27.43        Core7: 120.58        
Core8: 13.58        Core9: 102.78        
Core10: 25.74        Core11: 191.33        
Core12: 25.99        Core13: 182.10        
Core14: 23.21        Core15: 188.01        
Core16: 27.44        Core17: 15.27        
Core18: 29.21        Core19: 16.14        
Core20: 28.89        Core21: 145.96        
Core22: 30.37        Core23: 65.68        
Core24: 30.46        Core25: 128.71        
Core26: 30.44        Core27: 177.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.27
Socket1: 105.85
DDR read Latency(ns)
Socket0: 28762.52
Socket1: 260.75
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.85        Core1: 156.55        
Core2: 39.60        Core3: 157.33        
Core4: 35.01        Core5: 144.28        
Core6: 31.01        Core7: 126.85        
Core8: 27.47        Core9: 102.56        
Core10: 17.94        Core11: 175.41        
Core12: 14.00        Core13: 188.56        
Core14: 25.51        Core15: 189.01        
Core16: 23.33        Core17: 16.24        
Core18: 27.09        Core19: 15.88        
Core20: 31.90        Core21: 143.54        
Core22: 30.59        Core23: 36.21        
Core24: 30.87        Core25: 131.59        
Core26: 27.33        Core27: 166.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 100.58
DDR read Latency(ns)
Socket0: 26734.83
Socket1: 251.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.89        Core1: 156.70        
Core2: 30.70        Core3: 157.94        
Core4: 35.20        Core5: 144.23        
Core6: 30.59        Core7: 126.79        
Core8: 13.59        Core9: 100.07        
Core10: 25.83        Core11: 174.75        
Core12: 18.24        Core13: 188.52        
Core14: 24.60        Core15: 188.42        
Core16: 24.09        Core17: 16.62        
Core18: 25.77        Core19: 15.63        
Core20: 30.42        Core21: 145.11        
Core22: 29.54        Core23: 46.03        
Core24: 30.63        Core25: 129.70        
Core26: 30.16        Core27: 166.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 101.55
DDR read Latency(ns)
Socket0: 28260.13
Socket1: 257.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.13        Core1: 155.84        
Core2: 27.07        Core3: 155.58        
Core4: 29.79        Core5: 143.68        
Core6: 33.61        Core7: 127.60        
Core8: 13.32        Core9: 100.29        
Core10: 22.47        Core11: 173.44        
Core12: 23.63        Core13: 188.08        
Core14: 22.38        Core15: 188.96        
Core16: 23.78        Core17: 16.28        
Core18: 21.83        Core19: 14.71        
Core20: 27.84        Core21: 145.30        
Core22: 30.29        Core23: 49.61        
Core24: 30.40        Core25: 130.01        
Core26: 29.71        Core27: 165.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.00
Socket1: 100.90
DDR read Latency(ns)
Socket0: 27450.55
Socket1: 257.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.42        Core1: 156.03        
Core2: 32.12        Core3: 155.93        
Core4: 37.07        Core5: 137.02        
Core6: 28.78        Core7: 129.40        
Core8: 18.08        Core9: 100.72        
Core10: 28.82        Core11: 176.05        
Core12: 23.88        Core13: 187.58        
Core14: 18.11        Core15: 189.15        
Core16: 25.93        Core17: 16.58        
Core18: 37.65        Core19: 14.97        
Core20: 34.07        Core21: 143.09        
Core22: 30.29        Core23: 51.81        
Core24: 31.52        Core25: 128.65        
Core26: 28.51        Core27: 165.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.40
Socket1: 101.24
DDR read Latency(ns)
Socket0: 29085.06
Socket1: 260.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.29        Core1: 156.56        
Core2: 35.47        Core3: 154.33        
Core4: 42.61        Core5: 132.10        
Core6: 39.23        Core7: 123.58        
Core8: 31.99        Core9: 97.57        
Core10: 24.85        Core11: 172.37        
Core12: 25.32        Core13: 186.25        
Core14: 19.94        Core15: 187.95        
Core16: 29.78        Core17: 16.62        
Core18: 24.37        Core19: 14.03        
Core20: 24.48        Core21: 143.63        
Core22: 29.87        Core23: 52.48        
Core24: 29.68        Core25: 130.96        
Core26: 30.89        Core27: 163.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.75
Socket1: 100.09
DDR read Latency(ns)
Socket0: 28319.27
Socket1: 260.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.71        Core1: 156.43        
Core2: 37.83        Core3: 155.44        
Core4: 31.34        Core5: 141.87        
Core6: 26.39        Core7: 128.99        
Core8: 32.36        Core9: 97.92        
Core10: 12.72        Core11: 172.05        
Core12: 23.84        Core13: 186.71        
Core14: 18.28        Core15: 187.70        
Core16: 23.51        Core17: 17.89        
Core18: 26.68        Core19: 14.62        
Core20: 23.85        Core21: 144.79        
Core22: 30.29        Core23: 52.30        
Core24: 30.93        Core25: 130.92        
Core26: 31.00        Core27: 163.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.68
Socket1: 101.78
DDR read Latency(ns)
Socket0: 27597.11
Socket1: 259.51
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.06        Core1: 144.36        
Core2: 34.03        Core3: 156.62        
Core4: 35.00        Core5: 163.60        
Core6: 33.61        Core7: 125.21        
Core8: 29.92        Core9: 87.83        
Core10: 12.28        Core11: 192.36        
Core12: 25.17        Core13: 192.52        
Core14: 19.58        Core15: 182.26        
Core16: 26.17        Core17: 26.08        
Core18: 26.21        Core19: 23.57        
Core20: 30.91        Core21: 141.87        
Core22: 29.32        Core23: 32.26        
Core24: 31.10        Core25: 138.78        
Core26: 26.96        Core27: 177.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.67
Socket1: 110.16
DDR read Latency(ns)
Socket0: 27128.68
Socket1: 251.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.66        Core1: 148.16        
Core2: 30.09        Core3: 155.40        
Core4: 41.41        Core5: 163.48        
Core6: 33.41        Core7: 117.60        
Core8: 38.58        Core9: 86.70        
Core10: 36.80        Core11: 191.33        
Core12: 21.17        Core13: 191.27        
Core14: 29.58        Core15: 179.52        
Core16: 37.84        Core17: 30.34        
Core18: 38.59        Core19: 22.83        
Core20: 32.81        Core21: 141.91        
Core22: 35.39        Core23: 35.98        
Core24: 30.87        Core25: 133.44        
Core26: 31.25        Core27: 175.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.97
Socket1: 111.43
DDR read Latency(ns)
Socket0: 27916.62
Socket1: 255.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.56        Core1: 145.30        
Core2: 32.42        Core3: 154.63        
Core4: 34.43        Core5: 161.69        
Core6: 32.09        Core7: 121.85        
Core8: 26.79        Core9: 87.10        
Core10: 25.13        Core11: 191.56        
Core12: 14.15        Core13: 191.48        
Core14: 22.93        Core15: 180.02        
Core16: 25.55        Core17: 25.72        
Core18: 25.04        Core19: 22.09        
Core20: 27.13        Core21: 145.46        
Core22: 28.23        Core23: 37.45        
Core24: 30.39        Core25: 131.77        
Core26: 31.30        Core27: 176.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.73
Socket1: 109.32
DDR read Latency(ns)
Socket0: 26907.04
Socket1: 256.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.81        Core1: 146.89        
Core2: 33.52        Core3: 156.74        
Core4: 31.21        Core5: 162.44        
Core6: 38.84        Core7: 122.68        
Core8: 33.92        Core9: 87.36        
Core10: 27.10        Core11: 190.40        
Core12: 17.79        Core13: 191.86        
Core14: 12.85        Core15: 180.70        
Core16: 26.12        Core17: 26.02        
Core18: 26.56        Core19: 23.52        
Core20: 24.96        Core21: 142.12        
Core22: 24.15        Core23: 34.50        
Core24: 30.65        Core25: 136.81        
Core26: 30.92        Core27: 177.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 110.80
DDR read Latency(ns)
Socket0: 27301.19
Socket1: 253.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.34        Core1: 146.53        
Core2: 33.03        Core3: 155.25        
Core4: 32.67        Core5: 159.73        
Core6: 30.91        Core7: 124.03        
Core8: 33.94        Core9: 86.62        
Core10: 34.32        Core11: 191.46        
Core12: 14.06        Core13: 191.67        
Core14: 15.80        Core15: 181.52        
Core16: 24.65        Core17: 26.55        
Core18: 27.62        Core19: 23.91        
Core20: 24.39        Core21: 143.92        
Core22: 26.78        Core23: 36.15        
Core24: 30.21        Core25: 133.43        
Core26: 30.37        Core27: 175.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 111.12
DDR read Latency(ns)
Socket0: 27010.51
Socket1: 254.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.75        Core1: 146.45        
Core2: 31.58        Core3: 156.96        
Core4: 34.41        Core5: 161.81        
Core6: 32.12        Core7: 120.79        
Core8: 27.94        Core9: 89.17        
Core10: 28.07        Core11: 192.82        
Core12: 14.16        Core13: 192.48        
Core14: 26.28        Core15: 181.54        
Core16: 24.44        Core17: 24.07        
Core18: 25.55        Core19: 24.21        
Core20: 26.86        Core21: 143.61        
Core22: 25.77        Core23: 29.10        
Core24: 31.20        Core25: 135.94        
Core26: 31.53        Core27: 179.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.93
Socket1: 109.09
DDR read Latency(ns)
Socket0: 28082.50
Socket1: 258.58
