Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Sep 28 19:35:32 2020
| Host         : David-NTU-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file decrypt_top_timing_summary_routed.rpt -pb decrypt_top_timing_summary_routed.pb -rpx decrypt_top_timing_summary_routed.rpx -warn_on_violation
| Design       : decrypt_top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: gf2mz_add/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gf2mz_add/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gf2mz_add/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gf2mz_add/WRITE_done_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gf2mz_add/done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.102        0.000                      0                43345        0.020        0.000                      0                43345        1.875        0.000                       0                 24844  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.102        0.000                      0                43345        0.020        0.000                      0                43345        1.875        0.000                       0                 24844  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul41/c_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.580ns (10.451%)  route 4.970ns (89.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 10.869 - 6.250 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.676     4.904    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.456     5.360 r  gf2mz/ctrl/mul_start_reg_rep__2/Q
                         net (fo=895, routed)         1.380     6.740    gf2mz/ctrl/a_reg[0]
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.124     6.864 r  gf2mz/ctrl/c[100]_i_1__8/O
                         net (fo=3636, routed)        3.590    10.454    gf2mz/mul41/SR[0]
    SLICE_X20Y189        FDRE                                         r  gf2mz/mul41/c_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.638    10.869    gf2mz/mul41/clk_IBUF_BUFG
    SLICE_X20Y189        FDRE                                         r  gf2mz/mul41/c_reg[12]/C
                         clock pessimism              0.246    11.115    
                         clock uncertainty           -0.035    11.080    
    SLICE_X20Y189        FDRE (Setup_fdre_C_R)       -0.524    10.556    gf2mz/mul41/c_reg[12]
  -------------------------------------------------------------------
                         required time                         10.556    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul52/c_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.580ns (10.362%)  route 5.017ns (89.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.609ns = ( 10.859 - 6.250 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.676     4.904    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.456     5.360 r  gf2mz/ctrl/mul_start_reg_rep__2/Q
                         net (fo=895, routed)         1.380     6.740    gf2mz/ctrl/a_reg[0]
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.124     6.864 r  gf2mz/ctrl/c[100]_i_1__8/O
                         net (fo=3636, routed)        3.637    10.501    gf2mz/mul52/SR[0]
    SLICE_X9Y172         FDRE                                         r  gf2mz/mul52/c_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.628    10.859    gf2mz/mul52/clk_IBUF_BUFG
    SLICE_X9Y172         FDRE                                         r  gf2mz/mul52/c_reg[1]/C
                         clock pessimism              0.246    11.105    
                         clock uncertainty           -0.035    11.070    
    SLICE_X9Y172         FDRE (Setup_fdre_C_R)       -0.429    10.641    gf2mz/mul52/c_reg[1]
  -------------------------------------------------------------------
                         required time                         10.641    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul52/c_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.580ns (10.604%)  route 4.890ns (89.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.612ns = ( 10.862 - 6.250 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.676     4.904    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.456     5.360 r  gf2mz/ctrl/mul_start_reg_rep__2/Q
                         net (fo=895, routed)         1.380     6.740    gf2mz/ctrl/a_reg[0]
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.124     6.864 r  gf2mz/ctrl/c[100]_i_1__8/O
                         net (fo=3636, routed)        3.509    10.374    gf2mz/mul52/SR[0]
    SLICE_X10Y171        FDRE                                         r  gf2mz/mul52/c_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.631    10.862    gf2mz/mul52/clk_IBUF_BUFG
    SLICE_X10Y171        FDRE                                         r  gf2mz/mul52/c_reg[5]/C
                         clock pessimism              0.246    11.108    
                         clock uncertainty           -0.035    11.073    
    SLICE_X10Y171        FDRE (Setup_fdre_C_R)       -0.524    10.549    gf2mz/mul52/c_reg[5]
  -------------------------------------------------------------------
                         required time                         10.549    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul50/c_reg[80]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.580ns (10.569%)  route 4.908ns (89.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.629ns = ( 10.879 - 6.250 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.676     4.904    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.456     5.360 r  gf2mz/ctrl/mul_start_reg_rep__2/Q
                         net (fo=895, routed)         1.380     6.740    gf2mz/ctrl/a_reg[0]
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.124     6.864 r  gf2mz/ctrl/c[100]_i_1__8/O
                         net (fo=3636, routed)        3.528    10.392    gf2mz/mul50/SR[0]
    SLICE_X20Y138        FDRE                                         r  gf2mz/mul50/c_reg[80]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.647    10.879    gf2mz/mul50/clk_IBUF_BUFG
    SLICE_X20Y138        FDRE                                         r  gf2mz/mul50/c_reg[80]/C
                         clock pessimism              0.254    11.133    
                         clock uncertainty           -0.035    11.098    
    SLICE_X20Y138        FDRE (Setup_fdre_C_R)       -0.524    10.574    gf2mz/mul50/c_reg[80]
  -------------------------------------------------------------------
                         required time                         10.574    
                         arrival time                         -10.392    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 gf2mz/mul51/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul51/c_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 0.419ns (7.415%)  route 5.232ns (92.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 10.857 - 6.250 ) 
    Source Clock Delay      (SCD):    4.855ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.627     4.855    gf2mz/mul51/clk_IBUF_BUFG
    SLICE_X78Y122        FDRE                                         r  gf2mz/mul51/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.419     5.274 r  gf2mz/mul51/start_en_reg/Q
                         net (fo=201, routed)         5.232    10.505    gf2mz/mul51/start_en
    SLICE_X37Y190        FDRE                                         r  gf2mz/mul51/c_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.626    10.857    gf2mz/mul51/clk_IBUF_BUFG
    SLICE_X37Y190        FDRE                                         r  gf2mz/mul51/c_reg[10]/C
                         clock pessimism              0.246    11.103    
                         clock uncertainty           -0.035    11.068    
    SLICE_X37Y190        FDRE (Setup_fdre_C_CE)      -0.378    10.690    gf2mz/mul51/c_reg[10]
  -------------------------------------------------------------------
                         required time                         10.690    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 gf2mz/mul10/start_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul10/a_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 0.580ns (9.448%)  route 5.559ns (90.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 10.965 - 6.250 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.660     4.888    gf2mz/mul10/clk_IBUF_BUFG
    SLICE_X99Y130        FDRE                                         r  gf2mz/mul10/start_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y130        FDRE (Prop_fdre_C_Q)         0.456     5.344 r  gf2mz/mul10/start_en_reg/Q
                         net (fo=201, routed)         5.559    10.903    gf2mz/mul10/start_en
    SLICE_X121Y98        LUT4 (Prop_lut4_I2_O)        0.124    11.027 r  gf2mz/mul10/a[33]_i_1__3/O
                         net (fo=1, routed)           0.000    11.027    gf2mz/mul10/a[33]_i_1__3_n_0
    SLICE_X121Y98        FDRE                                         r  gf2mz/mul10/a_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.734    10.965    gf2mz/mul10/clk_IBUF_BUFG
    SLICE_X121Y98        FDRE                                         r  gf2mz/mul10/a_reg[33]/C
                         clock pessimism              0.254    11.219    
                         clock uncertainty           -0.035    11.184    
    SLICE_X121Y98        FDRE (Setup_fdre_C_D)        0.029    11.213    gf2mz/mul10/a_reg[33]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul50/c_reg[89]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.486ns  (logic 0.580ns (10.573%)  route 4.906ns (89.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 10.883 - 6.250 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.676     4.904    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.456     5.360 r  gf2mz/ctrl/mul_start_reg_rep__2/Q
                         net (fo=895, routed)         1.380     6.740    gf2mz/ctrl/a_reg[0]
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.124     6.864 r  gf2mz/ctrl/c[100]_i_1__8/O
                         net (fo=3636, routed)        3.526    10.390    gf2mz/mul50/SR[0]
    SLICE_X18Y142        FDRE                                         r  gf2mz/mul50/c_reg[89]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.651    10.883    gf2mz/mul50/clk_IBUF_BUFG
    SLICE_X18Y142        FDRE                                         r  gf2mz/mul50/c_reg[89]/C
                         clock pessimism              0.254    11.137    
                         clock uncertainty           -0.035    11.102    
    SLICE_X18Y142        FDRE (Setup_fdre_C_R)       -0.524    10.578    gf2mz/mul50/c_reg[89]
  -------------------------------------------------------------------
                         required time                         10.578    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul52/c_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 0.580ns (10.692%)  route 4.845ns (89.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.607ns = ( 10.857 - 6.250 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.676     4.904    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.456     5.360 r  gf2mz/ctrl/mul_start_reg_rep__2/Q
                         net (fo=895, routed)         1.380     6.740    gf2mz/ctrl/a_reg[0]
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.124     6.864 r  gf2mz/ctrl/c[100]_i_1__8/O
                         net (fo=3636, routed)        3.465    10.329    gf2mz/mul52/SR[0]
    SLICE_X14Y174        FDRE                                         r  gf2mz/mul52/c_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.626    10.857    gf2mz/mul52/clk_IBUF_BUFG
    SLICE_X14Y174        FDRE                                         r  gf2mz/mul52/c_reg[2]/C
                         clock pessimism              0.246    11.103    
                         clock uncertainty           -0.035    11.068    
    SLICE_X14Y174        FDRE (Setup_fdre_C_R)       -0.524    10.544    gf2mz/mul52/c_reg[2]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul41/c_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 0.580ns (10.698%)  route 4.842ns (89.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 10.860 - 6.250 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.676     4.904    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.456     5.360 r  gf2mz/ctrl/mul_start_reg_rep__2/Q
                         net (fo=895, routed)         1.380     6.740    gf2mz/ctrl/a_reg[0]
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.124     6.864 r  gf2mz/ctrl/c[100]_i_1__8/O
                         net (fo=3636, routed)        3.461    10.325    gf2mz/mul41/SR[0]
    SLICE_X36Y197        FDRE                                         r  gf2mz/mul41/c_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.629    10.860    gf2mz/mul41/clk_IBUF_BUFG
    SLICE_X36Y197        FDRE                                         r  gf2mz/mul41/c_reg[51]/C
                         clock pessimism              0.246    11.106    
                         clock uncertainty           -0.035    11.071    
    SLICE_X36Y197        FDRE (Setup_fdre_C_R)       -0.524    10.547    gf2mz/mul41/c_reg[51]
  -------------------------------------------------------------------
                         required time                         10.547    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 gf2mz/ctrl/mul_start_reg_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul52/c_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 0.580ns (10.687%)  route 4.847ns (89.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.616ns = ( 10.866 - 6.250 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.227 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.676     4.904    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X103Y142       FDRE                                         r  gf2mz/ctrl/mul_start_reg_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y142       FDRE (Prop_fdre_C_Q)         0.456     5.360 r  gf2mz/ctrl/mul_start_reg_rep__2/Q
                         net (fo=895, routed)         1.380     6.740    gf2mz/ctrl/a_reg[0]
    SLICE_X91Y163        LUT2 (Prop_lut2_I0_O)        0.124     6.864 r  gf2mz/ctrl/c[100]_i_1__8/O
                         net (fo=3636, routed)        3.467    10.331    gf2mz/mul52/SR[0]
    SLICE_X8Y166         FDRE                                         r  gf2mz/mul52/c_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    U20                                               0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.849     7.099 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     9.140    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.231 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       1.635    10.866    gf2mz/mul52/clk_IBUF_BUFG
    SLICE_X8Y166         FDRE                                         r  gf2mz/mul52/c_reg[15]/C
                         clock pessimism              0.246    11.112    
                         clock uncertainty           -0.035    11.077    
    SLICE_X8Y166         FDRE (Setup_fdre_C_R)       -0.524    10.553    gf2mz/mul52/c_reg[15]
  -------------------------------------------------------------------
                         required time                         10.553    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  0.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 RSR/SA/data_in_4_201_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RSR/SA/AB_4_201/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.952%)  route 0.219ns (54.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.631     1.559    RSR/SA/clk_IBUF_BUFG
    SLICE_X83Y55         FDRE                                         r  RSR/SA/data_in_4_201_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RSR/SA/data_in_4_201_reg/Q
                         net (fo=2, routed)           0.219     1.919    RSR/SA/AB_4_201/data_in_4_201
    SLICE_X84Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.964 r  RSR/SA/AB_4_201/r_i_1__199/O
                         net (fo=1, routed)           0.000     1.964    RSR/SA/AB_4_201/r_i_1__199_n_0
    SLICE_X84Y57         FDRE                                         r  RSR/SA/AB_4_201/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.905     2.084    RSR/SA/AB_4_201/clk_IBUF_BUFG
    SLICE_X84Y57         FDRE                                         r  RSR/SA/AB_4_201/r_reg/C
                         clock pessimism             -0.260     1.824    
    SLICE_X84Y57         FDRE (Hold_fdre_C_D)         0.120     1.944    RSR/SA/AB_4_201/r_reg
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 gf2mz/mul14/a_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            gf2mz/mul14/a_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.605%)  route 0.142ns (40.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.660     1.588    gf2mz/mul14/clk_IBUF_BUFG
    SLICE_X116Y99        FDRE                                         r  gf2mz/mul14/a_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y99        FDRE (Prop_fdre_C_Q)         0.164     1.752 r  gf2mz/mul14/a_reg[23]/Q
                         net (fo=1, routed)           0.142     1.894    gf2mz/mul14/a_reg_n_0_[23]
    SLICE_X116Y100       LUT4 (Prop_lut4_I3_O)        0.045     1.939 r  gf2mz/mul14/a[39]_i_1__22/O
                         net (fo=1, routed)           0.000     1.939    gf2mz/mul14/a[39]_i_1__22_n_0
    SLICE_X116Y100       FDRE                                         r  gf2mz/mul14/a_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.865     2.044    gf2mz/mul14/clk_IBUF_BUFG
    SLICE_X116Y100       FDRE                                         r  gf2mz/mul14/a_reg[39]/C
                         clock pessimism             -0.257     1.787    
    SLICE_X116Y100       FDRE (Hold_fdre_C_D)         0.121     1.908    gf2mz/mul14/a_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 RSR/SA/op_in_4_200_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            RSR/SA/op_in_4_201_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.517%)  route 0.232ns (55.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.631     1.559    RSR/SA/clk_IBUF_BUFG
    SLICE_X83Y54         FDRE                                         r  RSR/SA/op_in_4_200_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  RSR/SA/op_in_4_200_reg[0]/Q
                         net (fo=3, routed)           0.232     1.932    RSR/SA/AB_4_200/Q[0]
    SLICE_X84Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.977 r  RSR/SA/AB_4_200/op_in_4_201[0]_i_1/O
                         net (fo=1, routed)           0.000     1.977    RSR/SA/op_out_4_200[0]
    SLICE_X84Y56         FDRE                                         r  RSR/SA/op_in_4_201_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.906     2.085    RSR/SA/clk_IBUF_BUFG
    SLICE_X84Y56         FDRE                                         r  RSR/SA/op_in_4_201_reg[0]/C
                         clock pessimism             -0.260     1.825    
    SLICE_X84Y56         FDRE (Hold_fdre_C_D)         0.120     1.945    RSR/SA/op_in_4_201_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mem_y/mem_reg_1/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.570     1.497    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y113        FDRE                                         r  gf2mz/ctrl/B_dob_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141     1.638 r  gf2mz/ctrl/B_dob_reg[59]/Q
                         net (fo=1, routed)           0.108     1.746    mem_y/dib[59]
    RAMB36_X5Y22         RAMB36E1                                     r  mem_y/mem_reg_1/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.884     2.063    mem_y/clk_IBUF_BUFG
    RAMB36_X5Y22         RAMB36E1                                     r  mem_y/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.506     1.558    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.155     1.713    mem_y/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[420]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mem_y/mem_reg_11/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.573     1.500    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X77Y145        FDRE                                         r  gf2mz/ctrl/B_dob_reg[420]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y145        FDRE (Prop_fdre_C_Q)         0.141     1.641 r  gf2mz/ctrl/B_dob_reg[420]/Q
                         net (fo=1, routed)           0.106     1.747    mem_y/dib[420]
    RAMB36_X4Y29         RAMB36E1                                     r  mem_y/mem_reg_11/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.886     2.065    mem_y/clk_IBUF_BUFG
    RAMB36_X4Y29         RAMB36E1                                     r  mem_y/mem_reg_11/CLKBWRCLK
                         clock pessimism             -0.507     1.559    
    RAMB36_X4Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.155     1.714    mem_y/mem_reg_11
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[260]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mem_y/mem_reg_7/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.574     1.501    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y145        FDRE                                         r  gf2mz/ctrl/B_dob_reg[260]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  gf2mz/ctrl/B_dob_reg[260]/Q
                         net (fo=1, routed)           0.106     1.748    mem_y/dib[260]
    RAMB36_X5Y29         RAMB36E1                                     r  mem_y/mem_reg_7/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.886     2.065    mem_y/clk_IBUF_BUFG
    RAMB36_X5Y29         RAMB36E1                                     r  mem_y/mem_reg_7/CLKBWRCLK
                         clock pessimism             -0.506     1.560    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.715    mem_y/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_doa_reg[369]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mem_y/mem_reg_10/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.579     1.506    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X63Y139        FDRE                                         r  gf2mz/ctrl/B_doa_reg[369]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y139        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  gf2mz/ctrl/B_doa_reg[369]/Q
                         net (fo=1, routed)           0.107     1.754    mem_y/dia[369]
    RAMB36_X3Y27         RAMB36E1                                     r  mem_y/mem_reg_10/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.892     2.071    mem_y/clk_IBUF_BUFG
    RAMB36_X3Y27         RAMB36E1                                     r  mem_y/mem_reg_10/CLKARDCLK
                         clock pessimism             -0.507     1.565    
    RAMB36_X3Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.720    mem_y/mem_reg_10
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mem_y/mem_reg_1/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.572     1.499    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y111        FDRE                                         r  gf2mz/ctrl/B_dob_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y111        FDRE (Prop_fdre_C_Q)         0.141     1.640 r  gf2mz/ctrl/B_dob_reg[44]/Q
                         net (fo=1, routed)           0.108     1.748    mem_y/dib[44]
    RAMB36_X5Y22         RAMB36E1                                     r  mem_y/mem_reg_1/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.884     2.063    mem_y/clk_IBUF_BUFG
    RAMB36_X5Y22         RAMB36E1                                     r  mem_y/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.506     1.558    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.713    mem_y/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mem_y/mem_reg_4/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.566     1.493    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y130        FDRE                                         r  gf2mz/ctrl/B_dob_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y130        FDRE (Prop_fdre_C_Q)         0.141     1.634 r  gf2mz/ctrl/B_dob_reg[164]/Q
                         net (fo=1, routed)           0.107     1.741    mem_y/dib[164]
    RAMB36_X5Y26         RAMB36E1                                     r  mem_y/mem_reg_4/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.877     2.056    mem_y/clk_IBUF_BUFG
    RAMB36_X5Y26         RAMB36E1                                     r  mem_y/mem_reg_4/CLKBWRCLK
                         clock pessimism             -0.506     1.551    
    RAMB36_X5Y26         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.155     1.706    mem_y/mem_reg_4
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 gf2mz/ctrl/B_dob_reg[279]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            mem_y/mem_reg_7/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.902    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.928 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.575     1.502    gf2mz/ctrl/clk_IBUF_BUFG
    SLICE_X89Y149        FDRE                                         r  gf2mz/ctrl/B_dob_reg[279]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y149        FDRE (Prop_fdre_C_Q)         0.141     1.643 r  gf2mz/ctrl/B_dob_reg[279]/Q
                         net (fo=1, routed)           0.107     1.750    mem_y/dib[279]
    RAMB36_X5Y29         RAMB36E1                                     r  mem_y/mem_reg_7/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.150    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.179 r  clk_IBUF_BUFG_inst/O
                         net (fo=24843, routed)       0.886     2.065    mem_y/clk_IBUF_BUFG
    RAMB36_X5Y29         RAMB36E1                                     r  mem_y/mem_reg_7/CLKBWRCLK
                         clock pessimism             -0.506     1.560    
    RAMB36_X5Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.155     1.715    mem_y/mem_reg_7
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X1Y45   mem_se/mem_reg_16/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB18_X1Y45   mem_se/mem_reg_16/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB36_X4Y28   mem_y/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB36_X4Y28   mem_y/mem_reg_13/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X2Y43   mem_se/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB18_X2Y43   mem_se/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB18_X3Y53   mem_se/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB18_X3Y53   mem_se/mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.250       3.306      RAMB36_X5Y24   mem_y/mem_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         6.250       3.306      RAMB36_X5Y24   mem_y/mem_reg_14/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X76Y96   mem_finv/mem_reg_0_1_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X76Y96   mem_finv/mem_reg_0_1_100_100/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X76Y96   mem_finv/mem_reg_0_1_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X76Y96   mem_finv/mem_reg_0_1_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X76Y94   mem_finv/mem_reg_0_1_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X76Y94   mem_finv/mem_reg_0_1_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X76Y94   mem_finv/mem_reg_0_1_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X76Y94   mem_finv/mem_reg_0_1_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X56Y101  mem_finv/mem_reg_0_1_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X56Y101  mem_finv/mem_reg_0_1_60_60/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X56Y88   mem_finv/mem_reg_0_1_38_38/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X56Y88   mem_finv/mem_reg_0_1_39_39/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X56Y88   mem_finv/mem_reg_0_1_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X56Y88   mem_finv/mem_reg_0_1_40_40/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X52Y89   mem_finv/mem_reg_0_1_49_49/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X52Y89   mem_finv/mem_reg_0_1_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X52Y89   mem_finv/mem_reg_0_1_50_50/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X52Y89   mem_finv/mem_reg_0_1_51_51/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X52Y102  mem_finv/mem_reg_0_1_56_56/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X52Y102  mem_finv/mem_reg_0_1_57_57/SP/CLK



