-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             ls5382@newnano.poly.edu                             
-- Generated date:           Thu Sep 16 18:47:29 EDT 2021                        

Solution Settings: peaseNTT.v2
  Current state: schedule
  Project: Catapult_2
  
  Design Input Files Specified
    $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_int.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
    $PROJECT_HOME/include/ntt.h
    $PROJECT_HOME/src/main.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
        $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/src/utils.cpp
    $PROJECT_HOME/../../../../NTT_Xilinx/Catapult/peaseNTT_md/directives.tcl
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /peaseNTT/core                     426    6261       6264            0  0          
    Design Total:                      426    6261       6264            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising  5.100             20.00    0.000000 /peaseNTT/core           
    
  I/O Data Ranges
    Port                          Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ----------------------------- ---- -------- --------- --------- ------- -------- --------
    clk                           IN   Unsigned         1                                     
    rst                           IN   Unsigned         1                                     
    xt:rsc(0)(0).qa               IN   Unsigned        32                                     
    xt:rsc(0)(0).qb               IN   Unsigned        32                                     
    xt:rsc(0)(1).qa               IN   Unsigned        32                                     
    xt:rsc(0)(1).qb               IN   Unsigned        32                                     
    xt:rsc(0)(2).qa               IN   Unsigned        32                                     
    xt:rsc(0)(2).qb               IN   Unsigned        32                                     
    xt:rsc(0)(3).qa               IN   Unsigned        32                                     
    xt:rsc(0)(3).qb               IN   Unsigned        32                                     
    p:rsc.dat                     IN   Unsigned        32                                     
    r:rsc.dat                     IN   Unsigned        32                                     
    twiddle:rsc(0)(0).q           IN   Unsigned        32                                     
    twiddle:rsc(0)(1).q           IN   Unsigned        32                                     
    twiddle:rsc(0)(2).q           IN   Unsigned        32                                     
    twiddle:rsc(0)(3).q           IN   Unsigned        32                                     
    twiddle_h:rsc(0)(0).q         IN   Unsigned        32                                     
    twiddle_h:rsc(0)(1).q         IN   Unsigned        32                                     
    twiddle_h:rsc(0)(2).q         IN   Unsigned        32                                     
    twiddle_h:rsc(0)(3).q         IN   Unsigned        32                                     
    xt:rsc(0)(0).adra             OUT  Unsigned        10                                     
    xt:rsc(0)(0).da               OUT  Unsigned        32                                     
    xt:rsc(0)(0).wea              OUT  Unsigned         1                                     
    xt:rsc(0)(0).adrb             OUT  Unsigned        10                                     
    xt:rsc(0)(0).db               OUT  Unsigned        32                                     
    xt:rsc(0)(0).web              OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(0).lz        OUT  Unsigned         1                                     
    xt:rsc(0)(1).adra             OUT  Unsigned        10                                     
    xt:rsc(0)(1).da               OUT  Unsigned        32                                     
    xt:rsc(0)(1).wea              OUT  Unsigned         1                                     
    xt:rsc(0)(1).adrb             OUT  Unsigned        10                                     
    xt:rsc(0)(1).db               OUT  Unsigned        32                                     
    xt:rsc(0)(1).web              OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(1).lz        OUT  Unsigned         1                                     
    xt:rsc(0)(2).adra             OUT  Unsigned        10                                     
    xt:rsc(0)(2).da               OUT  Unsigned        32                                     
    xt:rsc(0)(2).wea              OUT  Unsigned         1                                     
    xt:rsc(0)(2).adrb             OUT  Unsigned        10                                     
    xt:rsc(0)(2).db               OUT  Unsigned        32                                     
    xt:rsc(0)(2).web              OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(2).lz        OUT  Unsigned         1                                     
    xt:rsc(0)(3).adra             OUT  Unsigned        10                                     
    xt:rsc(0)(3).da               OUT  Unsigned        32                                     
    xt:rsc(0)(3).wea              OUT  Unsigned         1                                     
    xt:rsc(0)(3).adrb             OUT  Unsigned        10                                     
    xt:rsc(0)(3).db               OUT  Unsigned        32                                     
    xt:rsc(0)(3).web              OUT  Unsigned         1                                     
    xt:rsc.triosy(0)(3).lz        OUT  Unsigned         1                                     
    p:rsc.triosy.lz               OUT  Unsigned         1                                     
    r:rsc.triosy.lz               OUT  Unsigned         1                                     
    twiddle:rsc(0)(0).radr        OUT  Unsigned        10                                     
    twiddle:rsc.triosy(0)(0).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(1).radr        OUT  Unsigned        10                                     
    twiddle:rsc.triosy(0)(1).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(2).radr        OUT  Unsigned        10                                     
    twiddle:rsc.triosy(0)(2).lz   OUT  Unsigned         1                                     
    twiddle:rsc(0)(3).radr        OUT  Unsigned        10                                     
    twiddle:rsc.triosy(0)(3).lz   OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(0).radr      OUT  Unsigned        10                                     
    twiddle_h:rsc.triosy(0)(0).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(1).radr      OUT  Unsigned        10                                     
    twiddle_h:rsc.triosy(0)(1).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(2).radr      OUT  Unsigned        10                                     
    twiddle_h:rsc.triosy(0)(2).lz OUT  Unsigned         1                                     
    twiddle_h:rsc(0)(3).radr      OUT  Unsigned        10                                     
    twiddle_h:rsc.triosy(0)(3).lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /peaseNTT/core/yt:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         4096 x 32
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaseNTT/core/yt    0:31 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block        Original Addresses 
      ------------ ------------------
      yt:rsc(0)(0)   0, 4, ..., 4092  
      yt:rsc(0)(1)   1, 5, ..., 4093  
      yt:rsc(0)(2)   2, 6, ..., 4094  
      yt:rsc(0)(3)   3, 7, ..., 4095  
      
    Resource Name: /peaseNTT/xt:rsc
      Memory Component: BLOCK_DPRAM_RBW_DUAL         Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable     Indices Phys Memory Address        
      ------------ ------- --------------------------
      /peaseNTT/xt    0:31 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block        Original Addresses 
      ------------ ------------------
      xt:rsc(0)(0)   0, 4, ..., 4092  
      xt:rsc(0)(1)   1, 5, ..., 4093  
      xt:rsc(0)(2)   2, 6, ..., 4094  
      xt:rsc(0)(3)   3, 7, ..., 4095  
      
    Resource Name: /peaseNTT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaseNTT/p    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /peaseNTT/r:rsc
      Memory Component: ccs_in                       Size:         1 x 32
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /peaseNTT/r    0:31 00000000-00000000 (0-0) 
      
    Resource Name: /peaseNTT/twiddle:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable          Indices Phys Memory Address        
      ----------------- ------- --------------------------
      /peaseNTT/twiddle    0:31 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block             Original Addresses 
      ----------------- ------------------
      twiddle:rsc(0)(0)   0, 4, ..., 4092  
      twiddle:rsc(0)(1)   1, 5, ..., 4093  
      twiddle:rsc(0)(2)   2, 6, ..., 4094  
      twiddle:rsc(0)(3)   3, 7, ..., 4095  
      
    Resource Name: /peaseNTT/twiddle_h:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         4096 x 32
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable            Indices Phys Memory Address        
      ------------------- ------- --------------------------
      /peaseNTT/twiddle_h    0:31 00000fff-00000000 (4095-0) 
      
      Splitting: 
      Block               Original Addresses 
      ------------------- ------------------
      twiddle_h:rsc(0)(0)   0, 4, ..., 4092  
      twiddle_h:rsc(0)(1)   1, 5, ..., 4093  
      twiddle_h:rsc(0)(2)   2, 6, ..., 4094  
      twiddle_h:rsc(0)(3)   3, 7, ..., 4095  
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process        Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    -------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /peaseNTT/core core:rlp           Infinite       0         6264  31.95 us                       
    /peaseNTT/core  main              Infinite       2         6264  31.95 us                       
    /peaseNTT/core   STAGE_LOOP              5       2         5220  26.62 us                       
    /peaseNTT/core    INNER_LOOP1          512      10          521   2.66 us            1          
    /peaseNTT/core    INNER_LOOP2          512      10          521   2.66 us            1          
    /peaseNTT/core   INNER_LOOP3           512      10          521   2.66 us            1          
    /peaseNTT/core   INNER_LOOP4           512      10          521   2.66 us            1          
    
  Loop Execution Profile
    Process        Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    -------------- ---------------- ------------ -------------------------- ----------------- --------
    /peaseNTT/core core:rlp                   0                        0.00             6264           
    /peaseNTT/core  main                      2                        0.03             6264           
    /peaseNTT/core   STAGE_LOOP              10                        0.16             5220           
    /peaseNTT/core    INNER_LOOP1          2605                       41.59                1           
    /peaseNTT/core    INNER_LOOP2          2605                       41.59                1           
    /peaseNTT/core   INNER_LOOP3            521                        8.32                1           
    /peaseNTT/core   INNER_LOOP4            521                        8.32                1           
    
  End of Report
