[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortTest/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
PP PREPROCESS FILE: ${SURELOG_DIR}/tests/ModPortTest/top.v
PP TOKENS: 
[@0,0:5='module',<56>,1:0]
[@1,6:6=' ',<74>,1:6]
[@2,7:15='dff0_test',<73>,1:7]
[@3,16:16='(',<89>,1:16]
[@4,17:18='n1',<73>,1:17]
[@5,19:19=')',<90>,1:19]
[@6,20:20=';',<95>,1:20]
[@7,21:21='\n',<82>,1:21]
[@8,22:23='  ',<74>,2:0]
[@9,24:24='(',<89>,2:2]
[@10,25:25='*',<95>,2:3]
[@11,26:26=' ',<74>,2:4]
[@12,27:30='init',<73>,2:5]
[@13,31:31=' ',<74>,2:9]
[@14,32:32='=',<87>,2:10]
[@15,33:33=' ',<74>,2:11]
[@16,34:38='32'd1',<78>,2:12]
[@17,39:39=' ',<74>,2:17]
[@18,40:40='*',<95>,2:18]
[@19,41:41=')',<90>,2:19]
[@20,42:42='\n',<82>,2:20]
[@21,43:44='  ',<74>,3:0]
[@22,45:50='output',<73>,3:2]
[@23,51:51=' ',<74>,3:8]
[@24,52:53='n1',<73>,3:9]
[@25,54:54=';',<95>,3:11]
[@26,55:55='\n',<82>,3:12]
[@27,56:57='  ',<74>,4:0]
[@28,58:60='reg',<73>,4:2]
[@29,61:61=' ',<74>,4:5]
[@30,62:63='n1',<73>,4:6]
[@31,64:64=' ',<74>,4:8]
[@32,65:65='=',<87>,4:9]
[@33,66:66=' ',<74>,4:10]
[@34,67:71='32'd0',<78>,4:11]
[@35,72:72=';',<95>,4:16]
[@36,73:73='\n',<82>,4:17]
[@37,74:82='endmodule',<57>,5:0]
[@38,83:83='\n',<82>,5:9]
[@39,84:84='\n',<82>,6:0]
[@40,85:85='\n',<82>,7:0]
[@41,86:94='interface',<58>,8:0]
[@42,95:95=' ',<74>,8:9]
[@43,96:102='AXI_BUS',<73>,8:10]
[@44,103:103=' ',<74>,8:17]
[@45,104:104='#',<95>,8:18]
[@46,105:105='(',<89>,8:19]
[@47,106:106='\n',<82>,8:20]
[@48,107:107=' ',<74>,9:0]
[@49,108:116='parameter',<73>,9:1]
[@50,117:117=' ',<74>,9:10]
[@51,118:129='AXI_ID_WIDTH',<73>,9:11]
[@52,130:132='   ',<74>,9:23]
[@53,133:133='=',<87>,9:26]
[@54,134:134=' ',<74>,9:27]
[@55,135:135='-',<95>,9:28]
[@56,136:136='1',<78>,9:29]
[@57,137:137='\n',<82>,9:30]
[@58,138:138=')',<90>,10:0]
[@59,139:139=';',<95>,10:1]
[@60,140:140='\n',<82>,10:2]
[@61,141:141='\n',<82>,11:0]
[@62,142:143='  ',<74>,12:0]
[@63,144:150='typedef',<73>,12:2]
[@64,151:151=' ',<74>,12:9]
[@65,152:156='logic',<73>,12:10]
[@66,157:157=' ',<74>,12:15]
[@67,158:158='[',<93>,12:16]
[@68,159:170='AXI_ID_WIDTH',<73>,12:17]
[@69,171:171='-',<95>,12:29]
[@70,172:172='1',<78>,12:30]
[@71,173:173=':',<95>,12:31]
[@72,174:174='0',<78>,12:32]
[@73,175:175=']',<94>,12:33]
[@74,176:178='   ',<74>,12:34]
[@75,179:182='id_t',<73>,12:37]
[@76,183:183=';',<95>,12:41]
[@77,184:184='\n',<82>,12:42]
[@78,185:186='  ',<74>,13:0]
[@79,187:187='\n',<82>,13:2]
[@80,188:189='  ',<74>,14:0]
[@81,190:194='id_t1',<73>,14:2]
[@82,195:201='       ',<74>,14:7]
[@83,202:206='aw_id',<73>,14:14]
[@84,207:207=';',<95>,14:19]
[@85,208:208='\n',<82>,14:20]
[@86,209:211='   ',<74>,15:0]
[@87,212:212='\n',<82>,15:3]
[@88,213:214='  ',<74>,16:0]
[@89,215:221='modport',<73>,16:2]
[@90,222:222=' ',<74>,16:9]
[@91,223:228='Master',<73>,16:10]
[@92,229:229=' ',<74>,16:16]
[@93,230:230='(',<89>,16:17]
[@94,231:231='\n',<82>,16:18]
[@95,232:235='    ',<74>,17:0]
[@96,236:241='output',<73>,17:4]
[@97,242:242=' ',<74>,17:10]
[@98,243:247='aw_id',<73>,17:11]
[@99,248:248='\n',<82>,17:16]
[@100,249:250='  ',<74>,18:0]
[@101,251:251=')',<90>,18:2]
[@102,252:252=';',<95>,18:3]
[@103,253:253='\n',<82>,18:4]
[@104,254:254='\n',<82>,19:0]
[@105,255:256='  ',<74>,20:0]
[@106,257:260='id_t',<73>,20:2]
[@107,261:267='       ',<74>,20:6]
[@108,268:272='rw_id',<73>,20:13]
[@109,273:273=';',<95>,20:18]
[@110,274:274='\n',<82>,20:19]
[@111,275:277='   ',<74>,21:0]
[@112,278:278='\n',<82>,21:3]
[@113,279:280='  ',<74>,22:0]
[@114,281:287='modport',<73>,22:2]
[@115,288:288=' ',<74>,22:9]
[@116,289:293='Slave',<73>,22:10]
[@117,294:294=' ',<74>,22:15]
[@118,295:295='(',<89>,22:16]
[@119,296:296='\n',<82>,22:17]
[@120,297:300='    ',<74>,23:0]
[@121,301:306='output',<73>,23:4]
[@122,307:307=' ',<74>,23:10]
[@123,308:312='ww_id',<73>,23:11]
[@124,313:313='\n',<82>,23:16]
[@125,314:315='  ',<74>,24:0]
[@126,316:316=')',<90>,24:2]
[@127,317:317=';',<95>,24:3]
[@128,318:318='\n',<82>,24:4]
[@129,319:319='\n',<82>,25:0]
[@130,320:331='endinterface',<59>,26:0]
[@131,332:332='\n',<82>,26:12]
[@132,333:333='\n',<82>,27:0]
[@133,334:334='\n',<82>,28:0]
[@134,335:343='interface',<58>,29:0]
[@135,344:344=' ',<74>,29:9]
[@136,345:350='mem_if',<73>,29:10]
[@137,351:351=' ',<74>,29:16]
[@138,352:352='(',<89>,29:17]
[@139,353:357='input',<73>,29:18]
[@140,358:358=' ',<74>,29:23]
[@141,359:362='wire',<73>,29:24]
[@142,363:363=' ',<74>,29:28]
[@143,364:366='clk',<73>,29:29]
[@144,367:367=')',<90>,29:32]
[@145,368:368=';',<95>,29:33]
[@146,369:369='\n',<82>,29:34]
[@147,370:370='\n',<82>,30:0]
[@148,371:372='  ',<74>,31:0]
[@149,373:379='modport',<73>,31:2]
[@150,380:381='  ',<74>,31:9]
[@151,382:387='system',<73>,31:11]
[@152,388:388=' ',<74>,31:17]
[@153,389:389='(',<89>,31:18]
[@154,390:394='input',<73>,31:19]
[@155,395:395=' ',<74>,31:24]
[@156,396:398='clk',<73>,31:25]
[@157,399:399=')',<90>,31:28]
[@158,400:400=';',<95>,31:29]
[@159,401:401='\n',<82>,31:30]
[@160,402:403='  ',<74>,32:0]
[@161,404:410='modport',<73>,32:2]
[@162,411:412='  ',<74>,32:9]
[@163,413:418='memory',<73>,32:11]
[@164,419:419=' ',<74>,32:17]
[@165,420:420='(',<89>,32:18]
[@166,421:426='output',<73>,32:19]
[@167,427:427=' ',<74>,32:25]
[@168,428:430='clk',<73>,32:26]
[@169,431:431=')',<90>,32:29]
[@170,432:432=';',<95>,32:30]
[@171,433:433='\n',<82>,32:31]
[@172,434:434=' ',<74>,33:0]
[@173,435:435='\n',<82>,33:1]
[@174,436:447='endinterface',<59>,34:0]
[@175,448:448='\n',<82>,34:12]
[@176,449:449='\n',<82>,35:0]
[@177,450:455='module',<56>,36:0]
[@178,456:456=' ',<74>,36:6]
[@179,457:468='memory_ctrl1',<73>,36:7]
[@180,469:469=' ',<74>,36:19]
[@181,470:470='(',<89>,36:20]
[@182,471:476='mem_if',<73>,36:21]
[@183,477:477='.',<95>,36:27]
[@184,478:484='system1',<73>,36:28]
[@185,485:485=' ',<74>,36:35]
[@186,486:488='sif',<73>,36:36]
[@187,489:489=')',<90>,36:39]
[@188,490:490=';',<95>,36:40]
[@189,491:491='\n',<82>,36:41]
[@190,492:492='\n',<82>,37:0]
[@191,493:499='typedef',<73>,38:0]
[@192,500:501='  ',<74>,38:7]
[@193,502:505='enum',<73>,38:9]
[@194,506:506=' ',<74>,38:13]
[@195,507:507='{',<91>,38:14]
[@196,508:511='IDLE',<73>,38:15]
[@197,512:512=',',<86>,38:19]
[@198,513:517='WRITE',<73>,38:20]
[@199,518:518=',',<86>,38:25]
[@200,519:522='READ',<73>,38:26]
[@201,523:523=',',<86>,38:30]
[@202,524:527='DONE',<73>,38:31]
[@203,528:528='}',<92>,38:35]
[@204,529:529=' ',<74>,38:36]
[@205,530:534='fsm_t',<73>,38:37]
[@206,535:535=';',<95>,38:42]
[@207,536:536='\n',<82>,38:43]
[@208,537:537='\n',<82>,39:0]
[@209,538:542='fsm_t',<73>,40:0]
[@210,543:543=' ',<74>,40:5]
[@211,544:548='state',<73>,40:6]
[@212,549:549=';',<95>,40:11]
[@213,550:550='\n',<82>,40:12]
[@214,551:551='\n',<82>,41:0]
[@215,552:552='\n',<82>,42:0]
[@216,553:561='endmodule',<57>,43:0]
[@217,562:562='\n',<82>,43:9]
[@218,563:563='\n',<82>,44:0]
[@219,564:569='module',<56>,45:0]
[@220,570:570=' ',<74>,45:6]
[@221,571:582='memory_ctrl2',<73>,45:7]
[@222,583:583=' ',<74>,45:19]
[@223,584:584='(',<89>,45:20]
[@224,585:590='mem_if',<73>,45:21]
[@225,591:591='.',<95>,45:27]
[@226,592:597='system',<73>,45:28]
[@227,598:598=' ',<74>,45:34]
[@228,599:601='sif',<73>,45:35]
[@229,602:602=')',<90>,45:38]
[@230,603:603=';',<95>,45:39]
[@231,604:604='\n',<82>,45:40]
[@232,605:605='\n',<82>,46:0]
[@233,606:612='typedef',<73>,47:0]
[@234,613:614='  ',<74>,47:7]
[@235,615:618='enum',<73>,47:9]
[@236,619:619=' ',<74>,47:13]
[@237,620:620='{',<91>,47:14]
[@238,621:624='IDLE',<73>,47:15]
[@239,625:625=',',<86>,47:19]
[@240,626:630='WRITE',<73>,47:20]
[@241,631:631=',',<86>,47:25]
[@242,632:635='READ',<73>,47:26]
[@243,636:636=',',<86>,47:30]
[@244,637:640='DONE',<73>,47:31]
[@245,641:641='}',<92>,47:35]
[@246,642:642=' ',<74>,47:36]
[@247,643:647='fsm_t',<73>,47:37]
[@248,648:648=';',<95>,47:42]
[@249,649:649='\n',<82>,47:43]
[@250,650:650='\n',<82>,48:0]
[@251,651:655='fsm_t',<73>,49:0]
[@252,656:656=' ',<74>,49:5]
[@253,657:661='state',<73>,49:6]
[@254,662:662=';',<95>,49:11]
[@255,663:663='\n',<82>,49:12]
[@256,664:664='\n',<82>,50:0]
[@257,665:666='DD',<73>,51:0]
[@258,667:667=' ',<74>,51:2]
[@259,668:668='t',<73>,51:3]
[@260,669:669=';',<95>,51:4]
[@261,670:670='\n',<82>,51:5]
[@262,671:671='\n',<82>,52:0]
[@263,672:680='endmodule',<57>,53:0]
[@264,681:681='\n',<82>,53:9]
[@265,682:682='\n',<82>,54:0]
[@266,683:683='\n',<82>,55:0]
[@267,684:683='<EOF>',<-1>,56:0]
PP TREE: (top_level_rule null_rule (source_text (description (module module)) (description (text_blob  )) (description (text_blob dff0_test)) (description (text_blob ()) (description (text_blob n1)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob ()) (description (text_blob *)) (description (text_blob  )) (description (text_blob init)) (description (text_blob  )) (description (text_blob =)) (description (text_blob  )) (description (integral_number 32'd1)) (description (text_blob  )) (description (text_blob *)) (description (text_blob ))) (description (text_blob \n)) (description (text_blob   )) (description (text_blob output)) (description (text_blob  )) (description (text_blob n1)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob reg)) (description (text_blob  )) (description (text_blob n1)) (description (text_blob  )) (description (text_blob =)) (description (text_blob  )) (description (integral_number 32'd0)) (description (text_blob ;)) (description (text_blob \n)) (description (endmodule endmodule)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n)) (description (sv_interface interface)) (description (text_blob  )) (description (text_blob AXI_BUS)) (description (text_blob  )) (description (text_blob #)) (description (text_blob ()) (description (text_blob \n)) (description (text_blob  )) (description (text_blob parameter)) (description (text_blob  )) (description (text_blob AXI_ID_WIDTH)) (description (text_blob    )) (description (text_blob =)) (description (text_blob  )) (description (text_blob -)) (description (integral_number 1)) (description (text_blob \n)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob typedef)) (description (text_blob  )) (description (text_blob logic)) (description (text_blob  )) (description (text_blob [)) (description (text_blob AXI_ID_WIDTH)) (description (text_blob -)) (description (integral_number 1)) (description (text_blob :)) (description (integral_number 0)) (description (text_blob ])) (description (text_blob    )) (description (text_blob id_t)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob \n)) (description (text_blob   )) (description (text_blob id_t1)) (description (text_blob        )) (description (text_blob aw_id)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob    )) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob  )) (description (text_blob Master)) (description (text_blob  )) (description (text_blob ()) (description (text_blob \n)) (description (text_blob     )) (description (text_blob output)) (description (text_blob  )) (description (text_blob aw_id)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob id_t)) (description (text_blob        )) (description (text_blob rw_id)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob    )) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob  )) (description (text_blob Slave)) (description (text_blob  )) (description (text_blob ()) (description (text_blob \n)) (description (text_blob     )) (description (text_blob output)) (description (text_blob  )) (description (text_blob ww_id)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (endinterface endinterface)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n)) (description (sv_interface interface)) (description (text_blob  )) (description (text_blob mem_if)) (description (text_blob  )) (description (text_blob ()) (description (text_blob input)) (description (text_blob  )) (description (text_blob wire)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob   )) (description (text_blob system)) (description (text_blob  )) (description (text_blob ()) (description (text_blob input)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob   )) (description (text_blob modport)) (description (text_blob   )) (description (text_blob memory)) (description (text_blob  )) (description (text_blob ()) (description (text_blob output)) (description (text_blob  )) (description (text_blob clk)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob  )) (description (text_blob \n)) (description (endinterface endinterface)) (description (text_blob \n)) (description (text_blob \n)) (description (module module)) (description (text_blob  )) (description (text_blob memory_ctrl1)) (description (text_blob  )) (description (text_blob ()) (description (text_blob mem_if)) (description (text_blob .)) (description (text_blob system1)) (description (text_blob  )) (description (text_blob sif)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob typedef)) (description (text_blob   )) (description (text_blob enum)) (description (text_blob  )) (description (text_blob {)) (description (text_blob IDLE)) (description (text_blob ,)) (description (text_blob WRITE)) (description (text_blob ,)) (description (text_blob READ)) (description (text_blob ,)) (description (text_blob DONE)) (description (text_blob })) (description (text_blob  )) (description (text_blob fsm_t)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob fsm_t)) (description (text_blob  )) (description (text_blob state)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n)) (description (endmodule endmodule)) (description (text_blob \n)) (description (text_blob \n)) (description (module module)) (description (text_blob  )) (description (text_blob memory_ctrl2)) (description (text_blob  )) (description (text_blob ()) (description (text_blob mem_if)) (description (text_blob .)) (description (text_blob system)) (description (text_blob  )) (description (text_blob sif)) (description (text_blob ))) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob typedef)) (description (text_blob   )) (description (text_blob enum)) (description (text_blob  )) (description (text_blob {)) (description (text_blob IDLE)) (description (text_blob ,)) (description (text_blob WRITE)) (description (text_blob ,)) (description (text_blob READ)) (description (text_blob ,)) (description (text_blob DONE)) (description (text_blob })) (description (text_blob  )) (description (text_blob fsm_t)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob fsm_t)) (description (text_blob  )) (description (text_blob state)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob DD)) (description (text_blob  )) (description (text_blob t)) (description (text_blob ;)) (description (text_blob \n)) (description (text_blob \n)) (description (endmodule endmodule)) (description (text_blob \n)) (description (text_blob \n)) (description (text_blob \n))) <EOF>)

[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortTest/top.v:1:1: No timescale set for "dff0_test".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortTest/top.v:8:1: No timescale set for "AXI_BUS".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortTest/top.v:29:1: No timescale set for "mem_if".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortTest/top.v:36:1: No timescale set for "memory_ctrl1".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortTest/top.v:45:1: No timescale set for "memory_ctrl2".
[INF:CP0300] Compilation...
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortTest/top.v:8:1: Compile interface "work@AXI_BUS".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortTest/top.v:1:1: Compile module "work@dff0_test".
[INF:CP0304] ${SURELOG_DIR}/tests/ModPortTest/top.v:29:1: Compile interface "work@mem_if".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortTest/top.v:36:1: Compile module "work@memory_ctrl1".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortTest/top.v:45:1: Compile module "work@memory_ctrl2".
[ERR:CP0311] ${SURELOG_DIR}/tests/ModPortTest/top.v:23:12: Undefined net used in modport: "ww_id".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Attribute                                              2
Constant                                               6
Design                                                 1
EnumConst                                              8
EnumTypespec                                           2
IODecl                                                 4
Identifier                                            14
Interface                                              2
InterfaceTypespec                                      2
LogicTypespec                                          4
Modport                                                4
Module                                                 4
ModuleTypespec                                         3
Net                                                   10
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Port                                                   4
Range                                                  1
RefObj                                                 2
RefTypespec                                           17
SourceFile                                             1
TypedefTypespec                                        3
UnsupportedTypespec                                   11
Variable                                               3
------------------------------------------------------------
Total:                                               112
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortTest/slpp_unit/surelog.uhdm ...
[ERR:IG0811] ${SURELOG_DIR}/tests/ModPortTest/top.v:14:3: Unsupported Typespec: id:39, type:RefTypespec, name:id_t1.
[ERR:IG0811] ${SURELOG_DIR}/tests/ModPortTest/top.v:14:3: Unsupported Typespec: id:93, type:RefTypespec, name:id_t1.
[ERR:IG0811] ${SURELOG_DIR}/tests/ModPortTest/top.v:51:1: Unsupported Typespec: id:87, type:RefTypespec, name:DD.
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (top.v), file:${SURELOG_DIR}/tests/ModPortTest/top.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top.v
|vpiAllInterfaces:
\_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@AXI_BUS)
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiName:work@AXI_BUS
  |vpiVariable:
  \_Variable: (work@AXI_BUS.aw_id), line:14:15, endln:14:20
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiTypespec:
    \_RefTypespec: (work@AXI_BUS.aw_id.id_t1), line:14:3, endln:14:8
      |vpiParent:
      \_Variable: (work@AXI_BUS.aw_id), line:14:15, endln:14:20
      |vpiName:id_t1
      |vpiFullName:work@AXI_BUS.aw_id.id_t1
      |vpiActual:
      \_UnsupportedTypespec: (id_t1), line:14:3, endln:14:8
    |vpiName:aw_id
    |vpiFullName:work@AXI_BUS.aw_id
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@AXI_BUS.rw_id), line:20:14, endln:20:19
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiTypespec:
    \_RefTypespec: (work@AXI_BUS.rw_id.id_t), line:20:3, endln:20:7
      |vpiParent:
      \_Variable: (work@AXI_BUS.rw_id), line:20:14, endln:20:19
      |vpiName:id_t
      |vpiFullName:work@AXI_BUS.rw_id.id_t
      |vpiActual:
      \_TypedefTypespec: (id_t), line:12:38, endln:12:42
    |vpiName:rw_id
    |vpiFullName:work@AXI_BUS.rw_id
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (work@AXI_BUS.AXI_ID_WIDTH), line:9:12, endln:9:31
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiName:AXI_ID_WIDTH
    |vpiFullName:work@AXI_BUS.AXI_ID_WIDTH
  |vpiParamAssign:
  \_ParamAssign: , line:9:12, endln:9:31
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiRhs:
    \_Operation: , line:9:29, endln:9:31
      |vpiParent:
      \_ParamAssign: , line:9:12, endln:9:31
      |vpiOpType:1
      |vpiOperand:
      \_Constant: , line:9:30, endln:9:31
        |vpiParent:
        \_Operation: , line:9:29, endln:9:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@AXI_BUS.AXI_ID_WIDTH), line:9:12, endln:9:31
  |vpiTypedef:
  \_TypedefTypespec: (id_t), line:12:38, endln:12:42
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiInstance:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiName:
    \_Identifier: (id_t)
      |vpiParent:
      \_TypedefTypespec: (id_t), line:12:38, endln:12:42
      |vpiName:id_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@AXI_BUS.id_t), line:12:11, endln:12:16
      |vpiParent:
      \_TypedefTypespec: (id_t), line:12:38, endln:12:42
      |vpiFullName:work@AXI_BUS.id_t
      |vpiActual:
      \_LogicTypespec: , line:12:11, endln:12:16
  |vpiTypedef:
  \_LogicTypespec: , line:12:11, endln:12:16
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiRange:
    \_Range: , line:12:17, endln:12:35
      |vpiParent:
      \_LogicTypespec: , line:12:11, endln:12:16
      |vpiLeftRange:
      \_Operation: , line:12:18, endln:12:32
        |vpiParent:
        \_Range: , line:12:17, endln:12:35
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@AXI_BUS.AXI_ID_WIDTH), line:12:18, endln:12:30
          |vpiParent:
          \_Operation: , line:12:18, endln:12:32
          |vpiName:AXI_ID_WIDTH
          |vpiFullName:work@AXI_BUS.AXI_ID_WIDTH
          |vpiActual:
          \_Parameter: (work@AXI_BUS.AXI_ID_WIDTH), line:9:12, endln:9:31
        |vpiOperand:
        \_Constant: , line:12:31, endln:12:32
          |vpiParent:
          \_Operation: , line:12:18, endln:12:32
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:33, endln:12:34
        |vpiParent:
        \_Range: , line:12:17, endln:12:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_UnsupportedTypespec: (id_t1), line:14:3, endln:14:8
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiName:id_t1
  |vpiTypedef:
  \_UnsupportedTypespec: (id_t1), line:14:3, endln:14:8
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiName:id_t1
  |vpiImportTypespec:
  \_TypedefTypespec: (id_t), line:12:38, endln:12:42
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:11, endln:12:16
  |vpiImportTypespec:
  \_UnsupportedTypespec: (id_t1), line:14:3, endln:14:8
  |vpiImportTypespec:
  \_Variable: (work@AXI_BUS.aw_id), line:14:15, endln:14:20
  |vpiImportTypespec:
  \_Variable: (work@AXI_BUS.rw_id), line:20:14, endln:20:19
  |vpiImportTypespec:
  \_UnsupportedTypespec: (id_t1), line:14:3, endln:14:8
  |vpiImportTypespec:
  \_Net: (work@AXI_BUS.aw_id), line:14:15, endln:14:20
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiTypespec:
    \_RefTypespec: (work@AXI_BUS.aw_id.id_t1), line:14:3, endln:14:8
      |vpiParent:
      \_Net: (work@AXI_BUS.aw_id), line:14:15, endln:14:20
      |vpiName:id_t1
      |vpiFullName:work@AXI_BUS.aw_id.id_t1
      |vpiActual:
      \_UnsupportedTypespec: (id_t1), line:14:3, endln:14:8
    |vpiName:aw_id
    |vpiFullName:work@AXI_BUS.aw_id
  |vpiImportTypespec:
  \_Net: (work@AXI_BUS.rw_id), line:20:14, endln:20:19
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiTypespec:
    \_RefTypespec: (work@AXI_BUS.rw_id.id_t), line:20:3, endln:20:7
      |vpiParent:
      \_Net: (work@AXI_BUS.rw_id), line:20:14, endln:20:19
      |vpiName:id_t
      |vpiFullName:work@AXI_BUS.rw_id.id_t
      |vpiActual:
      \_TypedefTypespec: (id_t), line:12:38, endln:12:42
    |vpiName:rw_id
    |vpiFullName:work@AXI_BUS.rw_id
  |vpiDefName:work@AXI_BUS
  |vpiNet:
  \_Net: (work@AXI_BUS.aw_id), line:14:15, endln:14:20
  |vpiNet:
  \_Net: (work@AXI_BUS.rw_id), line:20:14, endln:20:19
  |vpiModport:
  \_Modport: (work@AXI_BUS.Master), line:16:11, endln:18:4
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiName:
    \_Identifier: (work@AXI_BUS.Master)
      |vpiParent:
      \_Modport: (work@AXI_BUS.Master), line:16:11, endln:18:4
      |vpiName:work@AXI_BUS.Master
    |vpiIODecl:
    \_IODecl: (aw_id), line:17:12, endln:17:17
      |vpiParent:
      \_Modport: (work@AXI_BUS.Master), line:16:11, endln:18:4
      |vpiDirection:2
      |vpiName:aw_id
    |vpiInterface:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
  |vpiModport:
  \_Modport: (work@AXI_BUS.Slave), line:22:11, endln:24:4
    |vpiParent:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
    |vpiName:
    \_Identifier: (work@AXI_BUS.Slave)
      |vpiParent:
      \_Modport: (work@AXI_BUS.Slave), line:22:11, endln:24:4
      |vpiName:work@AXI_BUS.Slave
    |vpiIODecl:
    \_IODecl: (ww_id), line:23:12, endln:23:17
      |vpiParent:
      \_Modport: (work@AXI_BUS.Slave), line:22:11, endln:24:4
      |vpiDirection:2
      |vpiName:ww_id
    |vpiInterface:
    \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
|vpiAllInterfaces:
\_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@mem_if)
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
    |vpiName:work@mem_if
  |vpiVariable:
  \_Variable: (work@mem_if.clk), line:29:30, endln:29:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.clk), line:29:25, endln:29:29
      |vpiParent:
      \_Variable: (work@mem_if.clk), line:29:30, endln:29:33
      |vpiFullName:work@mem_if.clk
      |vpiActual:
      \_LogicTypespec: , line:29:25, endln:29:29
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:29:25, endln:29:29
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:29:25, endln:29:29
  |vpiImportTypespec:
  \_Variable: (work@mem_if.clk), line:29:30, endln:29:33
  |vpiImportTypespec:
  \_Net: (work@mem_if.clk), line:29:30, endln:29:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
    |vpiName:clk
    |vpiFullName:work@mem_if.clk
    |vpiNetType:1
  |vpiDefName:work@mem_if
  |vpiNet:
  \_Net: (work@mem_if.clk), line:29:30, endln:29:33
  |vpiModport:
  \_Modport: (work@mem_if.system), line:31:12, endln:31:30
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
    |vpiName:
    \_Identifier: (work@mem_if.system)
      |vpiParent:
      \_Modport: (work@mem_if.system), line:31:12, endln:31:30
      |vpiName:work@mem_if.system
    |vpiIODecl:
    \_IODecl: (clk), line:31:26, endln:31:29
      |vpiParent:
      \_Modport: (work@mem_if.system), line:31:12, endln:31:30
      |vpiDirection:1
      |vpiName:clk
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
  |vpiModport:
  \_Modport: (work@mem_if.memory), line:32:12, endln:32:31
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
    |vpiName:
    \_Identifier: (work@mem_if.memory)
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:32:12, endln:32:31
      |vpiName:work@mem_if.memory
    |vpiIODecl:
    \_IODecl: (clk), line:32:27, endln:32:30
      |vpiParent:
      \_Modport: (work@mem_if.memory), line:32:12, endln:32:31
      |vpiDirection:2
      |vpiName:clk
    |vpiInterface:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
  |vpiPort:
  \_Port: (clk), line:29:30, endln:29:33
    |vpiParent:
    \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@mem_if.clk.clk), line:29:30, endln:29:33
      |vpiParent:
      \_Port: (clk), line:29:30, endln:29:33
      |vpiName:clk
      |vpiFullName:work@mem_if.clk.clk
      |vpiActual:
      \_Net: (work@mem_if.clk), line:29:30, endln:29:33
    |vpiTypespec:
    \_RefTypespec: (work@mem_if.clk), line:29:25, endln:29:29
      |vpiParent:
      \_Port: (clk), line:29:30, endln:29:33
      |vpiFullName:work@mem_if.clk
      |vpiActual:
      \_LogicTypespec: , line:29:25, endln:29:29
|vpiAllModules:
\_Module: work@dff0_test (work@dff0_test), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dff0_test)
    |vpiParent:
    \_Module: work@dff0_test (work@dff0_test), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:1:1, endln:5:10
    |vpiName:work@dff0_test
  |vpiTypedef:
  \_LogicTypespec: , line:4:3, endln:4:6
    |vpiParent:
    \_Module: work@dff0_test (work@dff0_test), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:1:1, endln:5:10
  |vpiImportTypespec:
  \_Net: (work@dff0_test.n1), line:1:18, endln:1:20
    |vpiParent:
    \_Module: work@dff0_test (work@dff0_test), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:1:1, endln:5:10
    |vpiAttribute:
    \_Attribute: (init), line:2:6, endln:2:18
      |vpiParent:
      \_Net: (work@dff0_test.n1), line:1:18, endln:1:20
      |vpiName:init
      |DEC:1
    |vpiName:n1
    |vpiFullName:work@dff0_test.n1
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:3, endln:4:6
  |vpiImportTypespec:
  \_Net: (work@dff0_test.n1), line:4:7, endln:4:9
    |vpiParent:
    \_Module: work@dff0_test (work@dff0_test), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@dff0_test.n1), line:4:3, endln:4:6
      |vpiParent:
      \_Net: (work@dff0_test.n1), line:4:7, endln:4:9
      |vpiFullName:work@dff0_test.n1
      |vpiActual:
      \_LogicTypespec: , line:4:3, endln:4:6
    |vpiName:n1
    |vpiFullName:work@dff0_test.n1
    |vpiNetType:48
  |vpiDefName:work@dff0_test
  |vpiNet:
  \_Net: (work@dff0_test.n1), line:1:18, endln:1:20
  |vpiNet:
  \_Net: (work@dff0_test.n1), line:4:7, endln:4:9
  |vpiPort:
  \_Port: (n1), line:1:18, endln:1:20
    |vpiParent:
    \_Module: work@dff0_test (work@dff0_test), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:1:1, endln:5:10
    |vpiName:n1
    |vpiDirection:2
    |vpiAttribute:
    \_Attribute: (init), line:2:6, endln:2:18
|vpiAllModules:
\_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:36:1, endln:43:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@memory_ctrl1)
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:36:1, endln:43:10
    |vpiName:work@memory_ctrl1
  |vpiTypedef:
  \_EnumTypespec: , line:38:10, endln:38:43
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:36:1, endln:43:10
    |vpiEnumConst:
    \_EnumConst: (IDLE), line:38:16, endln:38:20
      |vpiParent:
      \_EnumTypespec: , line:38:10, endln:38:43
      |vpiName:IDLE
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (WRITE), line:38:21, endln:38:26
      |vpiParent:
      \_EnumTypespec: , line:38:10, endln:38:43
      |vpiName:WRITE
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (READ), line:38:27, endln:38:31
      |vpiParent:
      \_EnumTypespec: , line:38:10, endln:38:43
      |vpiName:READ
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (DONE), line:38:32, endln:38:36
      |vpiParent:
      \_EnumTypespec: , line:38:10, endln:38:43
      |vpiName:DONE
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
  |vpiTypedef:
  \_TypedefTypespec: (fsm_t), line:38:38, endln:38:43
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:36:1, endln:43:10
    |vpiName:
    \_Identifier: (fsm_t)
      |vpiParent:
      \_TypedefTypespec: (fsm_t), line:38:38, endln:38:43
      |vpiName:fsm_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@memory_ctrl1.fsm_t), line:38:10, endln:38:37
      |vpiParent:
      \_TypedefTypespec: (fsm_t), line:38:38, endln:38:43
      |vpiFullName:work@memory_ctrl1.fsm_t
      |vpiActual:
      \_EnumTypespec: , line:38:10, endln:38:43
  |vpiImportTypespec:
  \_EnumTypespec: , line:38:10, endln:38:43
  |vpiImportTypespec:
  \_TypedefTypespec: (fsm_t), line:38:38, endln:38:43
  |vpiImportTypespec:
  \_Net: (work@memory_ctrl1.state), line:40:7, endln:40:12
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:36:1, endln:43:10
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl1.state.fsm_t), line:40:1, endln:40:6
      |vpiParent:
      \_Net: (work@memory_ctrl1.state), line:40:7, endln:40:12
      |vpiName:fsm_t
      |vpiFullName:work@memory_ctrl1.state.fsm_t
      |vpiActual:
      \_TypedefTypespec: (fsm_t), line:38:38, endln:38:43
    |vpiName:state
    |vpiFullName:work@memory_ctrl1.state
  |vpiImportTypespec:
  \_Net: (work@memory_ctrl1.sif), line:36:37, endln:36:40
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:36:1, endln:43:10
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl1.sif.mem_if), line:36:22, endln:36:28
      |vpiParent:
      \_Net: (work@memory_ctrl1.sif), line:36:37, endln:36:40
      |vpiName:mem_if
      |vpiFullName:work@memory_ctrl1.sif.mem_if
      |vpiActual:
      \_InterfaceTypespec: (mem_if)
    |vpiName:sif
    |vpiFullName:work@memory_ctrl1.sif
  |vpiDefName:work@memory_ctrl1
  |vpiNet:
  \_Net: (work@memory_ctrl1.state), line:40:7, endln:40:12
  |vpiNet:
  \_Net: (work@memory_ctrl1.sif), line:36:37, endln:36:40
  |vpiPort:
  \_Port: (sif), line:36:37, endln:36:40
    |vpiParent:
    \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:36:1, endln:43:10
    |vpiName:sif
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl1.sif.mem_if), line:36:22, endln:36:28
      |vpiParent:
      \_Port: (sif), line:36:37, endln:36:40
      |vpiName:mem_if
      |vpiFullName:work@memory_ctrl1.sif.mem_if
      |vpiActual:
      \_InterfaceTypespec: (mem_if)
|vpiAllModules:
\_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@memory_ctrl2)
    |vpiParent:
    \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
    |vpiName:work@memory_ctrl2
  |vpiTypedef:
  \_EnumTypespec: , line:47:10, endln:47:43
    |vpiParent:
    \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
    |vpiEnumConst:
    \_EnumConst: (IDLE), line:47:16, endln:47:20
      |vpiParent:
      \_EnumTypespec: , line:47:10, endln:47:43
      |vpiName:IDLE
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (WRITE), line:47:21, endln:47:26
      |vpiParent:
      \_EnumTypespec: , line:47:10, endln:47:43
      |vpiName:WRITE
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (READ), line:47:27, endln:47:31
      |vpiParent:
      \_EnumTypespec: , line:47:10, endln:47:43
      |vpiName:READ
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (DONE), line:47:32, endln:47:36
      |vpiParent:
      \_EnumTypespec: , line:47:10, endln:47:43
      |vpiName:DONE
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
  |vpiTypedef:
  \_TypedefTypespec: (fsm_t), line:47:38, endln:47:43
    |vpiParent:
    \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
    |vpiName:
    \_Identifier: (fsm_t)
      |vpiParent:
      \_TypedefTypespec: (fsm_t), line:47:38, endln:47:43
      |vpiName:fsm_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@memory_ctrl2.fsm_t), line:47:10, endln:47:37
      |vpiParent:
      \_TypedefTypespec: (fsm_t), line:47:38, endln:47:43
      |vpiFullName:work@memory_ctrl2.fsm_t
      |vpiActual:
      \_EnumTypespec: , line:47:10, endln:47:43
  |vpiTypedef:
  \_UnsupportedTypespec: (DD), line:51:1, endln:51:3
    |vpiParent:
    \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
    |vpiName:DD
  |vpiImportTypespec:
  \_EnumTypespec: , line:47:10, endln:47:43
  |vpiImportTypespec:
  \_TypedefTypespec: (fsm_t), line:47:38, endln:47:43
  |vpiImportTypespec:
  \_Net: (work@memory_ctrl2.state), line:49:7, endln:49:12
    |vpiParent:
    \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl2.state.fsm_t), line:49:1, endln:49:6
      |vpiParent:
      \_Net: (work@memory_ctrl2.state), line:49:7, endln:49:12
      |vpiName:fsm_t
      |vpiFullName:work@memory_ctrl2.state.fsm_t
      |vpiActual:
      \_TypedefTypespec: (fsm_t), line:47:38, endln:47:43
    |vpiName:state
    |vpiFullName:work@memory_ctrl2.state
  |vpiImportTypespec:
  \_UnsupportedTypespec: (DD), line:51:1, endln:51:3
  |vpiImportTypespec:
  \_Net: (work@memory_ctrl2.t), line:51:4, endln:51:5
    |vpiParent:
    \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl2.t.DD), line:51:1, endln:51:3
      |vpiParent:
      \_Net: (work@memory_ctrl2.t), line:51:4, endln:51:5
      |vpiName:DD
      |vpiFullName:work@memory_ctrl2.t.DD
      |vpiActual:
      \_UnsupportedTypespec: (DD), line:51:1, endln:51:3
    |vpiName:t
    |vpiFullName:work@memory_ctrl2.t
  |vpiImportTypespec:
  \_Net: (work@memory_ctrl2.sif), line:45:36, endln:45:39
    |vpiParent:
    \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl2.sif.mem_if), line:45:22, endln:45:28
      |vpiParent:
      \_Net: (work@memory_ctrl2.sif), line:45:36, endln:45:39
      |vpiName:mem_if
      |vpiFullName:work@memory_ctrl2.sif.mem_if
      |vpiActual:
      \_InterfaceTypespec: (mem_if)
    |vpiName:sif
    |vpiFullName:work@memory_ctrl2.sif
  |vpiDefName:work@memory_ctrl2
  |vpiNet:
  \_Net: (work@memory_ctrl2.state), line:49:7, endln:49:12
  |vpiNet:
  \_Net: (work@memory_ctrl2.t), line:51:4, endln:51:5
  |vpiNet:
  \_Net: (work@memory_ctrl2.sif), line:45:36, endln:45:39
  |vpiPort:
  \_Port: (sif), line:45:36, endln:45:39
    |vpiParent:
    \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
    |vpiName:sif
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@memory_ctrl2.sif.mem_if), line:45:22, endln:45:28
      |vpiParent:
      \_Port: (sif), line:45:36, endln:45:39
      |vpiName:mem_if
      |vpiFullName:work@memory_ctrl2.sif.mem_if
      |vpiActual:
      \_InterfaceTypespec: (mem_if)
|vpiTypedef:
\_InterfaceTypespec: (AXI_BUS)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (AXI_BUS)
    |vpiParent:
    \_InterfaceTypespec: (AXI_BUS)
    |vpiName:AXI_BUS
  |vpiInterface:
  \_Interface: work@AXI_BUS (work@AXI_BUS), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:8:1, endln:26:13
|vpiTypedef:
\_InterfaceTypespec: (mem_if)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (mem_if)
    |vpiParent:
    \_InterfaceTypespec: (mem_if)
    |vpiName:mem_if
  |vpiInterface:
  \_Interface: work@mem_if (work@mem_if), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:29:1, endln:34:13
|vpiTypedef:
\_ModuleTypespec: (dff0_test)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dff0_test
  |vpiModule:
  \_Module: work@dff0_test (work@dff0_test), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:1:1, endln:5:10
|vpiTypedef:
\_ModuleTypespec: (memory_ctrl1)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:memory_ctrl1
  |vpiModule:
  \_Module: work@memory_ctrl1 (work@memory_ctrl1), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:36:1, endln:43:10
|vpiTypedef:
\_ModuleTypespec: (memory_ctrl2)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:memory_ctrl2
  |vpiModule:
  \_Module: work@memory_ctrl2 (work@memory_ctrl2), file:${SURELOG_DIR}/tests/ModPortTest/top.v, line:45:1, endln:53:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 5
[   NOTE] : 0
