[2025-09-16 20:09:36] START suite=cs trace=cloud9_phase4_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2303984 heartbeat IPC: 4.34 cumulative IPC: 4.34 (Simulation time: 00 hr 00 min 34 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4430890 heartbeat IPC: 4.702 cumulative IPC: 4.514 (Simulation time: 00 hr 01 min 04 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4430890 cumulative IPC: 4.514 (Simulation time: 00 hr 01 min 04 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4430890 cumulative IPC: 4.514 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14639453 heartbeat IPC: 0.9796 cumulative IPC: 0.9796 (Simulation time: 00 hr 02 min 05 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 25157515 heartbeat IPC: 0.9507 cumulative IPC: 0.9649 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 35825623 heartbeat IPC: 0.9374 cumulative IPC: 0.9556 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 47204356 heartbeat IPC: 0.8788 cumulative IPC: 0.9352 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 59164287 heartbeat IPC: 0.8361 cumulative IPC: 0.9135 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 70809072 heartbeat IPC: 0.8588 cumulative IPC: 0.9039 (Simulation time: 00 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 82824207 heartbeat IPC: 0.8323 cumulative IPC: 0.8929 (Simulation time: 00 hr 07 min 53 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000006 cycles: 95011359 heartbeat IPC: 0.8205 cumulative IPC: 0.8832 (Simulation time: 00 hr 08 min 49 sec)
Heartbeat CPU 0 instructions: 110000008 cycles: 107224440 heartbeat IPC: 0.8188 cumulative IPC: 0.8755 (Simulation time: 00 hr 09 min 39 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 114563736 cumulative IPC: 0.8729 (Simulation time: 00 hr 10 min 36 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 114563736 cumulative IPC: 0.8729 (Simulation time: 00 hr 10 min 36 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8729 instructions: 100000000 cycles: 114563736
CPU 0 Branch Prediction Accuracy: 99.79% MPKI: 0.01572 Average ROB Occupancy at Mispredict: 7.161e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01331
BRANCH_INDIRECT: 0.00202
BRANCH_CONDITIONAL: 0.00039
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 51401
LQ_STALL: 0
SQ_STALL: 165380


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 196.4
REPLAY_LOAD: 113.55
NON_REPLAY_LOAD: 14.020575

== Total ==
ADDR_TRANS: 3928
REPLAY_LOAD: 4542
NON_REPLAY_LOAD: 42931

== Counts ==
ADDR_TRANS: 20
REPLAY_LOAD: 40
NON_REPLAY_LOAD: 3062

cpu0->cpu0_STLB TOTAL        ACCESS:     307471 HIT:     306052 MISS:       1419 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     307471 HIT:     306052 MISS:       1419 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 327.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1226669 HIT:     703249 MISS:     523420 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     731547 HIT:     240921 MISS:     490626 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      36452 HIT:       6963 MISS:      29489 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     455873 HIT:     455328 MISS:        545 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2797 HIT:         37 MISS:       2760 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.57 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7386102 HIT:    7375322 MISS:      10780 MSHR_MERGE:       3595
cpu0->cpu0_L1I LOAD         ACCESS:    7386102 HIT:    7375322 MISS:      10780 MSHR_MERGE:       3595
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 71.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   21873965 HIT:   20618681 MISS:    1255284 MSHR_MERGE:     491672
cpu0->cpu0_L1D LOAD         ACCESS:   14357055 HIT:   13308342 MISS:    1048713 MSHR_MERGE:     324350
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7513876 HIT:    7310113 MISS:     203763 MSHR_MERGE:     167311
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3034 HIT:        226 MISS:       2808 MSHR_MERGE:         11
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 65.31 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6289276 HIT:    6282056 MISS:       7220 MSHR_MERGE:       3894
cpu0->cpu0_ITLB LOAD         ACCESS:    6289276 HIT:    6282056 MISS:       7220 MSHR_MERGE:       3894
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 15.71 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21617244 HIT:   21283939 MISS:     333305 MSHR_MERGE:      29160
cpu0->cpu0_DTLB LOAD         ACCESS:   21617244 HIT:   21283939 MISS:     333305 MSHR_MERGE:      29160
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.4 cycles
cpu0->LLC TOTAL        ACCESS:     833061 HIT:     556567 MISS:     276494 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     490626 HIT:     233550 MISS:     257076 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      29489 HIT:      13109 MISS:      16380 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     310186 HIT:     309806 MISS:        380 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2760 HIT:        102 MISS:       2658 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.34 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2369
  ROW_BUFFER_MISS:     273717
  AVG DBUS CONGESTED CYCLE: 7.51
Channel 0 WQ ROW_BUFFER_HIT:      14346
  ROW_BUFFER_MISS:     124544
  FULL:          0
Channel 0 REFRESHES ISSUED:       9547

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        77728        60294        81677        37957
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            0           22          336
  STLB miss resolved @ L2C                0            0            0            2           74
  STLB miss resolved @ LLC                0            1            0           16          107
  STLB miss resolved @ MEM                0           11            0          120         2271

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5567           52          552           11          277
---------------------------------------------------------------
  STLB miss resolved @ L1D                7            1            0            1           33
  STLB miss resolved @ L2C                1            0            1            0            2
  STLB miss resolved @ LLC                3            0            0            0           12
  STLB miss resolved @ MEM               23            6            0            5          162
[2025-09-16 20:20:12] END   suite=cs trace=cloud9_phase4_core1 (rc=0)
