{
  "module_name": "ionic_if.h",
  "hash_id": "9dbd46df2c0da57e6a0cc9e2fa8108b236ca02a074374d1a58c74749ec0a7efb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/pensando/ionic/ionic_if.h",
  "human_readable_source": " \n \n\n#ifndef _IONIC_IF_H_\n#define _IONIC_IF_H_\n\n#define IONIC_DEV_INFO_SIGNATURE\t\t0x44455649       \n#define IONIC_DEV_INFO_VERSION\t\t\t1\n#define IONIC_IFNAMSIZ\t\t\t\t16\n\n \nenum ionic_cmd_opcode {\n\tIONIC_CMD_NOP\t\t\t\t= 0,\n\n\t \n\tIONIC_CMD_IDENTIFY\t\t\t= 1,\n\tIONIC_CMD_INIT\t\t\t\t= 2,\n\tIONIC_CMD_RESET\t\t\t\t= 3,\n\tIONIC_CMD_GETATTR\t\t\t= 4,\n\tIONIC_CMD_SETATTR\t\t\t= 5,\n\n\t \n\tIONIC_CMD_PORT_IDENTIFY\t\t\t= 10,\n\tIONIC_CMD_PORT_INIT\t\t\t= 11,\n\tIONIC_CMD_PORT_RESET\t\t\t= 12,\n\tIONIC_CMD_PORT_GETATTR\t\t\t= 13,\n\tIONIC_CMD_PORT_SETATTR\t\t\t= 14,\n\n\t \n\tIONIC_CMD_LIF_IDENTIFY\t\t\t= 20,\n\tIONIC_CMD_LIF_INIT\t\t\t= 21,\n\tIONIC_CMD_LIF_RESET\t\t\t= 22,\n\tIONIC_CMD_LIF_GETATTR\t\t\t= 23,\n\tIONIC_CMD_LIF_SETATTR\t\t\t= 24,\n\tIONIC_CMD_LIF_SETPHC\t\t\t= 25,\n\n\tIONIC_CMD_RX_MODE_SET\t\t\t= 30,\n\tIONIC_CMD_RX_FILTER_ADD\t\t\t= 31,\n\tIONIC_CMD_RX_FILTER_DEL\t\t\t= 32,\n\n\t \n\tIONIC_CMD_Q_IDENTIFY\t\t\t= 39,\n\tIONIC_CMD_Q_INIT\t\t\t= 40,\n\tIONIC_CMD_Q_CONTROL\t\t\t= 41,\n\n\t \n\tIONIC_CMD_RDMA_RESET_LIF\t\t= 50,\n\tIONIC_CMD_RDMA_CREATE_EQ\t\t= 51,\n\tIONIC_CMD_RDMA_CREATE_CQ\t\t= 52,\n\tIONIC_CMD_RDMA_CREATE_ADMINQ\t\t= 53,\n\n\t \n\tIONIC_CMD_VF_GETATTR\t\t\t= 60,\n\tIONIC_CMD_VF_SETATTR\t\t\t= 61,\n\tIONIC_CMD_VF_CTRL\t\t\t= 62,\n\n\t \n\tIONIC_CMD_QOS_CLASS_IDENTIFY\t\t= 240,\n\tIONIC_CMD_QOS_CLASS_INIT\t\t= 241,\n\tIONIC_CMD_QOS_CLASS_RESET\t\t= 242,\n\tIONIC_CMD_QOS_CLASS_UPDATE\t\t= 243,\n\tIONIC_CMD_QOS_CLEAR_STATS\t\t= 244,\n\tIONIC_CMD_QOS_RESET\t\t\t= 245,\n\n\t \n\tIONIC_CMD_FW_DOWNLOAD                   = 252,\n\tIONIC_CMD_FW_CONTROL                    = 253,\n\tIONIC_CMD_FW_DOWNLOAD_V1\t\t= 254,\n\tIONIC_CMD_FW_CONTROL_V1\t\t        = 255,\n};\n\n \nenum ionic_status_code {\n\tIONIC_RC_SUCCESS\t= 0,\t \n\tIONIC_RC_EVERSION\t= 1,\t \n\tIONIC_RC_EOPCODE\t= 2,\t \n\tIONIC_RC_EIO\t\t= 3,\t \n\tIONIC_RC_EPERM\t\t= 4,\t \n\tIONIC_RC_EQID\t\t= 5,\t \n\tIONIC_RC_EQTYPE\t\t= 6,\t \n\tIONIC_RC_ENOENT\t\t= 7,\t \n\tIONIC_RC_EINTR\t\t= 8,\t \n\tIONIC_RC_EAGAIN\t\t= 9,\t \n\tIONIC_RC_ENOMEM\t\t= 10,\t \n\tIONIC_RC_EFAULT\t\t= 11,\t \n\tIONIC_RC_EBUSY\t\t= 12,\t \n\tIONIC_RC_EEXIST\t\t= 13,\t \n\tIONIC_RC_EINVAL\t\t= 14,\t \n\tIONIC_RC_ENOSPC\t\t= 15,\t \n\tIONIC_RC_ERANGE\t\t= 16,\t \n\tIONIC_RC_BAD_ADDR\t= 17,\t \n\tIONIC_RC_DEV_CMD\t= 18,\t \n\tIONIC_RC_ENOSUPP\t= 19,\t \n\tIONIC_RC_ERROR\t\t= 29,\t \n\tIONIC_RC_ERDMA\t\t= 30,\t \n\tIONIC_RC_EVFID\t\t= 31,\t \n\tIONIC_RC_EBAD_FW\t= 32,\t \n};\n\nenum ionic_notifyq_opcode {\n\tIONIC_EVENT_LINK_CHANGE\t\t= 1,\n\tIONIC_EVENT_RESET\t\t= 2,\n\tIONIC_EVENT_HEARTBEAT\t\t= 3,\n\tIONIC_EVENT_LOG\t\t\t= 4,\n\tIONIC_EVENT_XCVR\t\t= 5,\n};\n\n \nstruct ionic_admin_cmd {\n\tu8     opcode;\n\tu8     rsvd;\n\t__le16 lif_index;\n\tu8     cmd_data[60];\n};\n\n \nstruct ionic_admin_comp {\n\tu8     status;\n\tu8     rsvd;\n\t__le16 comp_index;\n\tu8     cmd_data[11];\n\tu8     color;\n#define IONIC_COMP_COLOR_MASK  0x80\n};\n\nstatic inline u8 color_match(u8 color, u8 done_color)\n{\n\treturn (!!(color & IONIC_COMP_COLOR_MASK)) == done_color;\n}\n\n \nstruct ionic_nop_cmd {\n\tu8 opcode;\n\tu8 rsvd[63];\n};\n\n \nstruct ionic_nop_comp {\n\tu8 status;\n\tu8 rsvd[15];\n};\n\n \nstruct ionic_dev_init_cmd {\n\tu8     opcode;\n\tu8     type;\n\tu8     rsvd[62];\n};\n\n \nstruct ionic_dev_init_comp {\n\tu8 status;\n\tu8 rsvd[15];\n};\n\n \nstruct ionic_dev_reset_cmd {\n\tu8 opcode;\n\tu8 rsvd[63];\n};\n\n \nstruct ionic_dev_reset_comp {\n\tu8 status;\n\tu8 rsvd[15];\n};\n\n#define IONIC_IDENTITY_VERSION_1\t1\n#define IONIC_DEV_IDENTITY_VERSION_2\t2\n\n \nstruct ionic_dev_identify_cmd {\n\tu8 opcode;\n\tu8 ver;\n\tu8 rsvd[62];\n};\n\n \nstruct ionic_dev_identify_comp {\n\tu8 status;\n\tu8 ver;\n\tu8 rsvd[14];\n};\n\nenum ionic_os_type {\n\tIONIC_OS_TYPE_LINUX   = 1,\n\tIONIC_OS_TYPE_WIN     = 2,\n\tIONIC_OS_TYPE_DPDK    = 3,\n\tIONIC_OS_TYPE_FREEBSD = 4,\n\tIONIC_OS_TYPE_IPXE    = 5,\n\tIONIC_OS_TYPE_ESXI    = 6,\n};\n\n \nunion ionic_drv_identity {\n\tstruct {\n\t\t__le32 os_type;\n\t\t__le32 os_dist;\n\t\tchar   os_dist_str[128];\n\t\t__le32 kernel_ver;\n\t\tchar   kernel_ver_str[32];\n\t\tchar   driver_ver_str[32];\n\t};\n\t__le32 words[478];\n};\n\n \nenum ionic_dev_capability {\n\tIONIC_DEV_CAP_VF_CTRL        = BIT(0),\n};\n\n \nunion ionic_dev_identity {\n\tstruct {\n\t\tu8     version;\n\t\tu8     type;\n\t\tu8     rsvd[2];\n\t\tu8     nports;\n\t\tu8     rsvd2[3];\n\t\t__le32 nlifs;\n\t\t__le32 nintrs;\n\t\t__le32 ndbpgs_per_lif;\n\t\t__le32 intr_coal_mult;\n\t\t__le32 intr_coal_div;\n\t\t__le32 eq_count;\n\t\t__le64 hwstamp_mask;\n\t\t__le32 hwstamp_mult;\n\t\t__le32 hwstamp_shift;\n\t\t__le64 capabilities;\n\t};\n\t__le32 words[478];\n};\n\nenum ionic_lif_type {\n\tIONIC_LIF_TYPE_CLASSIC = 0,\n\tIONIC_LIF_TYPE_MACVLAN = 1,\n\tIONIC_LIF_TYPE_NETQUEUE = 2,\n};\n\n \nstruct ionic_lif_identify_cmd {\n\tu8 opcode;\n\tu8 type;\n\tu8 ver;\n\tu8 rsvd[61];\n};\n\n \nstruct ionic_lif_identify_comp {\n\tu8 status;\n\tu8 ver;\n\tu8 rsvd2[14];\n};\n\n \nenum ionic_lif_capability {\n\tIONIC_LIF_CAP_ETH        = BIT(0),\n\tIONIC_LIF_CAP_RDMA       = BIT(1),\n};\n\n \nenum ionic_logical_qtype {\n\tIONIC_QTYPE_ADMINQ  = 0,\n\tIONIC_QTYPE_NOTIFYQ = 1,\n\tIONIC_QTYPE_RXQ     = 2,\n\tIONIC_QTYPE_TXQ     = 3,\n\tIONIC_QTYPE_EQ      = 4,\n\tIONIC_QTYPE_MAX     = 16,\n};\n\n \nenum ionic_q_feature {\n\tIONIC_QIDENT_F_CQ\t\t= BIT_ULL(0),\n\tIONIC_QIDENT_F_SG\t\t= BIT_ULL(1),\n\tIONIC_QIDENT_F_EQ\t\t= BIT_ULL(2),\n\tIONIC_QIDENT_F_CMB\t\t= BIT_ULL(3),\n\tIONIC_Q_F_2X_DESC\t\t= BIT_ULL(4),\n\tIONIC_Q_F_2X_CQ_DESC\t\t= BIT_ULL(5),\n\tIONIC_Q_F_2X_SG_DESC\t\t= BIT_ULL(6),\n\tIONIC_Q_F_4X_DESC\t\t= BIT_ULL(7),\n\tIONIC_Q_F_4X_CQ_DESC\t\t= BIT_ULL(8),\n\tIONIC_Q_F_4X_SG_DESC\t\t= BIT_ULL(9),\n};\n\n \nenum ionic_rxq_feature {\n\tIONIC_RXQ_F_HWSTAMP\t\t= BIT_ULL(16),\n};\n\n \nenum ionic_txq_feature {\n\tIONIC_TXQ_F_HWSTAMP\t\t= BIT(16),\n};\n\n \nenum ionic_hwstamp_bits {\n\tIONIC_HWSTAMP_INVALID\t    = ~0ull,\n\tIONIC_HWSTAMP_CQ_NEGOFFSET  = 8,\n};\n\n \nstruct ionic_lif_logical_qtype {\n\tu8     qtype;\n\tu8     rsvd[3];\n\t__le32 qid_count;\n\t__le32 qid_base;\n};\n\n \nenum ionic_lif_state {\n\tIONIC_LIF_QUIESCE\t= 0,\n\tIONIC_LIF_ENABLE\t= 1,\n\tIONIC_LIF_DISABLE\t= 2,\n};\n\n \nunion ionic_lif_config {\n\tstruct {\n\t\tu8     state;\n\t\tu8     rsvd[3];\n\t\tchar   name[IONIC_IFNAMSIZ];\n\t\t__le32 mtu;\n\t\tu8     mac[6];\n\t\t__le16 vlan;\n\t\t__le64 features;\n\t\t__le32 queue_count[IONIC_QTYPE_MAX];\n\t} __packed;\n\t__le32 words[64];\n};\n\n \nunion ionic_lif_identity {\n\tstruct {\n\t\t__le64 capabilities;\n\n\t\tstruct {\n\t\t\tu8 version;\n\t\t\tu8 rsvd[3];\n\t\t\t__le32 max_ucast_filters;\n\t\t\t__le32 max_mcast_filters;\n\t\t\t__le16 rss_ind_tbl_sz;\n\t\t\t__le32 min_frame_size;\n\t\t\t__le32 max_frame_size;\n\t\t\tu8 rsvd2[2];\n\t\t\t__le64 hwstamp_tx_modes;\n\t\t\t__le64 hwstamp_rx_filters;\n\t\t\tu8 rsvd3[88];\n\t\t\tunion ionic_lif_config config;\n\t\t} __packed eth;\n\n\t\tstruct {\n\t\t\tu8 version;\n\t\t\tu8 qp_opcodes;\n\t\t\tu8 admin_opcodes;\n\t\t\tu8 rsvd;\n\t\t\t__le32 npts_per_lif;\n\t\t\t__le32 nmrs_per_lif;\n\t\t\t__le32 nahs_per_lif;\n\t\t\tu8 max_stride;\n\t\t\tu8 cl_stride;\n\t\t\tu8 pte_stride;\n\t\t\tu8 rrq_stride;\n\t\t\tu8 rsq_stride;\n\t\t\tu8 dcqcn_profiles;\n\t\t\tu8 rsvd_dimensions[10];\n\t\t\tstruct ionic_lif_logical_qtype aq_qtype;\n\t\t\tstruct ionic_lif_logical_qtype sq_qtype;\n\t\t\tstruct ionic_lif_logical_qtype rq_qtype;\n\t\t\tstruct ionic_lif_logical_qtype cq_qtype;\n\t\t\tstruct ionic_lif_logical_qtype eq_qtype;\n\t\t} __packed rdma;\n\t} __packed;\n\t__le32 words[478];\n};\n\n \nstruct ionic_lif_init_cmd {\n\tu8     opcode;\n\tu8     type;\n\t__le16 index;\n\t__le32 rsvd;\n\t__le64 info_pa;\n\tu8     rsvd2[48];\n};\n\n \nstruct ionic_lif_init_comp {\n\tu8 status;\n\tu8 rsvd;\n\t__le16 hw_index;\n\tu8 rsvd2[12];\n};\n\n \nstruct ionic_q_identify_cmd {\n\tu8     opcode;\n\tu8     rsvd;\n\t__le16 lif_type;\n\tu8     type;\n\tu8     ver;\n\tu8     rsvd2[58];\n};\n\n \nstruct ionic_q_identify_comp {\n\tu8     status;\n\tu8     rsvd;\n\t__le16 comp_index;\n\tu8     ver;\n\tu8     rsvd2[11];\n};\n\n \nunion ionic_q_identity {\n\tstruct {\n\t\tu8      version;\n\t\tu8      supported;\n\t\tu8      rsvd[6];\n\t\t__le64  features;\n\t\t__le16  desc_sz;\n\t\t__le16  comp_sz;\n\t\t__le16  sg_desc_sz;\n\t\t__le16  max_sg_elems;\n\t\t__le16  sg_desc_stride;\n\t};\n\t__le32 words[478];\n};\n\n \nstruct ionic_q_init_cmd {\n\tu8     opcode;\n\tu8     rsvd;\n\t__le16 lif_index;\n\tu8     type;\n\tu8     ver;\n\tu8     rsvd1[2];\n\t__le32 index;\n\t__le16 pid;\n\t__le16 intr_index;\n\t__le16 flags;\n#define IONIC_QINIT_F_IRQ\t0x01\t \n#define IONIC_QINIT_F_ENA\t0x02\t \n#define IONIC_QINIT_F_SG\t0x04\t \n#define IONIC_QINIT_F_EQ\t0x08\t \n#define IONIC_QINIT_F_CMB\t0x10\t \n#define IONIC_QINIT_F_DEBUG\t0x80\t \n\tu8     cos;\n\tu8     ring_size;\n\t__le64 ring_base;\n\t__le64 cq_ring_base;\n\t__le64 sg_ring_base;\n\tu8     rsvd2[12];\n\t__le64 features;\n} __packed;\n\n \nstruct ionic_q_init_comp {\n\tu8     status;\n\tu8     rsvd;\n\t__le16 comp_index;\n\t__le32 hw_index;\n\tu8     hw_type;\n\tu8     rsvd2[6];\n\tu8     color;\n};\n\n \n#define IONIC_ADDR_LEN\t\t52\n#define IONIC_ADDR_MASK\t\t(BIT_ULL(IONIC_ADDR_LEN) - 1)\n\nenum ionic_txq_desc_opcode {\n\tIONIC_TXQ_DESC_OPCODE_CSUM_NONE = 0,\n\tIONIC_TXQ_DESC_OPCODE_CSUM_PARTIAL = 1,\n\tIONIC_TXQ_DESC_OPCODE_CSUM_HW = 2,\n\tIONIC_TXQ_DESC_OPCODE_TSO = 3,\n};\n\n \nstruct ionic_txq_desc {\n\t__le64  cmd;\n#define IONIC_TXQ_DESC_OPCODE_MASK\t\t0xf\n#define IONIC_TXQ_DESC_OPCODE_SHIFT\t\t4\n#define IONIC_TXQ_DESC_FLAGS_MASK\t\t0xf\n#define IONIC_TXQ_DESC_FLAGS_SHIFT\t\t0\n#define IONIC_TXQ_DESC_NSGE_MASK\t\t0xf\n#define IONIC_TXQ_DESC_NSGE_SHIFT\t\t8\n#define IONIC_TXQ_DESC_ADDR_MASK\t\t(BIT_ULL(IONIC_ADDR_LEN) - 1)\n#define IONIC_TXQ_DESC_ADDR_SHIFT\t\t12\n\n \n#define IONIC_TXQ_DESC_FLAG_VLAN\t\t0x1\n#define IONIC_TXQ_DESC_FLAG_ENCAP\t\t0x2\n\n \n#define IONIC_TXQ_DESC_FLAG_CSUM_L3\t\t0x4\n#define IONIC_TXQ_DESC_FLAG_CSUM_L4\t\t0x8\n\n \n#define IONIC_TXQ_DESC_FLAG_TSO_SOT\t\t0x4\n#define IONIC_TXQ_DESC_FLAG_TSO_EOT\t\t0x8\n\n\t__le16  len;\n\tunion {\n\t\t__le16  vlan_tci;\n\t\t__le16  hword0;\n\t};\n\tunion {\n\t\t__le16  csum_start;\n\t\t__le16  hdr_len;\n\t\t__le16  hword1;\n\t};\n\tunion {\n\t\t__le16  csum_offset;\n\t\t__le16  mss;\n\t\t__le16  hword2;\n\t};\n};\n\nstatic inline u64 encode_txq_desc_cmd(u8 opcode, u8 flags,\n\t\t\t\t      u8 nsge, u64 addr)\n{\n\tu64 cmd;\n\n\tcmd = (opcode & IONIC_TXQ_DESC_OPCODE_MASK) << IONIC_TXQ_DESC_OPCODE_SHIFT;\n\tcmd |= (flags & IONIC_TXQ_DESC_FLAGS_MASK) << IONIC_TXQ_DESC_FLAGS_SHIFT;\n\tcmd |= (nsge & IONIC_TXQ_DESC_NSGE_MASK) << IONIC_TXQ_DESC_NSGE_SHIFT;\n\tcmd |= (addr & IONIC_TXQ_DESC_ADDR_MASK) << IONIC_TXQ_DESC_ADDR_SHIFT;\n\n\treturn cmd;\n};\n\nstatic inline void decode_txq_desc_cmd(u64 cmd, u8 *opcode, u8 *flags,\n\t\t\t\t       u8 *nsge, u64 *addr)\n{\n\t*opcode = (cmd >> IONIC_TXQ_DESC_OPCODE_SHIFT) & IONIC_TXQ_DESC_OPCODE_MASK;\n\t*flags = (cmd >> IONIC_TXQ_DESC_FLAGS_SHIFT) & IONIC_TXQ_DESC_FLAGS_MASK;\n\t*nsge = (cmd >> IONIC_TXQ_DESC_NSGE_SHIFT) & IONIC_TXQ_DESC_NSGE_MASK;\n\t*addr = (cmd >> IONIC_TXQ_DESC_ADDR_SHIFT) & IONIC_TXQ_DESC_ADDR_MASK;\n};\n\n \nstruct ionic_txq_sg_elem {\n\t__le64 addr;\n\t__le16 len;\n\t__le16 rsvd[3];\n};\n\n \nstruct ionic_txq_sg_desc {\n#define IONIC_TX_MAX_SG_ELEMS\t\t8\n#define IONIC_TX_SG_DESC_STRIDE\t\t8\n\tstruct ionic_txq_sg_elem elems[IONIC_TX_MAX_SG_ELEMS];\n};\n\nstruct ionic_txq_sg_desc_v1 {\n#define IONIC_TX_MAX_SG_ELEMS_V1\t\t15\n#define IONIC_TX_SG_DESC_STRIDE_V1\t\t16\n\tstruct ionic_txq_sg_elem elems[IONIC_TX_SG_DESC_STRIDE_V1];\n};\n\n \nstruct ionic_txq_comp {\n\tu8     status;\n\tu8     rsvd;\n\t__le16 comp_index;\n\tu8     rsvd2[11];\n\tu8     color;\n};\n\nenum ionic_rxq_desc_opcode {\n\tIONIC_RXQ_DESC_OPCODE_SIMPLE = 0,\n\tIONIC_RXQ_DESC_OPCODE_SG = 1,\n};\n\n \nstruct ionic_rxq_desc {\n\tu8     opcode;\n\tu8     rsvd[5];\n\t__le16 len;\n\t__le64 addr;\n};\n\n \nstruct ionic_rxq_sg_elem {\n\t__le64 addr;\n\t__le16 len;\n\t__le16 rsvd[3];\n};\n\n \nstruct ionic_rxq_sg_desc {\n#define IONIC_RX_MAX_SG_ELEMS\t\t8\n#define IONIC_RX_SG_DESC_STRIDE\t\t8\n\tstruct ionic_rxq_sg_elem elems[IONIC_RX_SG_DESC_STRIDE];\n};\n\n \nstruct ionic_rxq_comp {\n\tu8     status;\n\tu8     num_sg_elems;\n\t__le16 comp_index;\n\t__le32 rss_hash;\n\t__le16 csum;\n\t__le16 vlan_tci;\n\t__le16 len;\n\tu8     csum_flags;\n#define IONIC_RXQ_COMP_CSUM_F_TCP_OK\t0x01\n#define IONIC_RXQ_COMP_CSUM_F_TCP_BAD\t0x02\n#define IONIC_RXQ_COMP_CSUM_F_UDP_OK\t0x04\n#define IONIC_RXQ_COMP_CSUM_F_UDP_BAD\t0x08\n#define IONIC_RXQ_COMP_CSUM_F_IP_OK\t0x10\n#define IONIC_RXQ_COMP_CSUM_F_IP_BAD\t0x20\n#define IONIC_RXQ_COMP_CSUM_F_VLAN\t0x40\n#define IONIC_RXQ_COMP_CSUM_F_CALC\t0x80\n\tu8     pkt_type_color;\n#define IONIC_RXQ_COMP_PKT_TYPE_MASK\t0x7f\n};\n\nenum ionic_pkt_type {\n\tIONIC_PKT_TYPE_NON_IP\t\t= 0x00,\n\tIONIC_PKT_TYPE_IPV4\t\t= 0x01,\n\tIONIC_PKT_TYPE_IPV4_TCP\t\t= 0x03,\n\tIONIC_PKT_TYPE_IPV4_UDP\t\t= 0x05,\n\tIONIC_PKT_TYPE_IPV6\t\t= 0x08,\n\tIONIC_PKT_TYPE_IPV6_TCP\t\t= 0x18,\n\tIONIC_PKT_TYPE_IPV6_UDP\t\t= 0x28,\n\t \n\tIONIC_PKT_TYPE_ENCAP_NON_IP\t= 0x40,\n\tIONIC_PKT_TYPE_ENCAP_IPV4\t= 0x41,\n\tIONIC_PKT_TYPE_ENCAP_IPV4_TCP\t= 0x43,\n\tIONIC_PKT_TYPE_ENCAP_IPV4_UDP\t= 0x45,\n\tIONIC_PKT_TYPE_ENCAP_IPV6\t= 0x48,\n\tIONIC_PKT_TYPE_ENCAP_IPV6_TCP\t= 0x58,\n\tIONIC_PKT_TYPE_ENCAP_IPV6_UDP\t= 0x68,\n};\n\nenum ionic_eth_hw_features {\n\tIONIC_ETH_HW_VLAN_TX_TAG\t= BIT(0),\n\tIONIC_ETH_HW_VLAN_RX_STRIP\t= BIT(1),\n\tIONIC_ETH_HW_VLAN_RX_FILTER\t= BIT(2),\n\tIONIC_ETH_HW_RX_HASH\t\t= BIT(3),\n\tIONIC_ETH_HW_RX_CSUM\t\t= BIT(4),\n\tIONIC_ETH_HW_TX_SG\t\t= BIT(5),\n\tIONIC_ETH_HW_RX_SG\t\t= BIT(6),\n\tIONIC_ETH_HW_TX_CSUM\t\t= BIT(7),\n\tIONIC_ETH_HW_TSO\t\t= BIT(8),\n\tIONIC_ETH_HW_TSO_IPV6\t\t= BIT(9),\n\tIONIC_ETH_HW_TSO_ECN\t\t= BIT(10),\n\tIONIC_ETH_HW_TSO_GRE\t\t= BIT(11),\n\tIONIC_ETH_HW_TSO_GRE_CSUM\t= BIT(12),\n\tIONIC_ETH_HW_TSO_IPXIP4\t\t= BIT(13),\n\tIONIC_ETH_HW_TSO_IPXIP6\t\t= BIT(14),\n\tIONIC_ETH_HW_TSO_UDP\t\t= BIT(15),\n\tIONIC_ETH_HW_TSO_UDP_CSUM\t= BIT(16),\n\tIONIC_ETH_HW_RX_CSUM_GENEVE\t= BIT(17),\n\tIONIC_ETH_HW_TX_CSUM_GENEVE\t= BIT(18),\n\tIONIC_ETH_HW_TSO_GENEVE\t\t= BIT(19),\n\tIONIC_ETH_HW_TIMESTAMP\t\t= BIT(20),\n};\n\n \nenum ionic_pkt_class {\n\tIONIC_PKT_CLS_NTP_ALL\t\t= BIT(0),\n\n\tIONIC_PKT_CLS_PTP1_SYNC\t\t= BIT(1),\n\tIONIC_PKT_CLS_PTP1_DREQ\t\t= BIT(2),\n\tIONIC_PKT_CLS_PTP1_ALL\t\t= BIT(3) |\n\t\tIONIC_PKT_CLS_PTP1_SYNC | IONIC_PKT_CLS_PTP1_DREQ,\n\n\tIONIC_PKT_CLS_PTP2_L4_SYNC\t= BIT(4),\n\tIONIC_PKT_CLS_PTP2_L4_DREQ\t= BIT(5),\n\tIONIC_PKT_CLS_PTP2_L4_ALL\t= BIT(6) |\n\t\tIONIC_PKT_CLS_PTP2_L4_SYNC | IONIC_PKT_CLS_PTP2_L4_DREQ,\n\n\tIONIC_PKT_CLS_PTP2_L2_SYNC\t= BIT(7),\n\tIONIC_PKT_CLS_PTP2_L2_DREQ\t= BIT(8),\n\tIONIC_PKT_CLS_PTP2_L2_ALL\t= BIT(9) |\n\t\tIONIC_PKT_CLS_PTP2_L2_SYNC | IONIC_PKT_CLS_PTP2_L2_DREQ,\n\n\tIONIC_PKT_CLS_PTP2_SYNC\t\t=\n\t\tIONIC_PKT_CLS_PTP2_L4_SYNC | IONIC_PKT_CLS_PTP2_L2_SYNC,\n\tIONIC_PKT_CLS_PTP2_DREQ\t\t=\n\t\tIONIC_PKT_CLS_PTP2_L4_DREQ | IONIC_PKT_CLS_PTP2_L2_DREQ,\n\tIONIC_PKT_CLS_PTP2_ALL\t\t=\n\t\tIONIC_PKT_CLS_PTP2_L4_ALL | IONIC_PKT_CLS_PTP2_L2_ALL,\n\n\tIONIC_PKT_CLS_PTP_SYNC\t\t=\n\t\tIONIC_PKT_CLS_PTP1_SYNC | IONIC_PKT_CLS_PTP2_SYNC,\n\tIONIC_PKT_CLS_PTP_DREQ\t\t=\n\t\tIONIC_PKT_CLS_PTP1_DREQ | IONIC_PKT_CLS_PTP2_DREQ,\n\tIONIC_PKT_CLS_PTP_ALL\t\t=\n\t\tIONIC_PKT_CLS_PTP1_ALL | IONIC_PKT_CLS_PTP2_ALL,\n};\n\n \nstruct ionic_q_control_cmd {\n\tu8     opcode;\n\tu8     type;\n\t__le16 lif_index;\n\t__le32 index;\n\tu8     oper;\n\tu8     rsvd[55];\n};\n\ntypedef struct ionic_admin_comp ionic_q_control_comp;\n\nenum q_control_oper {\n\tIONIC_Q_DISABLE\t\t= 0,\n\tIONIC_Q_ENABLE\t\t= 1,\n\tIONIC_Q_HANG_RESET\t= 2,\n};\n\n \nenum ionic_phy_type {\n\tIONIC_PHY_TYPE_NONE\t= 0,\n\tIONIC_PHY_TYPE_COPPER\t= 1,\n\tIONIC_PHY_TYPE_FIBER\t= 2,\n};\n\n \nenum ionic_xcvr_state {\n\tIONIC_XCVR_STATE_REMOVED\t = 0,\n\tIONIC_XCVR_STATE_INSERTED\t = 1,\n\tIONIC_XCVR_STATE_PENDING\t = 2,\n\tIONIC_XCVR_STATE_SPROM_READ\t = 3,\n\tIONIC_XCVR_STATE_SPROM_READ_ERR\t = 4,\n};\n\n \nenum ionic_xcvr_pid {\n\tIONIC_XCVR_PID_UNKNOWN           = 0,\n\n\t \n\tIONIC_XCVR_PID_QSFP_100G_CR4     = 1,\n\tIONIC_XCVR_PID_QSFP_40GBASE_CR4  = 2,\n\tIONIC_XCVR_PID_SFP_25GBASE_CR_S  = 3,\n\tIONIC_XCVR_PID_SFP_25GBASE_CR_L  = 4,\n\tIONIC_XCVR_PID_SFP_25GBASE_CR_N  = 5,\n\n\t \n\tIONIC_XCVR_PID_QSFP_100G_AOC    = 50,\n\tIONIC_XCVR_PID_QSFP_100G_ACC    = 51,\n\tIONIC_XCVR_PID_QSFP_100G_SR4    = 52,\n\tIONIC_XCVR_PID_QSFP_100G_LR4    = 53,\n\tIONIC_XCVR_PID_QSFP_100G_ER4    = 54,\n\tIONIC_XCVR_PID_QSFP_40GBASE_ER4 = 55,\n\tIONIC_XCVR_PID_QSFP_40GBASE_SR4 = 56,\n\tIONIC_XCVR_PID_QSFP_40GBASE_LR4 = 57,\n\tIONIC_XCVR_PID_QSFP_40GBASE_AOC = 58,\n\tIONIC_XCVR_PID_SFP_25GBASE_SR   = 59,\n\tIONIC_XCVR_PID_SFP_25GBASE_LR   = 60,\n\tIONIC_XCVR_PID_SFP_25GBASE_ER   = 61,\n\tIONIC_XCVR_PID_SFP_25GBASE_AOC  = 62,\n\tIONIC_XCVR_PID_SFP_10GBASE_SR   = 63,\n\tIONIC_XCVR_PID_SFP_10GBASE_LR   = 64,\n\tIONIC_XCVR_PID_SFP_10GBASE_LRM  = 65,\n\tIONIC_XCVR_PID_SFP_10GBASE_ER   = 66,\n\tIONIC_XCVR_PID_SFP_10GBASE_AOC  = 67,\n\tIONIC_XCVR_PID_SFP_10GBASE_CU   = 68,\n\tIONIC_XCVR_PID_QSFP_100G_CWDM4  = 69,\n\tIONIC_XCVR_PID_QSFP_100G_PSM4   = 70,\n\tIONIC_XCVR_PID_SFP_25GBASE_ACC  = 71,\n\tIONIC_XCVR_PID_SFP_10GBASE_T    = 72,\n\tIONIC_XCVR_PID_SFP_1000BASE_T   = 73,\n};\n\n \nenum ionic_port_type {\n\tIONIC_PORT_TYPE_NONE = 0,\n\tIONIC_PORT_TYPE_ETH  = 1,\n\tIONIC_PORT_TYPE_MGMT = 2,\n};\n\n \nenum ionic_port_admin_state {\n\tIONIC_PORT_ADMIN_STATE_NONE = 0,\n\tIONIC_PORT_ADMIN_STATE_DOWN = 1,\n\tIONIC_PORT_ADMIN_STATE_UP   = 2,\n};\n\n \nenum ionic_port_oper_status {\n\tIONIC_PORT_OPER_STATUS_NONE  = 0,\n\tIONIC_PORT_OPER_STATUS_UP    = 1,\n\tIONIC_PORT_OPER_STATUS_DOWN  = 2,\n};\n\n \nenum ionic_port_fec_type {\n\tIONIC_PORT_FEC_TYPE_NONE = 0,\n\tIONIC_PORT_FEC_TYPE_FC   = 1,\n\tIONIC_PORT_FEC_TYPE_RS   = 2,\n};\n\n \nenum ionic_port_pause_type {\n\tIONIC_PORT_PAUSE_TYPE_NONE = 0,\n\tIONIC_PORT_PAUSE_TYPE_LINK = 1,\n\tIONIC_PORT_PAUSE_TYPE_PFC  = 2,\n};\n\n \nenum ionic_port_loopback_mode {\n\tIONIC_PORT_LOOPBACK_MODE_NONE = 0,\n\tIONIC_PORT_LOOPBACK_MODE_MAC  = 1,\n\tIONIC_PORT_LOOPBACK_MODE_PHY  = 2,\n};\n\n \nstruct ionic_xcvr_status {\n\tu8     state;\n\tu8     phy;\n\t__le16 pid;\n\tu8     sprom[256];\n};\n\n \nunion ionic_port_config {\n\tstruct {\n#define IONIC_SPEED_100G\t100000\t \n#define IONIC_SPEED_50G\t\t50000\t \n#define IONIC_SPEED_40G\t\t40000\t \n#define IONIC_SPEED_25G\t\t25000\t \n#define IONIC_SPEED_10G\t\t10000\t \n#define IONIC_SPEED_1G\t\t1000\t \n\t\t__le32 speed;\n\t\t__le32 mtu;\n\t\tu8     state;\n\t\tu8     an_enable;\n\t\tu8     fec_type;\n#define IONIC_PAUSE_TYPE_MASK\t\t0x0f\n#define IONIC_PAUSE_FLAGS_MASK\t\t0xf0\n#define IONIC_PAUSE_F_TX\t\t0x10\n#define IONIC_PAUSE_F_RX\t\t0x20\n\t\tu8     pause_type;\n\t\tu8     loopback_mode;\n\t};\n\t__le32 words[64];\n};\n\n \nstruct ionic_port_status {\n\t__le32 id;\n\t__le32 speed;\n\tu8     status;\n\t__le16 link_down_count;\n\tu8     fec_type;\n\tu8     rsvd[48];\n\tstruct ionic_xcvr_status  xcvr;\n} __packed;\n\n \nstruct ionic_port_identify_cmd {\n\tu8 opcode;\n\tu8 index;\n\tu8 ver;\n\tu8 rsvd[61];\n};\n\n \nstruct ionic_port_identify_comp {\n\tu8 status;\n\tu8 ver;\n\tu8 rsvd[14];\n};\n\n \nstruct ionic_port_init_cmd {\n\tu8     opcode;\n\tu8     index;\n\tu8     rsvd[6];\n\t__le64 info_pa;\n\tu8     rsvd2[48];\n};\n\n \nstruct ionic_port_init_comp {\n\tu8 status;\n\tu8 rsvd[15];\n};\n\n \nstruct ionic_port_reset_cmd {\n\tu8 opcode;\n\tu8 index;\n\tu8 rsvd[62];\n};\n\n \nstruct ionic_port_reset_comp {\n\tu8 status;\n\tu8 rsvd[15];\n};\n\n \nenum ionic_stats_ctl_cmd {\n\tIONIC_STATS_CTL_RESET\t\t= 0,\n};\n\n \nenum ionic_txstamp_mode {\n\tIONIC_TXSTAMP_OFF\t\t= 0,\n\tIONIC_TXSTAMP_ON\t\t= 1,\n\tIONIC_TXSTAMP_ONESTEP_SYNC\t= 2,\n\tIONIC_TXSTAMP_ONESTEP_P2P\t= 3,\n};\n\n \nenum ionic_port_attr {\n\tIONIC_PORT_ATTR_STATE\t\t= 0,\n\tIONIC_PORT_ATTR_SPEED\t\t= 1,\n\tIONIC_PORT_ATTR_MTU\t\t= 2,\n\tIONIC_PORT_ATTR_AUTONEG\t\t= 3,\n\tIONIC_PORT_ATTR_FEC\t\t= 4,\n\tIONIC_PORT_ATTR_PAUSE\t\t= 5,\n\tIONIC_PORT_ATTR_LOOPBACK\t= 6,\n\tIONIC_PORT_ATTR_STATS_CTRL\t= 7,\n};\n\n \nstruct ionic_port_setattr_cmd {\n\tu8     opcode;\n\tu8     index;\n\tu8     attr;\n\tu8     rsvd;\n\tunion {\n\t\tu8      state;\n\t\t__le32  speed;\n\t\t__le32  mtu;\n\t\tu8      an_enable;\n\t\tu8      fec_type;\n\t\tu8      pause_type;\n\t\tu8      loopback_mode;\n\t\tu8      stats_ctl;\n\t\tu8      rsvd2[60];\n\t};\n};\n\n \nstruct ionic_port_setattr_comp {\n\tu8     status;\n\tu8     rsvd[14];\n\tu8     color;\n};\n\n \nstruct ionic_port_getattr_cmd {\n\tu8     opcode;\n\tu8     index;\n\tu8     attr;\n\tu8     rsvd[61];\n};\n\n \nstruct ionic_port_getattr_comp {\n\tu8     status;\n\tu8     rsvd[3];\n\tunion {\n\t\tu8      state;\n\t\t__le32  speed;\n\t\t__le32  mtu;\n\t\tu8      an_enable;\n\t\tu8      fec_type;\n\t\tu8      pause_type;\n\t\tu8      loopback_mode;\n\t\tu8      rsvd2[11];\n\t} __packed;\n\tu8     color;\n};\n\n \nstruct ionic_lif_status {\n\t__le64 eid;\n\tu8     port_num;\n\tu8     rsvd;\n\t__le16 link_status;\n\t__le32 link_speed;\t\t \n\t__le16 link_down_count;\n\tu8      rsvd2[46];\n};\n\n \nstruct ionic_lif_reset_cmd {\n\tu8     opcode;\n\tu8     rsvd;\n\t__le16 index;\n\t__le32 rsvd2[15];\n};\n\ntypedef struct ionic_admin_comp ionic_lif_reset_comp;\n\nenum ionic_dev_state {\n\tIONIC_DEV_DISABLE\t= 0,\n\tIONIC_DEV_ENABLE\t= 1,\n\tIONIC_DEV_HANG_RESET\t= 2,\n};\n\n \nenum ionic_dev_attr {\n\tIONIC_DEV_ATTR_STATE    = 0,\n\tIONIC_DEV_ATTR_NAME     = 1,\n\tIONIC_DEV_ATTR_FEATURES = 2,\n};\n\n \nstruct ionic_dev_setattr_cmd {\n\tu8     opcode;\n\tu8     attr;\n\t__le16 rsvd;\n\tunion {\n\t\tu8      state;\n\t\tchar    name[IONIC_IFNAMSIZ];\n\t\t__le64  features;\n\t\tu8      rsvd2[60];\n\t} __packed;\n};\n\n \nstruct ionic_dev_setattr_comp {\n\tu8     status;\n\tu8     rsvd[3];\n\tunion {\n\t\t__le64  features;\n\t\tu8      rsvd2[11];\n\t} __packed;\n\tu8     color;\n};\n\n \nstruct ionic_dev_getattr_cmd {\n\tu8     opcode;\n\tu8     attr;\n\tu8     rsvd[62];\n};\n\n \nstruct ionic_dev_getattr_comp {\n\tu8     status;\n\tu8     rsvd[3];\n\tunion {\n\t\t__le64  features;\n\t\tu8      rsvd2[11];\n\t} __packed;\n\tu8     color;\n};\n\n \n#define IONIC_RSS_HASH_KEY_SIZE\t\t40\n\nenum ionic_rss_hash_types {\n\tIONIC_RSS_TYPE_IPV4\t= BIT(0),\n\tIONIC_RSS_TYPE_IPV4_TCP\t= BIT(1),\n\tIONIC_RSS_TYPE_IPV4_UDP\t= BIT(2),\n\tIONIC_RSS_TYPE_IPV6\t= BIT(3),\n\tIONIC_RSS_TYPE_IPV6_TCP\t= BIT(4),\n\tIONIC_RSS_TYPE_IPV6_UDP\t= BIT(5),\n};\n\n \nenum ionic_lif_attr {\n\tIONIC_LIF_ATTR_STATE        = 0,\n\tIONIC_LIF_ATTR_NAME         = 1,\n\tIONIC_LIF_ATTR_MTU          = 2,\n\tIONIC_LIF_ATTR_MAC          = 3,\n\tIONIC_LIF_ATTR_FEATURES     = 4,\n\tIONIC_LIF_ATTR_RSS          = 5,\n\tIONIC_LIF_ATTR_STATS_CTRL   = 6,\n\tIONIC_LIF_ATTR_TXSTAMP      = 7,\n};\n\n \nstruct ionic_lif_setattr_cmd {\n\tu8     opcode;\n\tu8     attr;\n\t__le16 index;\n\tunion {\n\t\tu8      state;\n\t\tchar    name[IONIC_IFNAMSIZ];\n\t\t__le32  mtu;\n\t\tu8      mac[6];\n\t\t__le64  features;\n\t\tstruct {\n\t\t\t__le16 types;\n\t\t\tu8     key[IONIC_RSS_HASH_KEY_SIZE];\n\t\t\tu8     rsvd[6];\n\t\t\t__le64 addr;\n\t\t} rss;\n\t\tu8      stats_ctl;\n\t\t__le16 txstamp_mode;\n\t\tu8      rsvd[60];\n\t} __packed;\n};\n\n \nstruct ionic_lif_setattr_comp {\n\tu8     status;\n\tu8     rsvd;\n\t__le16 comp_index;\n\tunion {\n\t\t__le64  features;\n\t\tu8      rsvd2[11];\n\t} __packed;\n\tu8     color;\n};\n\n \nstruct ionic_lif_getattr_cmd {\n\tu8     opcode;\n\tu8     attr;\n\t__le16 index;\n\tu8     rsvd[60];\n};\n\n \nstruct ionic_lif_getattr_comp {\n\tu8     status;\n\tu8     rsvd;\n\t__le16 comp_index;\n\tunion {\n\t\tu8      state;\n\t\t__le32  mtu;\n\t\tu8      mac[6];\n\t\t__le64  features;\n\t\t__le16  txstamp_mode;\n\t\tu8      rsvd2[11];\n\t} __packed;\n\tu8     color;\n};\n\n \nstruct ionic_lif_setphc_cmd {\n\tu8\topcode;\n\tu8\trsvd1;\n\t__le16  lif_index;\n\tu8      rsvd2[4];\n\t__le64\ttick;\n\t__le64\tnsec;\n\t__le64\tfrac;\n\t__le32\tmult;\n\t__le32\tshift;\n\tu8     rsvd3[24];\n};\n\nenum ionic_rx_mode {\n\tIONIC_RX_MODE_F_UNICAST\t\t= BIT(0),\n\tIONIC_RX_MODE_F_MULTICAST\t= BIT(1),\n\tIONIC_RX_MODE_F_BROADCAST\t= BIT(2),\n\tIONIC_RX_MODE_F_PROMISC\t\t= BIT(3),\n\tIONIC_RX_MODE_F_ALLMULTI\t= BIT(4),\n\tIONIC_RX_MODE_F_RDMA_SNIFFER\t= BIT(5),\n};\n\n \nstruct ionic_rx_mode_set_cmd {\n\tu8     opcode;\n\tu8     rsvd;\n\t__le16 lif_index;\n\t__le16 rx_mode;\n\t__le16 rsvd2[29];\n};\n\ntypedef struct ionic_admin_comp ionic_rx_mode_set_comp;\n\nenum ionic_rx_filter_match_type {\n\tIONIC_RX_FILTER_MATCH_VLAN\t= 0x0,\n\tIONIC_RX_FILTER_MATCH_MAC\t= 0x1,\n\tIONIC_RX_FILTER_MATCH_MAC_VLAN\t= 0x2,\n\tIONIC_RX_FILTER_STEER_PKTCLASS\t= 0x10,\n};\n\n \nstruct ionic_rx_filter_add_cmd {\n\tu8     opcode;\n\tu8     qtype;\n\t__le16 lif_index;\n\t__le32 qid;\n\t__le16 match;\n\tunion {\n\t\tstruct {\n\t\t\t__le16 vlan;\n\t\t} vlan;\n\t\tstruct {\n\t\t\tu8     addr[6];\n\t\t} mac;\n\t\tstruct {\n\t\t\t__le16 vlan;\n\t\t\tu8     addr[6];\n\t\t} mac_vlan;\n\t\t__le64 pkt_class;\n\t\tu8 rsvd[54];\n\t} __packed;\n};\n\n \nstruct ionic_rx_filter_add_comp {\n\tu8     status;\n\tu8     rsvd;\n\t__le16 comp_index;\n\t__le32 filter_id;\n\tu8     rsvd2[7];\n\tu8     color;\n};\n\n \nstruct ionic_rx_filter_del_cmd {\n\tu8     opcode;\n\tu8     rsvd;\n\t__le16 lif_index;\n\t__le32 filter_id;\n\tu8     rsvd2[56];\n};\n\ntypedef struct ionic_admin_comp ionic_rx_filter_del_comp;\n\nenum ionic_vf_attr {\n\tIONIC_VF_ATTR_SPOOFCHK\t= 1,\n\tIONIC_VF_ATTR_TRUST\t= 2,\n\tIONIC_VF_ATTR_MAC\t= 3,\n\tIONIC_VF_ATTR_LINKSTATE\t= 4,\n\tIONIC_VF_ATTR_VLAN\t= 5,\n\tIONIC_VF_ATTR_RATE\t= 6,\n\tIONIC_VF_ATTR_STATSADDR\t= 7,\n};\n\n \nenum ionic_vf_link_status {\n\tIONIC_VF_LINK_STATUS_AUTO = 0,\n\tIONIC_VF_LINK_STATUS_UP   = 1,\n\tIONIC_VF_LINK_STATUS_DOWN = 2,\n};\n\n \nstruct ionic_vf_setattr_cmd {\n\tu8     opcode;\n\tu8     attr;\n\t__le16 vf_index;\n\tunion {\n\t\tu8     macaddr[6];\n\t\t__le16 vlanid;\n\t\t__le32 maxrate;\n\t\tu8     spoofchk;\n\t\tu8     trust;\n\t\tu8     linkstate;\n\t\t__le64 stats_pa;\n\t\tu8     pad[60];\n\t} __packed;\n};\n\nstruct ionic_vf_setattr_comp {\n\tu8     status;\n\tu8     attr;\n\t__le16 vf_index;\n\t__le16 comp_index;\n\tu8     rsvd[9];\n\tu8     color;\n};\n\n \nstruct ionic_vf_getattr_cmd {\n\tu8     opcode;\n\tu8     attr;\n\t__le16 vf_index;\n\tu8     rsvd[60];\n};\n\nstruct ionic_vf_getattr_comp {\n\tu8     status;\n\tu8     attr;\n\t__le16 vf_index;\n\tunion {\n\t\tu8     macaddr[6];\n\t\t__le16 vlanid;\n\t\t__le32 maxrate;\n\t\tu8     spoofchk;\n\t\tu8     trust;\n\t\tu8     linkstate;\n\t\t__le64 stats_pa;\n\t\tu8     pad[11];\n\t} __packed;\n\tu8     color;\n};\n\nenum ionic_vf_ctrl_opcode {\n\tIONIC_VF_CTRL_START_ALL\t= 0,\n\tIONIC_VF_CTRL_START\t= 1,\n};\n\n \nstruct ionic_vf_ctrl_cmd {\n\tu8\topcode;\n\tu8\tctrl_opcode;\n\t__le16\tvf_index;\n\t \n\tu8\trsvd1[60];\n};\n\n \nstruct ionic_vf_ctrl_comp {\n\tu8\tstatus;\n\t \n\tu8      rsvd[15];\n};\n\n \nstruct ionic_qos_identify_cmd {\n\tu8 opcode;\n\tu8 ver;\n\tu8 rsvd[62];\n};\n\n \nstruct ionic_qos_identify_comp {\n\tu8 status;\n\tu8 ver;\n\tu8 rsvd[14];\n};\n\n#define IONIC_QOS_TC_MAX\t\t8\n#define IONIC_QOS_ALL_TC\t\t0xFF\n \n#define IONIC_QOS_CLASS_MAX\t\t7\n#define IONIC_QOS_PCP_MAX\t\t8\n#define IONIC_QOS_CLASS_NAME_SZ\t32\n#define IONIC_QOS_DSCP_MAX\t\t64\n#define IONIC_QOS_ALL_PCP\t\t0xFF\n#define IONIC_DSCP_BLOCK_SIZE\t\t8\n\n \nenum ionic_qos_class {\n\tIONIC_QOS_CLASS_DEFAULT\t\t= 0,\n\tIONIC_QOS_CLASS_USER_DEFINED_1\t= 1,\n\tIONIC_QOS_CLASS_USER_DEFINED_2\t= 2,\n\tIONIC_QOS_CLASS_USER_DEFINED_3\t= 3,\n\tIONIC_QOS_CLASS_USER_DEFINED_4\t= 4,\n\tIONIC_QOS_CLASS_USER_DEFINED_5\t= 5,\n\tIONIC_QOS_CLASS_USER_DEFINED_6\t= 6,\n};\n\n \nenum ionic_qos_class_type {\n\tIONIC_QOS_CLASS_TYPE_NONE\t= 0,\n\tIONIC_QOS_CLASS_TYPE_PCP\t= 1,\n\tIONIC_QOS_CLASS_TYPE_DSCP\t= 2,\n};\n\n \nenum ionic_qos_sched_type {\n\tIONIC_QOS_SCHED_TYPE_STRICT\t= 0,\n\tIONIC_QOS_SCHED_TYPE_DWRR\t= 1,\n};\n\n \nunion ionic_qos_config {\n\tstruct {\n#define IONIC_QOS_CONFIG_F_ENABLE\t\tBIT(0)\n#define IONIC_QOS_CONFIG_F_NO_DROP\t\tBIT(1)\n \n#define IONIC_QOS_CONFIG_F_RW_DOT1Q_PCP\t\tBIT(2)\n#define IONIC_QOS_CONFIG_F_RW_IP_DSCP\t\tBIT(3)\n \n#define IONIC_QOS_CONFIG_F_NON_DISRUPTIVE\tBIT(4)\n\t\tu8      flags;\n\t\tu8      sched_type;\n\t\tu8      class_type;\n\t\tu8      pause_type;\n\t\tchar    name[IONIC_QOS_CLASS_NAME_SZ];\n\t\t__le32  mtu;\n\t\t \n\t\tu8      pfc_cos;\n\t\t \n\t\tunion {\n\t\t\tu8      dwrr_weight;\n\t\t\t__le64  strict_rlmt;\n\t\t};\n\t\t \n\t\t \n\t\tunion {\n\t\t\tu8      rw_dot1q_pcp;\n\t\t\tu8      rw_ip_dscp;\n\t\t};\n\t\t \n\t\tunion {\n\t\t\tu8      dot1q_pcp;\n\t\t\tstruct {\n\t\t\t\tu8      ndscp;\n\t\t\t\tu8      ip_dscp[IONIC_QOS_DSCP_MAX];\n\t\t\t};\n\t\t};\n\t};\n\t__le32  words[64];\n};\n\n \nunion ionic_qos_identity {\n\tstruct {\n\t\tu8     version;\n\t\tu8     type;\n\t\tu8     rsvd[62];\n\t\tunion ionic_qos_config config[IONIC_QOS_CLASS_MAX];\n\t};\n\t__le32 words[478];\n};\n\n \nstruct ionic_qos_init_cmd {\n\tu8     opcode;\n\tu8     group;\n\tu8     rsvd[6];\n\t__le64 info_pa;\n\tu8     rsvd1[48];\n};\n\ntypedef struct ionic_admin_comp ionic_qos_init_comp;\n\n \nstruct ionic_qos_reset_cmd {\n\tu8    opcode;\n\tu8    group;\n\tu8    rsvd[62];\n};\n\n \nstruct ionic_qos_clear_stats_cmd {\n\tu8    opcode;\n\tu8    group_bitmap;\n\tu8    rsvd[62];\n};\n\ntypedef struct ionic_admin_comp ionic_qos_reset_comp;\n\n \nstruct ionic_fw_download_cmd {\n\tu8     opcode;\n\tu8     rsvd[3];\n\t__le32 offset;\n\t__le64 addr;\n\t__le32 length;\n};\n\ntypedef struct ionic_admin_comp ionic_fw_download_comp;\n\n \nenum ionic_fw_control_oper {\n\tIONIC_FW_RESET\t\t\t= 0,\n\tIONIC_FW_INSTALL\t\t= 1,\n\tIONIC_FW_ACTIVATE\t\t= 2,\n\tIONIC_FW_INSTALL_ASYNC\t\t= 3,\n\tIONIC_FW_INSTALL_STATUS\t\t= 4,\n\tIONIC_FW_ACTIVATE_ASYNC\t\t= 5,\n\tIONIC_FW_ACTIVATE_STATUS\t= 6,\n\tIONIC_FW_UPDATE_CLEANUP\t\t= 7,\n};\n\n \nstruct ionic_fw_control_cmd {\n\tu8  opcode;\n\tu8  rsvd[3];\n\tu8  oper;\n\tu8  slot;\n\tu8  rsvd1[58];\n};\n\n \nstruct ionic_fw_control_comp {\n\tu8     status;\n\tu8     rsvd;\n\t__le16 comp_index;\n\tu8     slot;\n\tu8     rsvd1[10];\n\tu8     color;\n};\n\n \n\n \nstruct ionic_rdma_reset_cmd {\n\tu8     opcode;\n\tu8     rsvd;\n\t__le16 lif_index;\n\tu8     rsvd2[60];\n};\n\n \nstruct ionic_rdma_queue_cmd {\n\tu8     opcode;\n\tu8     rsvd;\n\t__le16 lif_index;\n\t__le32 qid_ver;\n\t__le32 cid;\n\t__le16 dbid;\n\tu8     depth_log2;\n\tu8     stride_log2;\n\t__le64 dma_addr;\n\tu8     rsvd2[40];\n};\n\n \n\n \nstruct ionic_notifyq_event {\n\t__le64 eid;\n\t__le16 ecode;\n\tu8     data[54];\n};\n\n \nstruct ionic_link_change_event {\n\t__le64 eid;\n\t__le16 ecode;\n\t__le16 link_status;\n\t__le32 link_speed;\t \n\tu8     rsvd[48];\n};\n\n \nstruct ionic_reset_event {\n\t__le64 eid;\n\t__le16 ecode;\n\tu8     reset_code;\n\tu8     state;\n\tu8     rsvd[52];\n};\n\n \nstruct ionic_heartbeat_event {\n\t__le64 eid;\n\t__le16 ecode;\n\tu8     rsvd[54];\n};\n\n \nstruct ionic_log_event {\n\t__le64 eid;\n\t__le16 ecode;\n\tu8     data[54];\n};\n\n \nstruct ionic_xcvr_event {\n\t__le64 eid;\n\t__le16 ecode;\n\tu8     rsvd[54];\n};\n\n \nstruct ionic_port_stats {\n\t__le64 frames_rx_ok;\n\t__le64 frames_rx_all;\n\t__le64 frames_rx_bad_fcs;\n\t__le64 frames_rx_bad_all;\n\t__le64 octets_rx_ok;\n\t__le64 octets_rx_all;\n\t__le64 frames_rx_unicast;\n\t__le64 frames_rx_multicast;\n\t__le64 frames_rx_broadcast;\n\t__le64 frames_rx_pause;\n\t__le64 frames_rx_bad_length;\n\t__le64 frames_rx_undersized;\n\t__le64 frames_rx_oversized;\n\t__le64 frames_rx_fragments;\n\t__le64 frames_rx_jabber;\n\t__le64 frames_rx_pripause;\n\t__le64 frames_rx_stomped_crc;\n\t__le64 frames_rx_too_long;\n\t__le64 frames_rx_vlan_good;\n\t__le64 frames_rx_dropped;\n\t__le64 frames_rx_less_than_64b;\n\t__le64 frames_rx_64b;\n\t__le64 frames_rx_65b_127b;\n\t__le64 frames_rx_128b_255b;\n\t__le64 frames_rx_256b_511b;\n\t__le64 frames_rx_512b_1023b;\n\t__le64 frames_rx_1024b_1518b;\n\t__le64 frames_rx_1519b_2047b;\n\t__le64 frames_rx_2048b_4095b;\n\t__le64 frames_rx_4096b_8191b;\n\t__le64 frames_rx_8192b_9215b;\n\t__le64 frames_rx_other;\n\t__le64 frames_tx_ok;\n\t__le64 frames_tx_all;\n\t__le64 frames_tx_bad;\n\t__le64 octets_tx_ok;\n\t__le64 octets_tx_total;\n\t__le64 frames_tx_unicast;\n\t__le64 frames_tx_multicast;\n\t__le64 frames_tx_broadcast;\n\t__le64 frames_tx_pause;\n\t__le64 frames_tx_pripause;\n\t__le64 frames_tx_vlan;\n\t__le64 frames_tx_less_than_64b;\n\t__le64 frames_tx_64b;\n\t__le64 frames_tx_65b_127b;\n\t__le64 frames_tx_128b_255b;\n\t__le64 frames_tx_256b_511b;\n\t__le64 frames_tx_512b_1023b;\n\t__le64 frames_tx_1024b_1518b;\n\t__le64 frames_tx_1519b_2047b;\n\t__le64 frames_tx_2048b_4095b;\n\t__le64 frames_tx_4096b_8191b;\n\t__le64 frames_tx_8192b_9215b;\n\t__le64 frames_tx_other;\n\t__le64 frames_tx_pri_0;\n\t__le64 frames_tx_pri_1;\n\t__le64 frames_tx_pri_2;\n\t__le64 frames_tx_pri_3;\n\t__le64 frames_tx_pri_4;\n\t__le64 frames_tx_pri_5;\n\t__le64 frames_tx_pri_6;\n\t__le64 frames_tx_pri_7;\n\t__le64 frames_rx_pri_0;\n\t__le64 frames_rx_pri_1;\n\t__le64 frames_rx_pri_2;\n\t__le64 frames_rx_pri_3;\n\t__le64 frames_rx_pri_4;\n\t__le64 frames_rx_pri_5;\n\t__le64 frames_rx_pri_6;\n\t__le64 frames_rx_pri_7;\n\t__le64 tx_pripause_0_1us_count;\n\t__le64 tx_pripause_1_1us_count;\n\t__le64 tx_pripause_2_1us_count;\n\t__le64 tx_pripause_3_1us_count;\n\t__le64 tx_pripause_4_1us_count;\n\t__le64 tx_pripause_5_1us_count;\n\t__le64 tx_pripause_6_1us_count;\n\t__le64 tx_pripause_7_1us_count;\n\t__le64 rx_pripause_0_1us_count;\n\t__le64 rx_pripause_1_1us_count;\n\t__le64 rx_pripause_2_1us_count;\n\t__le64 rx_pripause_3_1us_count;\n\t__le64 rx_pripause_4_1us_count;\n\t__le64 rx_pripause_5_1us_count;\n\t__le64 rx_pripause_6_1us_count;\n\t__le64 rx_pripause_7_1us_count;\n\t__le64 rx_pause_1us_count;\n\t__le64 frames_tx_truncated;\n};\n\nstruct ionic_mgmt_port_stats {\n\t__le64 frames_rx_ok;\n\t__le64 frames_rx_all;\n\t__le64 frames_rx_bad_fcs;\n\t__le64 frames_rx_bad_all;\n\t__le64 octets_rx_ok;\n\t__le64 octets_rx_all;\n\t__le64 frames_rx_unicast;\n\t__le64 frames_rx_multicast;\n\t__le64 frames_rx_broadcast;\n\t__le64 frames_rx_pause;\n\t__le64 frames_rx_bad_length;\n\t__le64 frames_rx_undersized;\n\t__le64 frames_rx_oversized;\n\t__le64 frames_rx_fragments;\n\t__le64 frames_rx_jabber;\n\t__le64 frames_rx_64b;\n\t__le64 frames_rx_65b_127b;\n\t__le64 frames_rx_128b_255b;\n\t__le64 frames_rx_256b_511b;\n\t__le64 frames_rx_512b_1023b;\n\t__le64 frames_rx_1024b_1518b;\n\t__le64 frames_rx_gt_1518b;\n\t__le64 frames_rx_fifo_full;\n\t__le64 frames_tx_ok;\n\t__le64 frames_tx_all;\n\t__le64 frames_tx_bad;\n\t__le64 octets_tx_ok;\n\t__le64 octets_tx_total;\n\t__le64 frames_tx_unicast;\n\t__le64 frames_tx_multicast;\n\t__le64 frames_tx_broadcast;\n\t__le64 frames_tx_pause;\n};\n\nenum ionic_pb_buffer_drop_stats {\n\tIONIC_BUFFER_INTRINSIC_DROP = 0,\n\tIONIC_BUFFER_DISCARDED,\n\tIONIC_BUFFER_ADMITTED,\n\tIONIC_BUFFER_OUT_OF_CELLS_DROP,\n\tIONIC_BUFFER_OUT_OF_CELLS_DROP_2,\n\tIONIC_BUFFER_OUT_OF_CREDIT_DROP,\n\tIONIC_BUFFER_TRUNCATION_DROP,\n\tIONIC_BUFFER_PORT_DISABLED_DROP,\n\tIONIC_BUFFER_COPY_TO_CPU_TAIL_DROP,\n\tIONIC_BUFFER_SPAN_TAIL_DROP,\n\tIONIC_BUFFER_MIN_SIZE_VIOLATION_DROP,\n\tIONIC_BUFFER_ENQUEUE_ERROR_DROP,\n\tIONIC_BUFFER_INVALID_PORT_DROP,\n\tIONIC_BUFFER_INVALID_OUTPUT_QUEUE_DROP,\n\tIONIC_BUFFER_DROP_MAX,\n};\n\nenum ionic_oflow_drop_stats {\n\tIONIC_OFLOW_OCCUPANCY_DROP,\n\tIONIC_OFLOW_EMERGENCY_STOP_DROP,\n\tIONIC_OFLOW_WRITE_BUFFER_ACK_FILL_UP_DROP,\n\tIONIC_OFLOW_WRITE_BUFFER_ACK_FULL_DROP,\n\tIONIC_OFLOW_WRITE_BUFFER_FULL_DROP,\n\tIONIC_OFLOW_CONTROL_FIFO_FULL_DROP,\n\tIONIC_OFLOW_DROP_MAX,\n};\n\n \nstruct ionic_port_pb_stats {\n\t__le64 sop_count_in;\n\t__le64 eop_count_in;\n\t__le64 sop_count_out;\n\t__le64 eop_count_out;\n\t__le64 drop_counts[IONIC_BUFFER_DROP_MAX];\n\t__le64 input_queue_buffer_occupancy[IONIC_QOS_TC_MAX];\n\t__le64 input_queue_port_monitor[IONIC_QOS_TC_MAX];\n\t__le64 output_queue_port_monitor[IONIC_QOS_TC_MAX];\n\t__le64 oflow_drop_counts[IONIC_OFLOW_DROP_MAX];\n\t__le64 input_queue_good_pkts_in[IONIC_QOS_TC_MAX];\n\t__le64 input_queue_good_pkts_out[IONIC_QOS_TC_MAX];\n\t__le64 input_queue_err_pkts_in[IONIC_QOS_TC_MAX];\n\t__le64 input_queue_fifo_depth[IONIC_QOS_TC_MAX];\n\t__le64 input_queue_max_fifo_depth[IONIC_QOS_TC_MAX];\n\t__le64 input_queue_peak_occupancy[IONIC_QOS_TC_MAX];\n\t__le64 output_queue_buffer_occupancy[IONIC_QOS_TC_MAX];\n};\n\n \nunion ionic_port_identity {\n\tstruct {\n\t\tu8     version;\n\t\tu8     type;\n\t\tu8     num_lanes;\n\t\tu8     autoneg;\n\t\t__le32 min_frame_size;\n\t\t__le32 max_frame_size;\n\t\tu8     fec_type[4];\n\t\tu8     pause_type[2];\n\t\tu8     loopback_mode[2];\n\t\t__le32 speeds[16];\n\t\tu8     rsvd2[44];\n\t\tunion ionic_port_config config;\n\t};\n\t__le32 words[478];\n};\n\n \nstruct ionic_port_info {\n\tunion ionic_port_config config;\n\tstruct ionic_port_status status;\n\tunion {\n\t\tstruct ionic_port_stats      stats;\n\t\tstruct ionic_mgmt_port_stats mgmt_stats;\n\t};\n\t \n\tu8                          rsvd[760];\n\tstruct ionic_port_pb_stats  pb_stats;\n};\n\n \nstruct ionic_lif_stats {\n\t \n\t__le64 rx_ucast_bytes;\n\t__le64 rx_ucast_packets;\n\t__le64 rx_mcast_bytes;\n\t__le64 rx_mcast_packets;\n\t__le64 rx_bcast_bytes;\n\t__le64 rx_bcast_packets;\n\t__le64 rsvd0;\n\t__le64 rsvd1;\n\t \n\t__le64 rx_ucast_drop_bytes;\n\t__le64 rx_ucast_drop_packets;\n\t__le64 rx_mcast_drop_bytes;\n\t__le64 rx_mcast_drop_packets;\n\t__le64 rx_bcast_drop_bytes;\n\t__le64 rx_bcast_drop_packets;\n\t__le64 rx_dma_error;\n\t__le64 rsvd2;\n\t \n\t__le64 tx_ucast_bytes;\n\t__le64 tx_ucast_packets;\n\t__le64 tx_mcast_bytes;\n\t__le64 tx_mcast_packets;\n\t__le64 tx_bcast_bytes;\n\t__le64 tx_bcast_packets;\n\t__le64 rsvd3;\n\t__le64 rsvd4;\n\t \n\t__le64 tx_ucast_drop_bytes;\n\t__le64 tx_ucast_drop_packets;\n\t__le64 tx_mcast_drop_bytes;\n\t__le64 tx_mcast_drop_packets;\n\t__le64 tx_bcast_drop_bytes;\n\t__le64 tx_bcast_drop_packets;\n\t__le64 tx_dma_error;\n\t__le64 rsvd5;\n\t \n\t__le64 rx_queue_disabled;\n\t__le64 rx_queue_empty;\n\t__le64 rx_queue_error;\n\t__le64 rx_desc_fetch_error;\n\t__le64 rx_desc_data_error;\n\t__le64 rsvd6;\n\t__le64 rsvd7;\n\t__le64 rsvd8;\n\t \n\t__le64 tx_queue_disabled;\n\t__le64 tx_queue_error;\n\t__le64 tx_desc_fetch_error;\n\t__le64 tx_desc_data_error;\n\t__le64 tx_queue_empty;\n\t__le64 rsvd10;\n\t__le64 rsvd11;\n\t__le64 rsvd12;\n\n\t \n\t__le64 tx_rdma_ucast_bytes;\n\t__le64 tx_rdma_ucast_packets;\n\t__le64 tx_rdma_mcast_bytes;\n\t__le64 tx_rdma_mcast_packets;\n\t__le64 tx_rdma_cnp_packets;\n\t__le64 rsvd13;\n\t__le64 rsvd14;\n\t__le64 rsvd15;\n\n\t \n\t__le64 rx_rdma_ucast_bytes;\n\t__le64 rx_rdma_ucast_packets;\n\t__le64 rx_rdma_mcast_bytes;\n\t__le64 rx_rdma_mcast_packets;\n\t__le64 rx_rdma_cnp_packets;\n\t__le64 rx_rdma_ecn_packets;\n\t__le64 rsvd16;\n\t__le64 rsvd17;\n\n\t__le64 rsvd18;\n\t__le64 rsvd19;\n\t__le64 rsvd20;\n\t__le64 rsvd21;\n\t__le64 rsvd22;\n\t__le64 rsvd23;\n\t__le64 rsvd24;\n\t__le64 rsvd25;\n\n\t__le64 rsvd26;\n\t__le64 rsvd27;\n\t__le64 rsvd28;\n\t__le64 rsvd29;\n\t__le64 rsvd30;\n\t__le64 rsvd31;\n\t__le64 rsvd32;\n\t__le64 rsvd33;\n\n\t__le64 rsvd34;\n\t__le64 rsvd35;\n\t__le64 rsvd36;\n\t__le64 rsvd37;\n\t__le64 rsvd38;\n\t__le64 rsvd39;\n\t__le64 rsvd40;\n\t__le64 rsvd41;\n\n\t__le64 rsvd42;\n\t__le64 rsvd43;\n\t__le64 rsvd44;\n\t__le64 rsvd45;\n\t__le64 rsvd46;\n\t__le64 rsvd47;\n\t__le64 rsvd48;\n\t__le64 rsvd49;\n\n\t \n\t__le64 rdma_req_rx_pkt_seq_err;\n\t__le64 rdma_req_rx_rnr_retry_err;\n\t__le64 rdma_req_rx_remote_access_err;\n\t__le64 rdma_req_rx_remote_inv_req_err;\n\t__le64 rdma_req_rx_remote_oper_err;\n\t__le64 rdma_req_rx_implied_nak_seq_err;\n\t__le64 rdma_req_rx_cqe_err;\n\t__le64 rdma_req_rx_cqe_flush_err;\n\n\t__le64 rdma_req_rx_dup_responses;\n\t__le64 rdma_req_rx_invalid_packets;\n\t__le64 rdma_req_tx_local_access_err;\n\t__le64 rdma_req_tx_local_oper_err;\n\t__le64 rdma_req_tx_memory_mgmt_err;\n\t__le64 rsvd52;\n\t__le64 rsvd53;\n\t__le64 rsvd54;\n\n\t \n\t__le64 rdma_resp_rx_dup_requests;\n\t__le64 rdma_resp_rx_out_of_buffer;\n\t__le64 rdma_resp_rx_out_of_seq_pkts;\n\t__le64 rdma_resp_rx_cqe_err;\n\t__le64 rdma_resp_rx_cqe_flush_err;\n\t__le64 rdma_resp_rx_local_len_err;\n\t__le64 rdma_resp_rx_inv_request_err;\n\t__le64 rdma_resp_rx_local_qp_oper_err;\n\n\t__le64 rdma_resp_rx_out_of_atomic_resource;\n\t__le64 rdma_resp_tx_pkt_seq_err;\n\t__le64 rdma_resp_tx_remote_inv_req_err;\n\t__le64 rdma_resp_tx_remote_access_err;\n\t__le64 rdma_resp_tx_remote_oper_err;\n\t__le64 rdma_resp_tx_rnr_retry_err;\n\t__le64 rsvd57;\n\t__le64 rsvd58;\n};\n\n \nstruct ionic_lif_info {\n\tunion ionic_lif_config config;\n\tstruct ionic_lif_status status;\n\tstruct ionic_lif_stats stats;\n};\n\nunion ionic_dev_cmd {\n\tu32 words[16];\n\tstruct ionic_admin_cmd cmd;\n\tstruct ionic_nop_cmd nop;\n\n\tstruct ionic_dev_identify_cmd identify;\n\tstruct ionic_dev_init_cmd init;\n\tstruct ionic_dev_reset_cmd reset;\n\tstruct ionic_dev_getattr_cmd getattr;\n\tstruct ionic_dev_setattr_cmd setattr;\n\n\tstruct ionic_port_identify_cmd port_identify;\n\tstruct ionic_port_init_cmd port_init;\n\tstruct ionic_port_reset_cmd port_reset;\n\tstruct ionic_port_getattr_cmd port_getattr;\n\tstruct ionic_port_setattr_cmd port_setattr;\n\n\tstruct ionic_vf_setattr_cmd vf_setattr;\n\tstruct ionic_vf_getattr_cmd vf_getattr;\n\tstruct ionic_vf_ctrl_cmd vf_ctrl;\n\n\tstruct ionic_lif_identify_cmd lif_identify;\n\tstruct ionic_lif_init_cmd lif_init;\n\tstruct ionic_lif_reset_cmd lif_reset;\n\n\tstruct ionic_qos_identify_cmd qos_identify;\n\tstruct ionic_qos_init_cmd qos_init;\n\tstruct ionic_qos_reset_cmd qos_reset;\n\tstruct ionic_qos_clear_stats_cmd qos_clear_stats;\n\n\tstruct ionic_q_identify_cmd q_identify;\n\tstruct ionic_q_init_cmd q_init;\n\tstruct ionic_q_control_cmd q_control;\n\n\tstruct ionic_fw_download_cmd fw_download;\n\tstruct ionic_fw_control_cmd fw_control;\n};\n\nunion ionic_dev_cmd_comp {\n\tu32 words[4];\n\tu8 status;\n\tstruct ionic_admin_comp comp;\n\tstruct ionic_nop_comp nop;\n\n\tstruct ionic_dev_identify_comp identify;\n\tstruct ionic_dev_init_comp init;\n\tstruct ionic_dev_reset_comp reset;\n\tstruct ionic_dev_getattr_comp getattr;\n\tstruct ionic_dev_setattr_comp setattr;\n\n\tstruct ionic_port_identify_comp port_identify;\n\tstruct ionic_port_init_comp port_init;\n\tstruct ionic_port_reset_comp port_reset;\n\tstruct ionic_port_getattr_comp port_getattr;\n\tstruct ionic_port_setattr_comp port_setattr;\n\n\tstruct ionic_vf_setattr_comp vf_setattr;\n\tstruct ionic_vf_getattr_comp vf_getattr;\n\tstruct ionic_vf_ctrl_comp vf_ctrl;\n\n\tstruct ionic_lif_identify_comp lif_identify;\n\tstruct ionic_lif_init_comp lif_init;\n\tionic_lif_reset_comp lif_reset;\n\n\tstruct ionic_qos_identify_comp qos_identify;\n\tionic_qos_init_comp qos_init;\n\tionic_qos_reset_comp qos_reset;\n\n\tstruct ionic_q_identify_comp q_identify;\n\tstruct ionic_q_init_comp q_init;\n\n\tionic_fw_download_comp fw_download;\n\tstruct ionic_fw_control_comp fw_control;\n};\n\n \nstruct ionic_hwstamp_regs {\n\tu32    tick_low;\n\tu32    tick_high;\n};\n\n \nunion ionic_dev_info_regs {\n#define IONIC_DEVINFO_FWVERS_BUFLEN 32\n#define IONIC_DEVINFO_SERIAL_BUFLEN 32\n\tstruct {\n\t\tu32    signature;\n\t\tu8     version;\n\t\tu8     asic_type;\n\t\tu8     asic_rev;\n#define IONIC_FW_STS_F_RUNNING\t\t0x01\n#define IONIC_FW_STS_F_GENERATION\t0xF0\n\t\tu8     fw_status;\n\t\tu32    fw_heartbeat;\n\t\tchar   fw_version[IONIC_DEVINFO_FWVERS_BUFLEN];\n\t\tchar   serial_num[IONIC_DEVINFO_SERIAL_BUFLEN];\n\t\tu8     rsvd_pad1024[948];\n\t\tstruct ionic_hwstamp_regs hwstamp;\n\t};\n\tu32 words[512];\n};\n\n \nunion ionic_dev_cmd_regs {\n\tstruct {\n\t\tu32                   doorbell;\n\t\tu32                   done;\n\t\tunion ionic_dev_cmd         cmd;\n\t\tunion ionic_dev_cmd_comp    comp;\n\t\tu8                    rsvd[48];\n\t\tu32                   data[478];\n\t} __packed;\n\tu32 words[512];\n};\n\n \nunion ionic_dev_regs {\n\tstruct {\n\t\tunion ionic_dev_info_regs info;\n\t\tunion ionic_dev_cmd_regs  devcmd;\n\t} __packed;\n\t__le32 words[1024];\n};\n\nunion ionic_adminq_cmd {\n\tstruct ionic_admin_cmd cmd;\n\tstruct ionic_nop_cmd nop;\n\tstruct ionic_q_identify_cmd q_identify;\n\tstruct ionic_q_init_cmd q_init;\n\tstruct ionic_q_control_cmd q_control;\n\tstruct ionic_lif_setattr_cmd lif_setattr;\n\tstruct ionic_lif_getattr_cmd lif_getattr;\n\tstruct ionic_lif_setphc_cmd lif_setphc;\n\tstruct ionic_rx_mode_set_cmd rx_mode_set;\n\tstruct ionic_rx_filter_add_cmd rx_filter_add;\n\tstruct ionic_rx_filter_del_cmd rx_filter_del;\n\tstruct ionic_rdma_reset_cmd rdma_reset;\n\tstruct ionic_rdma_queue_cmd rdma_queue;\n\tstruct ionic_fw_download_cmd fw_download;\n\tstruct ionic_fw_control_cmd fw_control;\n};\n\nunion ionic_adminq_comp {\n\tstruct ionic_admin_comp comp;\n\tstruct ionic_nop_comp nop;\n\tstruct ionic_q_identify_comp q_identify;\n\tstruct ionic_q_init_comp q_init;\n\tstruct ionic_lif_setattr_comp lif_setattr;\n\tstruct ionic_lif_getattr_comp lif_getattr;\n\tstruct ionic_admin_comp lif_setphc;\n\tstruct ionic_rx_filter_add_comp rx_filter_add;\n\tstruct ionic_fw_control_comp fw_control;\n};\n\n#define IONIC_BARS_MAX\t\t\t6\n#define IONIC_PCI_BAR_DBELL\t\t1\n#define IONIC_PCI_BAR_CMB\t\t2\n\n#define IONIC_BAR0_SIZE\t\t\t\t0x8000\n#define IONIC_BAR2_SIZE\t\t\t\t0x800000\n\n#define IONIC_BAR0_DEV_INFO_REGS_OFFSET\t\t0x0000\n#define IONIC_BAR0_DEV_CMD_REGS_OFFSET\t\t0x0800\n#define IONIC_BAR0_DEV_CMD_DATA_REGS_OFFSET\t0x0c00\n#define IONIC_BAR0_INTR_STATUS_OFFSET\t\t0x1000\n#define IONIC_BAR0_INTR_CTRL_OFFSET\t\t0x2000\n#define IONIC_DEV_CMD_DONE\t\t\t0x00000001\n\n#define IONIC_ASIC_TYPE_CAPRI\t\t\t0\n\n \nstruct ionic_doorbell {\n\t__le16 p_index;\n\tu8     ring;\n\tu8     qid_lo;\n\t__le16 qid_hi;\n\tu16    rsvd2;\n};\n\nstruct ionic_intr_status {\n\tu32 status[2];\n};\n\nstruct ionic_notifyq_cmd {\n\t__le32 data;\t \n};\n\nunion ionic_notifyq_comp {\n\tstruct ionic_notifyq_event event;\n\tstruct ionic_link_change_event link_change;\n\tstruct ionic_reset_event reset;\n\tstruct ionic_heartbeat_event heartbeat;\n\tstruct ionic_log_event log;\n};\n\n \nstruct ionic_identity {\n\tunion ionic_drv_identity drv;\n\tunion ionic_dev_identity dev;\n\tunion ionic_lif_identity lif;\n\tunion ionic_port_identity port;\n\tunion ionic_qos_identity qos;\n\tunion ionic_q_identity txq;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}