database -open waves -into waves.shm -default
probe -create -shm TbAll.i_Core.i_Csr.rst_n TbAll.i_Core.i_Csr.clk TbAll.i_Core.i_L1I_Cache.Core_CacheWidth TbAll.i_Core.i_L1I_Cache.Core_CacheSign TbAll.i_Core.i_L1I_Cache.Core_CacheRd TbAll.i_Core.i_L1I_Cache.Core_CacheEn TbAll.i_Core.i_L1I_Cache.Core_CacheData TbAll.i_Core.i_L1I_Cache.Core_CacheAddr_xbar TbAll.i_Core.i_L1I_Cache.Cache_StallReq TbAll.i_Core.Icache_Instr TbAll.i_Core.Icache_StallReq TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.Icache_StallReq TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.FSM_current_state TbAll.i_Core.Fetch_NextPC TbAll.i_Core.i_L1I_Cache.Core_CacheAddr TbAll.i_Core.i_L1I_Cache.Dcache_DataRd TbAll.i_Core.i_L1I_Cache.Dcache_Dirty TbAll.i_Core.i_L1I_Cache.Icache_PC TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Icache_sel_word_start TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Icache_sel_data_rd_line TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.addr_block TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.addr_byte TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.addr_set TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.addr_tag TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.sel_byte TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.sel_byte_start TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.sel_data_rd TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.sel_data_rd_line_tmp TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.sel_data_rd_line TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Icache_addr_tag TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Icache_addr_set TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Icache_addr_byte TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Icache_addr_block TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Dcache_DataRd TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.miss TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.hit1 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.hit2 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.dirty1 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.dirty2 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.data1 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.data2 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.tag1 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.tag2 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.valid1 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.valid2 TbAll.i_Core.i_L1I_Cache.i_L1I_RAM.lru TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.a_bits_address_buf01 TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.a_bits_address_buf02 TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.next_state_wt TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.current_state_wt TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.Bus_hand_RW TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.RAM_DataWrt TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.Transform_BusDataRdBuff TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.Transform_BusRdDone TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.Transform_BusRdDone_cnt TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.Transform_BusRdDone_cnt0 TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.Transform_BusWrtDone TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.Bus_hand_DataRdBusCond TbAll.i_Core.i_L1I_Cache.i_L1I_Transform.Bus_hand_DataWrtBusCond TbAll.i_Core.i_L1I_Cache.Bus_aBitsReady TbAll.i_Core.i_L1I_Cache.Bus_aBitsAddress TbAll.i_Core.i_L1I_Cache.Bus_aBitsCorrupt TbAll.i_Core.i_L1I_Cache.Bus_aBitsData TbAll.i_Core.i_L1I_Cache.Bus_aBitsMask TbAll.i_Core.i_L1I_Cache.Bus_aBitsOpcode TbAll.i_Core.i_L1I_Cache.Bus_aBitsParam TbAll.i_Core.i_L1I_Cache.Bus_aBitsSize TbAll.i_Core.i_L1I_Cache.Bus_aBitsSource TbAll.i_Core.i_L1I_Cache.Bus_aBitsValid TbAll.i_Core.i_L1I_Cache.Bus_dBitsReady TbAll.i_Core.i_L1I_Cache.Bus_dBitsValid TbAll.i_Core.i_L1I_Cache.Bus_dBitsSource TbAll.i_Core.i_L1I_Cache.Bus_dBitsSize TbAll.i_Core.i_L1I_Cache.Bus_dBitsSink TbAll.i_Core.i_L1I_Cache.Bus_dBitsParam TbAll.i_Core.i_L1I_Cache.Bus_dBitsOpcode TbAll.i_Core.i_L1I_Cache.Bus_dBitsDennied TbAll.i_Core.i_L1I_Cache.Bus_dBitsData TbAll.i_Core.i_L1I_Cache.Bus_dBitsCorrupt TbAll.i_Core.i_L1I_Cache.i_L1I_FSM.FSM_next_state TbAll.i_Core.i_L1I_Cache.i_L1I_FSM.FSM_current_state TbAll.i_Core.i_L1I_Cache.i_L1I_FSM.FSM_current_state2 TbAll.i_Core.i_L1I_Cache.i_L1I_FSM.next_state_reg TbAll.i_Core.i_L1I_Cache.i_L1I_FSM.current_state_reg TbAll.i_Core.i_L1I_Cache.i_L1I_FSM.current_state2_reg TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.a_bits_address_buf01 TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.a_bits_address_buf02 TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.current_state_wt TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.next_state_wt TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.Bus_hand_RW TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.RAM_DataWrt TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.Transform_BusDataRdBuff TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.Transform_BusRdDone TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.Transform_BusRdDone_cnt TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.Transform_BusRdDone_cnt0 TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.Transform_BusWrtDone TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.data_wt_buff_cache_Bus_reg TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.Bus_hand_DataRdBusCond TbAll.i_Core.i_L1D_Cache.i_L1D_Transform.Bus_hand_DataWrtBusCond TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Cache_StallReq TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Cache_DataRd TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Cache_core_data_reg TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.sel_data_rd TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.sel_data_rd_line TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.sel_word_start TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.FSM_current_state TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Core_CacheSign TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Core_CacheRd TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Core_CacheWidth TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Core_CacheEn TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Core_CacheAddr TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Core_CacheData TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Core_CacheData_reg TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.RAM_DataWrt TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.RAM_DataWrt_reg TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Icache_PC TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Transform_BusDataRdBuff TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Transform_BusRdDone TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.Transform_BusWrtDone TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.data1 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.data2 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.dirty1 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.dirty2 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.tag1 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.tag2 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.valid1 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.valid2 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.lru TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.hit1 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.hit2 TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.miss TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.addr_set TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.addr_tag TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.addr_block TbAll.i_Core.i_L1D_Cache.i_L1D_RAM.addr_byte TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsAddress TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsCorrupt TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsData TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsMask TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsOpcode TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsParam TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsReady TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsSize TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsSource TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_aBitsValid TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsCorrupt TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsData TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsDennied TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsOpcode TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsParam TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsReady TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsSink TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsSize TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsSource TbAll.i_Core.i_L1D_Cache.i_L1D_Bus_hand.Bus_dBitsValid TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.Core_CacheEn TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.Core_CacheRd TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.modefied TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.FSM_next_state TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.FSM_current_state TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.FSM_current_state2 TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.RAM_ID_RB_cond TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.RAM_ID_WB_cond TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.RAM_ID_WC_cond TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.RAM_RB_WC_cond TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.RAM_WB_RB_cond TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.Transform_BusRdDone_cnt TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.current_state2_reg TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.current_state_reg TbAll.i_Core.i_L1D_Cache.i_L1D_FSM.next_state_reg TbAll.i_Core.i_Xbar.Core_CacheAddr_xbar_I TbAll.i_Core.i_Xbar.Bus_0_aBitsAddress TbAll.i_Core.i_Xbar.Bus_0_aBitsCorrupt TbAll.i_Core.i_Xbar.Bus_0_aBitsData TbAll.i_Core.i_Xbar.Bus_0_aBitsMask TbAll.i_Core.i_Xbar.Bus_0_aBitsOpcode TbAll.i_Core.i_Xbar.Bus_0_aBitsParam TbAll.i_Core.i_Xbar.Bus_0_aBitsReady TbAll.i_Core.i_Xbar.Bus_0_aBitsSize TbAll.i_Core.i_Xbar.Bus_0_aBitsSource TbAll.i_Core.i_Xbar.Bus_0_aBitsValid TbAll.i_Core.i_Xbar.Bus_D_aBitsAddress TbAll.i_Core.i_Xbar.Bus_D_aBitsCorrupt TbAll.i_Core.i_Xbar.Bus_D_aBitsData TbAll.i_Core.i_Xbar.Bus_D_aBitsMask TbAll.i_Core.i_Xbar.Bus_D_aBitsOpcode TbAll.i_Core.i_Xbar.Bus_D_aBitsParam TbAll.i_Core.i_Xbar.Bus_D_aBitsReady TbAll.i_Core.i_Xbar.Bus_D_aBitsSize TbAll.i_Core.i_Xbar.Bus_D_aBitsSource TbAll.i_Core.i_Xbar.Bus_D_aBitsValid TbAll.i_Core.i_Xbar.Bus_D_dBitsCorrupt TbAll.i_Core.i_Xbar.Bus_D_dBitsData TbAll.i_Core.i_Xbar.Bus_D_dBitsDennied TbAll.i_Core.i_Xbar.Bus_D_dBitsOpcode TbAll.i_Core.i_Xbar.Bus_D_dBitsParam TbAll.i_Core.i_Xbar.Bus_D_dBitsReady TbAll.i_Core.i_Xbar.Bus_D_dBitsSink TbAll.i_Core.i_Xbar.Bus_D_dBitsSize TbAll.i_Core.i_Xbar.Bus_D_dBitsSource TbAll.i_Core.i_Xbar.Bus_D_dBitsValid TbAll.i_Core.i_Xbar.Bus_0_dBitsCorrupt TbAll.i_Core.i_Xbar.Bus_0_dBitsData TbAll.i_Core.i_Xbar.Bus_0_dBitsDennied TbAll.i_Core.i_Xbar.Bus_0_dBitsOpcode TbAll.i_Core.i_Xbar.Bus_0_dBitsParam TbAll.i_Core.i_Xbar.Bus_0_dBitsReady TbAll.i_Core.i_Xbar.Bus_0_dBitsSink TbAll.i_Core.i_Xbar.Bus_0_dBitsSize TbAll.i_Core.i_Xbar.Bus_0_dBitsSource TbAll.i_Core.i_Xbar.Bus_0_dBitsValid TbAll.i_Core.i_Xbar.Core_CacheAddr_xbar_D TbAll.i_Core.i_Xbar.Bus_I_aBitsReady TbAll.i_Core.i_Xbar.Bus_1_dBitsReady TbAll.i_Core.i_Xbar.Bus_1_aBitsValid TbAll.i_Core.i_Xbar.Bus_1_aBitsSource TbAll.i_Core.i_Xbar.Bus_1_aBitsSize TbAll.i_Core.i_Xbar.Bus_1_aBitsParam TbAll.i_Core.i_Xbar.Bus_1_aBitsOpcode TbAll.i_Core.i_Xbar.Bus_1_aBitsMask TbAll.i_Core.i_Xbar.Bus_1_aBitsData TbAll.i_Core.i_Xbar.Bus_1_aBitsCorrupt TbAll.i_Core.i_Xbar.Bus_1_aBitsAddress TbAll.i_Core.i_Xbar.Bus_I_dBitsReady TbAll.i_Core.i_Xbar.Bus_I_aBitsValid TbAll.i_Core.i_Xbar.Bus_I_aBitsSource TbAll.i_Core.i_Xbar.Bus_I_aBitsSize TbAll.i_Core.i_Xbar.Bus_I_aBitsParam TbAll.i_Core.i_Xbar.Bus_I_reg_aBitsSource TbAll.i_Core.i_Xbar.Bus_I_aBitsOpcode TbAll.i_Core.i_Xbar.Bus_I_aBitsMask TbAll.i_Core.i_Xbar.Bus_I_aBitsData TbAll.i_Core.i_Xbar.Bus_I_aBitsCorrupt TbAll.i_Core.i_Xbar.Bus_I_aBitsAddress TbAll.i_Core.i_Xbar.Bus_I_dBitsValid TbAll.i_Core.i_Xbar.Bus_I_dBitsSource TbAll.i_Core.i_Xbar.Bus_I_dBitsSize TbAll.i_Core.i_Xbar.Bus_I_dBitsSink TbAll.i_Core.i_Xbar.Bus_I_dBitsParam TbAll.i_Core.i_Xbar.Bus_I_dBitsOpcode TbAll.i_Core.i_Xbar.Bus_I_dBitsDennied TbAll.i_Core.i_Xbar.Bus_I_dBitsData TbAll.i_Core.i_Xbar.Bus_I_dBitsCorrupt TbAll.i_Core.i_Xbar.Bus_1_aBitsReady TbAll.i_Core.i_Xbar.Bus_1_dBitsValid TbAll.i_Core.i_Xbar.Bus_1_dBitsSource TbAll.i_Core.i_Xbar.Bus_1_dBitsSize TbAll.i_Core.i_Xbar.Bus_1_dBitsSink TbAll.i_Core.i_Xbar.Bus_1_dBitsParam TbAll.i_Core.i_Xbar.Bus_1_dBitsOpcode TbAll.i_Core.i_Xbar.Bus_1_dBitsDennied TbAll.i_Core.i_Xbar.Bus_1_dBitsData TbAll.i_Core.i_Xbar.Bus_1_dBitsCorrupt TbAll.i_Core.i_SRAM_Top.i_SRAM.Bus_hand_I_DataRdBusCond TbAll.i_Core.i_SRAM_Top.i_SRAM.I_addr TbAll.i_Core.i_SRAM_Top.i_SRAM.Icache_DataOut TbAll.i_Core.i_SRAM_Top.i_SRAM.Icache_Addr TbAll.i_Core.i_SRAM_Top.i_SRAM.Dcahe_RW TbAll.i_Core.i_SRAM_Top.i_SRAM.Dcache_En TbAll.i_Core.i_SRAM_Top.i_SRAM.Bus_hand_D_DataWrtBusCond TbAll.i_Core.i_SRAM_Top.i_SRAM.Dcache_DataIn TbAll.i_Core.i_SRAM_Top.i_SRAM.Dcache_Addr TbAll.i_Core.i_SRAM_Top.i_SRAM.D_addr TbAll.i_Core.i_SRAM_Top.i_SRAM.Bus_hand_D_DataRdBusCond TbAll.i_Core.i_SRAM_Top.i_SRAM.Dcache_DataOut TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_hand_dBitsData TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_hand_aBitsData TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_hand_aBitsAddress TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_hand_RW TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_hand_DataWrtBusCond TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_hand_DataRdBusCond TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsValid_reg TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsValid TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsSource TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsSize TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsSink TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsReady TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsParam TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsOpcode TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsMask TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsDennied TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsData TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_dBitsCorrupt TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsValid TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsSource TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsSize TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsReady TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsParam TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsOpcode TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsMask TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsData TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsCorrupt TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Icache.Bus_aBitsAddress TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_hand_dBitsData TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_hand_aBitsData TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_hand_aBitsAddress TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_hand_RW TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_hand_DataWrtBusCond TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_hand_DataRdBusCond TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsValid_reg TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsValid TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsSource TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsSize TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsSink TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsReady TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsParam TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsOpcode TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsMask TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsDennied TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsData TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_dBitsCorrupt TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsValid TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsSource TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsSize TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsReady TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsParam TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsOpcode TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsMask TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsData TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsCorrupt TbAll.i_Core.i_SRAM_Top.i_Bus_hand_Dcache.Bus_aBitsAddress TbAll.i_Core.i_Mem.St_EN TbAll.i_Core.i_Mem.Csr_Memflush TbAll.i_Core.i_Ctrl.EX_LdStFlag TbAll.i_Core.i_Ctrl.Mem_LdStFlag TbAll.i_Core.i_Ctrl.Ctrl_Stall TbAll.i_Core.i_Ctrl.DecodeHazard_Stall TbAll.i_Core.i_Ctrl.Idfence_MemReq TbAll.i_Core.i_Ctrl.Idfence_ExReq TbAll.i_Core.i_Decode.Decode_Stall TbAll.i_Core.IDEX_LdType TbAll.i_Core.i_EX.IDEX_StType TbAll.i_Core.i_Mem.Mem_LdEN TbAll.i_Core.i_Mem.Mem_DcacheWidth TbAll.i_Core.i_Mem.Mem_DcacheSign TbAll.i_Core.i_Mem.Mem_DcacheRd TbAll.i_Core.i_Mem.Mem_DcacheEN TbAll.i_Core.i_Mem.Mem_DcacheAddr TbAll.i_Core.EXMem_Rs2Data TbAll.i_Core.i_Mem.EXMem_StType TbAll.i_Core.i_Mem.EXMem_LdType TbAll.i_Core.i_Mem.EXMem_AluData TbAll.i_Core.i_Csr.IDEX_NowPC TbAll.i_Core.i_Csr.Decode_Flush TbAll.i_Core.i_Ctrl.stage_flush TbAll.i_Core.i_Ctrl.ctrl_flush TbAll.i_Core.i_DecodeHazard.Decode_Rs2Addr TbAll.i_Core.i_DecodeHazard.IDEX_RdAddr TbAll.i_Core.i_DecodeHazard.DecodeHazard_Rs1Data TbAll.i_Core.i_DecodeHazard.DecodeHazard_Rs2Data TbAll.i_Core.i_DecodeHazard.Decode_Rs1Addr TbAll.i_Core.i_Csr.EX_BranchFlag TbAll.i_Core.i_Ctrl.EX_BranchFlag TbAll.i_Core.i_Ctrl.Csr_ExcpFlag TbAll.i_Core.i_Csr.csr_mepc_ena TbAll.i_Core.i_Csr.csr_mepc_wen TbAll.i_Core.i_Csr.csr_mepc_nxt TbAll.i_Core.i_Csr.csr_mepc_d TbAll.i_Core.i_Csr.csr_mepc_q TbAll.i_Core.i_Csr.csr_mtvec_wen TbAll.i_Core.i_Csr.csr_mtvec_q TbAll.i_Core.i_Csr.csr_mtvec_d TbAll.i_Core.i_Csr.csr_mscratch_wen TbAll.i_Core.i_Csr.csr_mscratch_q TbAll.i_Core.i_Csr.csr_mscratch_d TbAll.i_Core.i_Ctrl.Flush TbAll.i_Core.i_Fetch.Fetch_NextPC TbAll.i_Core.i_Csr.IFID_NowPC TbAll.i_Core.EXMEM_NowPC TbAll.i_Core.i_EX.EX_BranchPC TbAll.i_Core.i_Decode.IFID_Instr TbAll.i_Core.i_EX.comparator_s2 TbAll.i_Core.i_EX.comparator_s1 TbAll.i_Core.i_EX.comparator_result TbAll.i_Core.i_EX.ucomparator_result TbAll.i_Core.i_EX.EX_AluData TbAll.i_Core.i_RegFile.regFiles TbAll.i_Core.i_EX.div_quotient TbAll.i_Core.i_EX.div_ready TbAll.i_Core.i_EX.div_remainder TbAll.i_Core.i_EX.div_s1 TbAll.i_Core.i_EX.div_s2 TbAll.i_Core.i_EX.div_start TbAll.i_Core.i_EX.arithmetic_s1 TbAll.i_Core.i_EX.arithmetic_s2 TbAll.i_Core.i_EX.arithmetic_result TbAll.i_Core.i_DecodeHazard.Dcache_DataRd TbAll.i_Core.i_DecodeHazard.EXMem_AluData TbAll.i_Core.i_DecodeHazard.RF_Rs1Data TbAll.i_Core.i_DecodeHazard.RF_Rs2Data TbAll.i_Core.i_DecodeHazard.Wb_DataWrt TbAll.i_Core.i_RegFile.rAddr1 TbAll.i_Core.i_RegFile.rData1 TbAll.i_Core.i_RegFile.rAddr2 TbAll.i_Core.i_RegFile.rData2 TbAll.i_Core.i_DecodeHazard.rs1Sel[1:0] TbAll.i_Core.i_DecodeHazard.rs2Sel[1:0] TbAll.i_Core.i_DecodeHazard.EXMem_RdAddr TbAll.i_Core.i_DecodeHazard.EXMem_RdWrtEn TbAll.i_Core.i_DecodeHazard.MemWb_RdAddr TbAll.i_Core.i_DecodeHazard.MemWb_RdWrtEn TbAll.i_Core.i_DecodeHazard.Mem_LdEn TbAll.i_Core.IDEX_Rs1Addr TbAll.i_Core.IDEX_Rs1Data TbAll.i_Core.IDEX_Rs2Addr TbAll.i_Core.IDEX_Rs2Data TbAll.i_Core.IDEX_Imm TbAll.i_Core.IFID_NowPC TbAll.i_Core.IFID_Instr TbAll.data_reg TbAll.i_Core.i_SRAM_Top.i_SRAM.data
reset
run
