<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_apollo_reg.h source code [netbsd/sys/dev/pci/pciide_apollo_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_apollo_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_apollo_reg.h.html'>pciide_apollo_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_apollo_reg.h,v 1.20 2011/07/10 20:01:37 jakllsch Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Copyright (c) 2000 David Sainty.</i></td></tr>
<tr><th id="30">30</th><td><i> *</i></td></tr>
<tr><th id="31">31</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="32">32</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="33">33</th><td><i> * are met:</i></td></tr>
<tr><th id="34">34</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="35">35</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="36">36</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="37">37</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="38">38</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="39">39</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="40">40</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="41">41</th><td><i> *	This product includes software developed by the University of</i></td></tr>
<tr><th id="42">42</th><td><i> *	California, Berkeley and its contributors.</i></td></tr>
<tr><th id="43">43</th><td><i> * 4. Neither the name of the University nor the names of its contributors</i></td></tr>
<tr><th id="44">44</th><td><i> *    may be used to endorse or promote products derived from this software</i></td></tr>
<tr><th id="45">45</th><td><i> *    without specific prior written permission.</i></td></tr>
<tr><th id="46">46</th><td><i> *</i></td></tr>
<tr><th id="47">47</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS'' AND</i></td></tr>
<tr><th id="48">48</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="49">49</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="50">50</th><td><i> * ARE DISCLAIMED.  IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE</i></td></tr>
<tr><th id="51">51</th><td><i> * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</i></td></tr>
<tr><th id="52">52</th><td><i> * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS</i></td></tr>
<tr><th id="53">53</th><td><i> * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="54">54</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</i></td></tr>
<tr><th id="55">55</th><td><i> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</i></td></tr>
<tr><th id="56">56</th><td><i> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</i></td></tr>
<tr><th id="57">57</th><td><i> * SUCH DAMAGE.</i></td></tr>
<tr><th id="58">58</th><td><i> *</i></td></tr>
<tr><th id="59">59</th><td><i> */</i></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i>/*</i></td></tr>
<tr><th id="62">62</th><td><i> * Registers definitions for VIA technologies's Apollo controllers (VT82V580VO,</i></td></tr>
<tr><th id="63">63</th><td><i> * VT82C586A and VT82C586B). Available from <a href="http://www.via.com.tw/">http://www.via.com.tw/</a> or</i></td></tr>
<tr><th id="64">64</th><td><i> * <a href="http://www.viatech.com/">http://www.viatech.com/</a></i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/*</i></td></tr>
<tr><th id="68">68</th><td><i> * AMD 7x6 PCI IDE controller is a clone of the VIA apollo.</i></td></tr>
<tr><th id="69">69</th><td><i> *      <a href="http://www.amd.com/products/cpg/athlon/techdocs/pdf/22548.pdf">http://www.amd.com/products/cpg/athlon/techdocs/pdf/22548.pdf</a> (756)</i></td></tr>
<tr><th id="70">70</th><td><i> *      <a href="http://www.amd.com/products/cpg/athlon/techdocs/pdf/23167.pdf">http://www.amd.com/products/cpg/athlon/techdocs/pdf/23167.pdf</a> (766)</i></td></tr>
<tr><th id="71">71</th><td><i> */</i></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/*</i></td></tr>
<tr><th id="74">74</th><td><i> * The nVidia nForce and nForce2 IDE controllers are compatible with</i></td></tr>
<tr><th id="75">75</th><td><i> * the AMD controllers, but their registers are offset 0x10 bytes.</i></td></tr>
<tr><th id="76">76</th><td><i> */</i></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* Chip revisions */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/AMD756_CHIPREV_D2" data-ref="_M/AMD756_CHIPREV_D2">AMD756_CHIPREV_D2</dfn> 3</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * The AMD756 chip revision D2 has a bug affecting DMA (but not UDMA)</i></td></tr>
<tr><th id="83">83</th><td><i> * modes.  The workaround documented by AMD is to not use DMA on any</i></td></tr>
<tr><th id="84">84</th><td><i> * drive which does not support UDMA modes.</i></td></tr>
<tr><th id="85">85</th><td><i> *</i></td></tr>
<tr><th id="86">86</th><td><i> * See: <a href="http://www.amd.com/products/cpg/athlon/techdocs/pdf/22591.pdf">http://www.amd.com/products/cpg/athlon/techdocs/pdf/22591.pdf</a></i></td></tr>
<tr><th id="87">87</th><td><i> */</i></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/AMD756_CHIPREV_DISABLEDMA" data-ref="_M/AMD756_CHIPREV_DISABLEDMA">AMD756_CHIPREV_DISABLEDMA</dfn>(rev) ((rev) &lt;= AMD756_CHIPREV_D2)</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* registers offset - vendor dependent */</i></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/APO_VIA_REGBASE" data-ref="_M/APO_VIA_REGBASE">APO_VIA_REGBASE</dfn>			0x40</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/APO_AMD_REGBASE" data-ref="_M/APO_AMD_REGBASE">APO_AMD_REGBASE</dfn>			0x40</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/APO_NVIDIA_REGBASE" data-ref="_M/APO_NVIDIA_REGBASE">APO_NVIDIA_REGBASE</dfn>		0x50</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/APO_VIA_VT6421_REGBASE" data-ref="_M/APO_VIA_VT6421_REGBASE">APO_VIA_VT6421_REGBASE</dfn>		0xa0</u></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i>/* misc. configuration registers */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF" data-ref="_M/APO_IDECONF">APO_IDECONF</dfn>(sc) ((sc)-&gt;sc_apo_regbase + 0x00)</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_EN" data-ref="_M/APO_IDECONF_EN">APO_IDECONF_EN</dfn>(channel) (0x00000001 &lt;&lt; (1 - (channel)))</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_SERR_EN" data-ref="_M/APO_IDECONF_SERR_EN">APO_IDECONF_SERR_EN</dfn>	0x00000100 /* VIA 580 only */</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_DS_SOURCE" data-ref="_M/APO_IDECONF_DS_SOURCE">APO_IDECONF_DS_SOURCE</dfn>	0x00000200 /* VIA 580 only */</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_ALT_INTR_EN" data-ref="_M/APO_IDECONF_ALT_INTR_EN">APO_IDECONF_ALT_INTR_EN</dfn>	0x00000400 /* VIA 580 only */</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_PERR_EN" data-ref="_M/APO_IDECONF_PERR_EN">APO_IDECONF_PERR_EN</dfn>	0x00000800 /* VIA 580 only */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_WR_BUFF_EN" data-ref="_M/APO_IDECONF_WR_BUFF_EN">APO_IDECONF_WR_BUFF_EN</dfn>(channel) (0x00001000 &lt;&lt; ((1 - (channel)) &lt;&lt; 1))</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_RD_PREF_EN" data-ref="_M/APO_IDECONF_RD_PREF_EN">APO_IDECONF_RD_PREF_EN</dfn>(channel) (0x00002000 &lt;&lt; ((1 - (channel)) &lt;&lt; 1))</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_DEVSEL_TME" data-ref="_M/APO_IDECONF_DEVSEL_TME">APO_IDECONF_DEVSEL_TME</dfn>	0x00010000 /* VIA 580 only */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_MAS_CMD_MON" data-ref="_M/APO_IDECONF_MAS_CMD_MON">APO_IDECONF_MAS_CMD_MON</dfn>	0x00020000 /* VIA 580 only */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_IO_NAT" data-ref="_M/APO_IDECONF_IO_NAT">APO_IDECONF_IO_NAT</dfn>(channel) \</u></td></tr>
<tr><th id="108">108</th><td><u>	(0x00400000 &lt;&lt; (1 - (channel))) /* VIA 580 only */</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_FIFO_TRSH" data-ref="_M/APO_IDECONF_FIFO_TRSH">APO_IDECONF_FIFO_TRSH</dfn>(channel, x) \</u></td></tr>
<tr><th id="110">110</th><td><u>	((x) &amp; 0x3) &lt;&lt; ((1 - (channel)) &lt;&lt; 1 + 24)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/APO_IDECONF_FIFO_CONF_MASK" data-ref="_M/APO_IDECONF_FIFO_CONF_MASK">APO_IDECONF_FIFO_CONF_MASK</dfn> 0x60000000</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* Misc. controls register - VIA only */</i></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC" data-ref="_M/APO_CTLMISC">APO_CTLMISC</dfn>(sc) ((sc)-&gt;sc_apo_regbase + 0x04)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC_BM_STS_RTY" data-ref="_M/APO_CTLMISC_BM_STS_RTY">APO_CTLMISC_BM_STS_RTY</dfn>	0x00000008</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC_FIFO_HWS" data-ref="_M/APO_CTLMISC_FIFO_HWS">APO_CTLMISC_FIFO_HWS</dfn>	0x00000010</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC_WR_IRDY_WS" data-ref="_M/APO_CTLMISC_WR_IRDY_WS">APO_CTLMISC_WR_IRDY_WS</dfn>	0x00000020</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC_RD_IRDY_WS" data-ref="_M/APO_CTLMISC_RD_IRDY_WS">APO_CTLMISC_RD_IRDY_WS</dfn>	0x00000040</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC_INTR_SWP" data-ref="_M/APO_CTLMISC_INTR_SWP">APO_CTLMISC_INTR_SWP</dfn>	0x00004000</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC_DRDY_TIME_MASK" data-ref="_M/APO_CTLMISC_DRDY_TIME_MASK">APO_CTLMISC_DRDY_TIME_MASK</dfn> 0x00030000</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC_FIFO_FLSH_RD" data-ref="_M/APO_CTLMISC_FIFO_FLSH_RD">APO_CTLMISC_FIFO_FLSH_RD</dfn>(channel) (0x00100000 &lt;&lt; (1 - (channel)))</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/APO_CTLMISC_FIFO_FLSH_DMA" data-ref="_M/APO_CTLMISC_FIFO_FLSH_DMA">APO_CTLMISC_FIFO_FLSH_DMA</dfn>(channel) (0x00400000 &lt;&lt; (1 - (channel)))</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* data port timings controls */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/APO_DATATIM" data-ref="_M/APO_DATATIM">APO_DATATIM</dfn>(sc) ((sc)-&gt;sc_apo_regbase + 0x08)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/APO_DATATIM_MASK" data-ref="_M/APO_DATATIM_MASK">APO_DATATIM_MASK</dfn>(channel) (0xffff &lt;&lt; ((1 - (channel)) &lt;&lt; 4))</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/APO_DATATIM_RECOV" data-ref="_M/APO_DATATIM_RECOV">APO_DATATIM_RECOV</dfn>(channel, drive, x) (((x) &amp; 0xf) &lt;&lt; \</u></td></tr>
<tr><th id="128">128</th><td><u>	(((1 - (channel)) &lt;&lt; 4) + ((1 - (drive)) &lt;&lt; 3)))</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/APO_DATATIM_PULSE" data-ref="_M/APO_DATATIM_PULSE">APO_DATATIM_PULSE</dfn>(channel, drive, x) (((x) &amp; 0xf) &lt;&lt; \</u></td></tr>
<tr><th id="130">130</th><td><u>	(((1 - (channel)) &lt;&lt; 4) + ((1 - (drive)) &lt;&lt; 3) + 4))</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><i>/* misc timings control - VIA only */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/APO_MISCTIM" data-ref="_M/APO_MISCTIM">APO_MISCTIM</dfn>(sc) ((sc)-&gt;sc_apo_regbase + 0x0c)</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* Ultra-DMA control (586A/B only, amd and nvidia ) */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/APO_UDMA" data-ref="_M/APO_UDMA">APO_UDMA</dfn>(sc) ((sc)-&gt;sc_apo_regbase + 0x10)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/APO_UDMA_MASK" data-ref="_M/APO_UDMA_MASK">APO_UDMA_MASK</dfn>(channel) (0xffff &lt;&lt; ((1 - (channel)) &lt;&lt; 4))</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/APO_UDMA_TIME" data-ref="_M/APO_UDMA_TIME">APO_UDMA_TIME</dfn>(channel, drive, x) (((x) &amp; 0xf) &lt;&lt; \</u></td></tr>
<tr><th id="139">139</th><td><u>	(((1 - (channel)) &lt;&lt; 4) + ((1 - (drive)) &lt;&lt; 3)))</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/APO_UDMA_PIO_MODE" data-ref="_M/APO_UDMA_PIO_MODE">APO_UDMA_PIO_MODE</dfn>(channel, drive) (0x20 &lt;&lt; \</u></td></tr>
<tr><th id="141">141</th><td><u>	(((1 - (channel)) &lt;&lt; 4) + ((1 - (drive)) &lt;&lt; 3))) /* via only */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/APO_UDMA_EN" data-ref="_M/APO_UDMA_EN">APO_UDMA_EN</dfn>(channel, drive) (0x40 &lt;&lt; \</u></td></tr>
<tr><th id="143">143</th><td><u>	(((1 - (channel)) &lt;&lt; 4) + ((1 - (drive)) &lt;&lt; 3)))</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/APO_UDMA_EN_MTH" data-ref="_M/APO_UDMA_EN_MTH">APO_UDMA_EN_MTH</dfn>(channel, drive) (0x80 &lt;&lt; \</u></td></tr>
<tr><th id="145">145</th><td><u>	(((1 - (channel)) &lt;&lt; 4) + ((1 - (drive)) &lt;&lt; 3)))</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/APO_UDMA_CLK66" data-ref="_M/APO_UDMA_CLK66">APO_UDMA_CLK66</dfn>(channel) (0x08 &lt;&lt; ((1 - (channel)) &lt;&lt; 4)) /* via only */</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* for via */</i></td></tr>
<tr><th id="149">149</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="via_udma133_tim" title='via_udma133_tim' data-ref="via_udma133_tim" data-ref-filename="via_udma133_tim">via_udma133_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="150">150</th><td>    {<var>0x07</var>, <var>0x07</var>, <var>0x06</var>, <var>0x04</var>, <var>0x02</var>, <var>0x01</var>, <var>0x00</var>};</td></tr>
<tr><th id="151">151</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="via_udma100_tim" title='via_udma100_tim' data-ref="via_udma100_tim" data-ref-filename="via_udma100_tim">via_udma100_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="152">152</th><td>    {<var>0x07</var>, <var>0x07</var>, <var>0x04</var>, <var>0x02</var>, <var>0x01</var>, <var>0x00</var>};</td></tr>
<tr><th id="153">153</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="via_udma66_tim" title='via_udma66_tim' data-ref="via_udma66_tim" data-ref-filename="via_udma66_tim">via_udma66_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="154">154</th><td>    {<var>0x03</var>, <var>0x03</var>, <var>0x02</var>, <var>0x01</var>, <var>0x00</var>};</td></tr>
<tr><th id="155">155</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="via_udma33_tim" title='via_udma33_tim' data-ref="via_udma33_tim" data-ref-filename="via_udma33_tim">via_udma33_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="156">156</th><td>    {<var>0x03</var>, <var>0x02</var>, <var>0x00</var>};</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* for amd and nvidia */</i></td></tr>
<tr><th id="159">159</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="amd7x6_udma_tim" title='amd7x6_udma_tim' data-ref="amd7x6_udma_tim" data-ref-filename="amd7x6_udma_tim">amd7x6_udma_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="160">160</th><td>    {<var>0x02</var>, <var>0x01</var>, <var>0x00</var>, <var>0x04</var>, <var>0x05</var>, <var>0x06</var>, <var>0x07</var>};</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><i>/* for all */</i></td></tr>
<tr><th id="163">163</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="apollo_pio_set" title='apollo_pio_set' data-ref="apollo_pio_set" data-ref-filename="apollo_pio_set">apollo_pio_set</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="164">164</th><td>    {<var>0x0a</var>, <var>0x0a</var>, <var>0x0a</var>, <var>0x02</var>, <var>0x02</var>};</td></tr>
<tr><th id="165">165</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/stdint.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="decl def" id="apollo_pio_rec" title='apollo_pio_rec' data-ref="apollo_pio_rec" data-ref-filename="apollo_pio_rec">apollo_pio_rec</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="166">166</th><td>    {<var>0x08</var>, <var>0x08</var>, <var>0x08</var>, <var>0x02</var>, <var>0x00</var>};</td></tr>
<tr><th id="167">167</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='viaide.c.html'>netbsd/sys/dev/pci/viaide.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
