

================================================================
== Vitis HLS Report for 'backward_1_Pipeline_VITIS_LOOP_75_111'
================================================================
* Date:           Mon Dec 26 02:54:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.580 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     11|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     56|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln75_fu_75_p2          |         +|   0|  0|   6|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   1|           1|           1|
    |icmp_ln75_fu_69_p2         |      icmp|   0|  0|   2|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  11|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_19    |   9|          2|    4|          8|
    |i_fu_38                  |   9|          2|    4|          8|
    |mid_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_19_reg_102             |  4|   0|    4|          0|
    |i_fu_38                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_75_111|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_75_111|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_75_111|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_75_111|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_75_111|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  backward.1_Pipeline_VITIS_LOOP_75_111|  return value|
|mid_dout         |   in|   32|     ap_fifo|                                    mid|       pointer|
|mid_empty_n      |   in|    1|     ap_fifo|                                    mid|       pointer|
|mid_read         |  out|    1|     ap_fifo|                                    mid|       pointer|
|grad_y_address0  |  out|    3|   ap_memory|                                 grad_y|         array|
|grad_y_ce0       |  out|    1|   ap_memory|                                 grad_y|         array|
|grad_y_we0       |  out|    1|   ap_memory|                                 grad_y|         array|
|grad_y_d0        |  out|   32|   ap_memory|                                 grad_y|         array|
+-----------------+-----+-----+------------+---------------------------------------+--------------+

