#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 30 14:08:01 2019
# Process ID: 6348
# Current directory: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7104 C:\340\acmetest\pbasepiezo2Rev.xpr\pbasejb\pbasejb.xpr
# Log file: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/vivado.log
# Journal file: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.xpr
INFO: [Project 1-313] Project file moved from 'C:/340/pbasearchive/pbasepiezo2/pbasejbarch.xpr/pbasejb/.Xil/Vivado-864-DESKTOP-UM0OUKV/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 854.660 ; gain = 115.465
update_compile_order -fileset sources_1
launch_sdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:module_ref:piezo:1.0 - piezo_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 976.059 ; gain = 107.078
set_property location {5 1622 -67} [get_bd_cells axi_gpio_3]
set_property location {6 1907 -71} [get_bd_cells piezo_0]
set_property location {6 1900 -71} [get_bd_cells piezo_0]
set_property location {6 1900 -94} [get_bd_cells piezo_0]
set_property location {6 1903 -86} [get_bd_cells piezo_0]
regenerate_bd_layout
close [ open C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/new/sevenseg.vhd w ]
add_files C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/new/sevenseg.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference sevenseg sevenseg_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {6 1921 -92} [get_bd_cells sevenseg_0]
startgroup
make_bd_pins_external  [get_bd_pins sevenseg_0/anode_n]
endgroup
set_property name anode_n [get_bd_ports anode_n_0]
startgroup
make_bd_pins_external  [get_bd_pins sevenseg_0/segment_n]
endgroup
set_property name segment_n [get_bd_ports segment_n_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_4
endgroup
set_property location {6 1839 -244} [get_bd_cells axi_gpio_4]
set_property location {6 1875 -83} [get_bd_cells axi_gpio_4]
set_property -dict [list CONFIG.C_GPIO_WIDTH {16} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_4]
set_property location {6 1872 -72} [get_bd_cells axi_gpio_4]
set_property location {6 1873 -78} [get_bd_cells axi_gpio_4]
connect_bd_net [get_bd_pins sevenseg_0/bcdin] [get_bd_pins axi_gpio_4/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_4/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins sevenseg_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_4/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
</axi_gpio_4/S_AXI/Reg> is being mapped into </microblaze_0/Data> at <0x40040000 [ 64K ]>
endgroup
connect_bd_net [get_bd_pins sevenseg_0/reset_n] [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /piezo_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /sw, whose name 'sw' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /sw manually.
save_bd_design
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [HDL 9-806] Syntax error near ">=". [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/new/sevenseg.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near ">=". [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/new/sevenseg.vhd:54]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near ">=". [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/new/sevenseg.vhd:54]
CRITICAL WARNING: [HDL 9-806] Syntax error near ">=". [C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/new/sevenseg.vhd:54]
update_module_reference design_1_sevenseg_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sevenseg_0_0 from sevenseg_v1_0 1.0 to sevenseg_v1_0 1.0
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run design_1_xbar_1_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /piezo_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /sw, whose name 'sw' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /sw manually.
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block piezo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenseg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
Exporting to file C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Oct 30 14:42:28 2019] Launched design_1_xbar_1_synth_1, design_1_axi_gpio_4_0_synth_1, design_1_sevenseg_0_0_synth_1...
Run output will be captured here:
design_1_xbar_1_synth_1: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/design_1_xbar_1_synth_1/runme.log
design_1_axi_gpio_4_0_synth_1: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/design_1_axi_gpio_4_0_synth_1/runme.log
design_1_sevenseg_0_0_synth_1: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/design_1_sevenseg_0_0_synth_1/runme.log
[Wed Oct 30 14:42:28 2019] Launched synth_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1210.008 ; gain = 101.629
launch_runs impl_1 -jobs 4
[Wed Oct 30 14:48:14 2019] Launched impl_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1997.773 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 1997.773 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRLC16E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 2085.715 ; gain = 875.707
open_bd_design {C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd}
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 30 14:54:35 2019] Launched impl_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/runme.log
file copy -force C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/design_1_wrapper.sysdef C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_sevenseg_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sevenseg_0_0 from sevenseg_v1_0 1.0 to sevenseg_v1_0 1.0
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /piezo_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /sw, whose name 'sw' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /sw manually.
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block piezo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenseg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
Exporting to file C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Oct 30 15:26:57 2019] Launched design_1_sevenseg_0_0_synth_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/design_1_sevenseg_0_0_synth_1/runme.log
[Wed Oct 30 15:26:57 2019] Launched synth_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2330.938 ; gain = 37.227
launch_runs impl_1 -jobs 4
[Wed Oct 30 15:32:22 2019] Launched impl_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.745 . Memory (MB): peak = 2361.461 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.746 . Memory (MB): peak = 2361.461 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2363.332 ; gain = 31.336
reset_run synth_1
update_module_reference design_1_sevenseg_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_sevenseg_0_0 from sevenseg_v1_0 1.0 to sevenseg_v1_0 1.0
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /piezo_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-1771] Block interface /axi_gpio_1/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'dip_switches_16bits'. This interface is connected to an external interface /sw, whose name 'sw' does not match with the board interface name 'dip_switches_16bits'.
This is a visual-only issue - this interface /axi_gpio_1/GPIO will be connected to board interface 'dip_switches_16bits'. If desired, please change the name of this port /sw manually.
Wrote  : <C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block piezo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sevenseg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
Exporting to file C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Wed Oct 30 15:43:37 2019] Launched design_1_sevenseg_0_0_synth_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/design_1_sevenseg_0_0_synth_1/runme.log
[Wed Oct 30 15:43:37 2019] Launched synth_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2398.578 ; gain = 22.664
launch_runs impl_1 -jobs 4
[Wed Oct 30 15:45:37 2019] Launched impl_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Netlist 29-17] Analyzing 351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 2443.555 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 2443.555 ; gain = 0.000
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_2/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2444.977 ; gain = 26.441
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Oct 30 15:51:38 2019] Launched impl_1...
Run output will be captured here: C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/runme.log
file copy -force C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.runs/impl_1/design_1_wrapper.sysdef C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk -hwspec C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/pbasejb.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
archive_project C:/340/acmetest/PBaseFinal.xpr.zip -temp_dir C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/.Xil/Vivado-6348-DESKTOP-UM0OUKV -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/.Xil/Vivado-6348-DESKTOP-UM0OUKV' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/340/acmetest/pbasepiezo2Rev.xpr/pbasejb/.Xil/Vivado-6348-DESKTOP-UM0OUKV/PrjAr/_X_'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_3_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_piezo_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_gpio_4_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_sevenseg_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_3_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_piezo_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_gpio_4_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_sevenseg_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_3_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_3_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_gpio_4_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_gpio_4_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_piezo_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_piezo_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_sevenseg_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_sevenseg_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
