# do 7seg-decoder.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:20:56 on Mar 12,2022
# vlog -work work top.vo 
# -- Compiling module top
# -- Compiling module hard_block
# 
# Top level modules:
# 	top
# End time: 02:20:56 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:20:56 on Mar 12,2022
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module top_vlg_vec_tst
# 
# Top level modules:
# 	top_vlg_vec_tst
# End time: 02:20:56 on Mar 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.top_vlg_vec_tst 
# Start time: 02:20:56 on Mar 12,2022
# Loading work.top_vlg_vec_tst
# Loading work.top
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#24
# ** Note: $finish    : Waveform1.vwf.vt(63)
#    Time: 1 us  Iteration: 0  Instance: /top_vlg_vec_tst
# End time: 02:20:57 on Mar 12,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
