

================================================================
== Vivado HLS Report for 'max_pool2x2_3'
================================================================
* Date:           Tue May 10 21:15:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 4.178 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                  Instance                  |      Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+
        |p_01_i_max2_PE_4u_16u_s_fu_166              |max2_PE_4u_16u_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |op2_V_assign_5_0_i_max2_PE_4u_16u_s_fu_173  |max2_PE_4u_16u_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------------------------+------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    273|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    416|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    135|    -|
|Register         |        0|      -|     651|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      0|     651|    920|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+------------------+---------+-------+---+-----+-----+
    |                  Instance                  |      Module      | BRAM_18K| DSP48E| FF| LUT | URAM|
    +--------------------------------------------+------------------+---------+-------+---+-----+-----+
    |p_01_i_max2_PE_4u_16u_s_fu_166              |max2_PE_4u_16u_s  |        0|      0|  0|  208|    0|
    |op2_V_assign_5_0_i_max2_PE_4u_16u_s_fu_173  |max2_PE_4u_16u_s  |        0|      0|  0|  208|    0|
    +--------------------------------------------+------------------+---------+-------+---+-----+-----+
    |Total                                       |                  |        0|      0|  0|  416|    0|
    +--------------------------------------------+------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_store_V_U  |max_pool2x2_3_rowbjl  |        2|  0|   0|    0|   160|   64|     1|        10240|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        2|  0|   0|    0|   160|   64|     1|        10240|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln35_1_fu_232_p2              |     +    |      0|  0|  47|          40|           1|
    |add_ln35_fu_191_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln37_fu_280_p2                |     +    |      0|  0|  15|           8|           1|
    |bound_fu_221_p2                   |     +    |      0|  0|  47|          40|          40|
    |h_fu_238_p2                       |     +    |      0|  0|  39|           1|          32|
    |and_ln51_fu_274_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln35_fu_227_p2               |   icmp   |      0|  0|  21|          40|          40|
    |icmp_ln37_fu_244_p2               |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_258_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln35_fu_250_p3             |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 273|         179|         195|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |addr_0_i_reg_155                |   9|          2|    8|         16|
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_h_0_i_phi_fu_148_p4  |   9|          2|   32|         64|
    |h_0_i_reg_144                   |   9|          2|   32|         64|
    |indvar_flatten_reg_133          |   9|          2|   40|         80|
    |out_V_V_blk_n                   |   9|          2|    1|          2|
    |real_start                      |   9|          2|    1|          2|
    |reps_blk_n                      |   9|          2|    1|          2|
    |reps_out_blk_n                  |   9|          2|    1|          2|
    |vec_V_V_blk_n                   |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 135|         29|  121|        245|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |addr_0_i_reg_155          |   8|   0|    8|          0|
    |and_ln51_reg_375          |   1|   0|    1|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |bound_reg_347             |  30|   0|   40|         10|
    |h_0_i_reg_144             |  32|   0|   32|          0|
    |icmp_ln35_reg_352         |   1|   0|    1|          0|
    |indvar_flatten_reg_133    |  40|   0|   40|          0|
    |p_037_2_0_i_fu_78         |  64|   0|   64|          0|
    |p_Result_i_reg_384        |  64|   0|   64|          0|
    |reps_read_reg_341         |  32|   0|   32|          0|
    |row_store_V_addr_reg_394  |   8|   0|    8|          0|
    |select_ln35_1_reg_366     |  32|   0|   32|          0|
    |select_ln35_reg_361       |   8|   0|    8|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |trunc_ln35_reg_371        |   1|   0|    1|          0|
    |trunc_ln96_reg_389        |  64|   0|   64|          0|
    |v2_V_0_i_fu_82            |  64|   0|   64|          0|
    |and_ln51_reg_375          |  64|  32|    1|          0|
    |icmp_ln35_reg_352         |  64|  32|    1|          0|
    |trunc_ln35_reg_371        |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 651|  96|  472|         10|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------+-----+-----+------------+---------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|ap_done          | out |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|start_out        | out |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|start_write      | out |    1| ap_ctrl_hs | max_pool2x2.3 | return value |
|vec_V_V_dout     |  in |  128|   ap_fifo  |    vec_V_V    |    pointer   |
|vec_V_V_empty_n  |  in |    1|   ap_fifo  |    vec_V_V    |    pointer   |
|vec_V_V_read     | out |    1|   ap_fifo  |    vec_V_V    |    pointer   |
|out_V_V_din      | out |  128|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |      reps     |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |      reps     |    pointer   |
|reps_read        | out |    1|   ap_fifo  |      reps     |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |    reps_out   |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |    reps_out   |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |    reps_out   |    pointer   |
+-----------------+-----+-----+------------+---------------+--------------+

