$comment
	File created using the following command:
		vcd file counter_modulo_k_on_board.msim.vcd -direction
$end
$date
	Sun Apr 14 21:13:42 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module counter_modulo_k_on_board_vlg_vec_tst $end
$var reg 3 ! KEY [2:0] $end
$var wire 1 " LEDR [9] $end
$var wire 1 # LEDR [8] $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 KEY[0]~input_o $end
$var wire 1 4 KEY[0]~inputCLKENA0_outclk $end
$var wire 1 5 count0|Q[0]~4_combout $end
$var wire 1 6 KEY[1]~input_o $end
$var wire 1 7 KEY[2]~input_o $end
$var wire 1 8 count0|Q[1]~0_combout $end
$var wire 1 9 count0|Q[3]~2_combout $end
$var wire 1 : count0|Q~3_combout $end
$var wire 1 ; count0|Q~1_combout $end
$var wire 1 < count0|Equal0~0_combout $end
$var wire 1 = count0|Q [4] $end
$var wire 1 > count0|Q [3] $end
$var wire 1 ? count0|Q [2] $end
$var wire 1 @ count0|Q [1] $end
$var wire 1 A count0|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0,
1-
x.
1/
10
11
02
03
04
15
06
07
08
09
0:
0;
0<
0A
0@
0?
0>
0=
$end
#2000
b1 !
13
14
#4000
b0 !
03
04
1A
1+
18
05
#6000
b1 !
13
14
#8000
b0 !
03
04
0A
1@
1*
0+
15
#10000
b1 !
13
14
#12000
b0 !
03
04
1A
1+
1;
08
05
#14000
b1 !
13
14
#16000
b11 !
b10 !
03
16
04
0A
0@
0*
0+
0;
15
#18000
b11 !
13
14
#20000
b1 !
b0 !
03
06
04
1A
1+
18
05
#22000
b1 !
13
14
#24000
b0 !
03
04
0A
1@
1*
0+
15
#26000
b1 !
13
14
#28000
b0 !
03
04
1A
1+
1;
08
05
#30000
b1 !
13
14
#32000
b0 !
03
04
0A
0@
1?
1)
0*
0+
15
#34000
b1 !
13
14
#36000
b0 !
03
04
1A
1+
18
05
#38000
b1 !
13
14
#40000
b0 !
03
04
0A
1@
1*
0+
15
#42000
b1 !
13
14
#44000
b0 !
03
04
1A
1+
0;
19
08
05
#46000
b1 !
13
14
#48000
b0 !
03
04
0A
0@
1>
0?
0)
1(
0*
0+
15
#50000
b1 !
13
14
#52000
b0 !
03
04
1A
1+
18
05
#54000
b1 !
13
14
#56000
b0 !
03
04
0A
1@
1*
0+
15
#58000
b1 !
13
14
#60000
b0 !
03
04
1A
1+
1;
08
05
#62000
b1 !
13
14
#64000
b0 !
03
04
0A
0@
1?
1)
0*
0+
15
#66000
b1 !
13
14
#68000
b0 !
03
04
1A
1+
18
05
#70000
b1 !
13
14
#72000
b0 !
03
04
0A
1@
1*
0+
15
#74000
b1 !
13
14
#76000
b0 !
03
04
1A
1+
0;
1:
09
08
05
#78000
b1 !
13
14
#80000
b0 !
03
04
0A
0@
0>
1=
0?
0)
1'
0(
0*
0+
15
#82000
b1 !
13
14
#84000
b0 !
03
04
1A
1+
18
05
#86000
b1 !
13
14
#88000
b0 !
03
04
0A
1@
1*
0+
15
#90000
b1 !
13
14
#92000
b0 !
03
04
1A
1+
1<
0:
08
05
1"
#94000
b1 !
13
14
#96000
b0 !
03
04
0A
0@
0=
0'
0*
0+
0<
15
0"
#98000
b1 !
13
14
#100000
b0 !
03
04
1A
1+
18
05
#102000
b1 !
13
14
#104000
b0 !
03
04
0A
1@
1*
0+
15
#105000
