Analysis & Synthesis report for custom-riscv
Mon Jul  8 18:35:57 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Jul  8 18:35:57 2024              ;
; Quartus Prime Version       ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name               ; custom-riscv                                   ;
; Top-level Entity Name       ; processador_ciclo_unico                        ;
; Family                      ; MAX V                                          ;
+-----------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                   ;
+------------------------------------------------------------------+-------------------------+--------------------+
; Option                                                           ; Setting                 ; Default Value      ;
+------------------------------------------------------------------+-------------------------+--------------------+
; Top-level entity name                                            ; processador_ciclo_unico ; custom-riscv       ;
; Family name                                                      ; MAX V                   ; Cyclone V          ;
; Use smart compilation                                            ; Off                     ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                      ; On                 ;
; Enable compact report table                                      ; Off                     ; Off                ;
; Restructure Multiplexers                                         ; Auto                    ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                     ; Off                ;
; Preserve fewer node names                                        ; On                      ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                  ; Enable             ;
; Verilog Version                                                  ; Verilog_2001            ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993               ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                    ; Auto               ;
; Safe State Machine                                               ; Off                     ; Off                ;
; Extract Verilog State Machines                                   ; On                      ; On                 ;
; Extract VHDL State Machines                                      ; On                      ; On                 ;
; Ignore Verilog initial constructs                                ; Off                     ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                    ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                     ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                      ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                      ; On                 ;
; Parallel Synthesis                                               ; On                      ; On                 ;
; NOT Gate Push-Back                                               ; On                      ; On                 ;
; Power-Up Don't Care                                              ; On                      ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                     ; Off                ;
; Remove Duplicate Registers                                       ; On                      ; On                 ;
; Ignore CARRY Buffers                                             ; Off                     ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                     ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                     ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                     ; Off                ;
; Ignore LCELL Buffers                                             ; Off                     ; Off                ;
; Ignore SOFT Buffers                                              ; On                      ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                     ; Off                ;
; Optimization Technique                                           ; Balanced                ; Balanced           ;
; Carry Chain Length                                               ; 70                      ; 70                 ;
; Auto Carry Chains                                                ; On                      ; On                 ;
; Auto Open-Drain Pins                                             ; On                      ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                     ; Off                ;
; Auto Shift Register Replacement                                  ; Auto                    ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                    ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                      ; On                 ;
; Allow Synchronous Control Signals                                ; On                      ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                     ; Off                ;
; Auto Resource Sharing                                            ; Off                     ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                      ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                     ; Off                ;
; Report Parameter Settings                                        ; On                      ; On                 ;
; Report Source Assignments                                        ; On                      ; On                 ;
; Report Connectivity Checks                                       ; On                      ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                     ; Off                ;
; Synchronization Register Chain Length                            ; 2                       ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation ;
; HDL message level                                                ; Level2                  ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                     ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                    ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                    ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                     ; 100                ;
; Clock MUX Protection                                             ; On                      ; On                 ;
; Block Design Naming                                              ; Auto                    ; Auto               ;
; Synthesis Effort                                                 ; Auto                    ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                      ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium                  ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                    ; Auto               ;
+------------------------------------------------------------------+-------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+
; processador_ciclo_unico.vhd      ; yes             ; User VHDL File  ; D:/custom-riscv/processador_ciclo_unico.vhd  ;         ;
; mux21.vhd                        ; yes             ; User VHDL File  ; D:/custom-riscv/mux21.vhd                    ;         ;
; via_de_dados_ciclo_unico.vhd     ; yes             ; User VHDL File  ; D:/custom-riscv/via_de_dados_ciclo_unico.vhd ;         ;
; somador.vhd                      ; yes             ; User VHDL File  ; D:/custom-riscv/somador.vhd                  ;         ;
; pc.vhd                           ; yes             ; User VHDL File  ; D:/custom-riscv/pc.vhd                       ;         ;
; memi.vhd                         ; yes             ; User VHDL File  ; D:/custom-riscv/memi.vhd                     ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Mon Jul  8 18:35:42 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off custom-riscv -c custom-riscv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file tb_via_de_dados_ciclo_unico.vhd
    Info (12022): Found design unit 1: tb_via_de_dados_ciclo_unico-behavior File: D:/custom-riscv/tb_via_de_dados_ciclo_unico.vhd Line: 7
    Info (12023): Found entity 1: tb_via_de_dados_ciclo_unico File: D:/custom-riscv/tb_via_de_dados_ciclo_unico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_processador_ciclo_unico.vhd
    Info (12022): Found design unit 1: tb_processador_ciclo_unico-sim File: D:/custom-riscv/tb_processador_ciclo_unico.vhd Line: 8
    Info (12023): Found entity 1: tb_processador_ciclo_unico File: D:/custom-riscv/tb_processador_ciclo_unico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file unidade_de_controle_ciclo_unico.vhd
    Info (12022): Found design unit 1: unidade_de_controle_ciclo_unico-behavior File: D:/custom-riscv/unidade_de_controle_ciclo_unico.vhd Line: 35
    Info (12023): Found entity 1: unidade_de_controle_ciclo_unico File: D:/custom-riscv/unidade_de_controle_ciclo_unico.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file processador_ciclo_unico.vhd
    Info (12022): Found design unit 1: processador_ciclo_unico-comportamento File: D:/custom-riscv/processador_ciclo_unico.vhd Line: 21
    Info (12023): Found entity 1: processador_ciclo_unico File: D:/custom-riscv/processador_ciclo_unico.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tb_imm_gen.vhd
    Info (12022): Found design unit 1: tb_imm_gen-behavior File: D:/custom-riscv/tb_imm_gen.vhd Line: 9
    Info (12023): Found entity 1: tb_imm_gen File: D:/custom-riscv/tb_imm_gen.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file imm_gen.vhd
    Info (12022): Found design unit 1: imm_gen-comportamental File: D:/custom-riscv/imm_gen.vhd Line: 18
    Info (12023): Found entity 1: imm_gen File: D:/custom-riscv/imm_gen.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file mux21.vhd
    Info (12022): Found design unit 1: mux21-dataflow File: D:/custom-riscv/mux21.vhd Line: 20
    Info (12023): Found entity 1: mux21 File: D:/custom-riscv/mux21.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file via_de_dados_ciclo_unico.vhd
    Info (12022): Found design unit 1: via_de_dados_ciclo_unico-comportamento File: D:/custom-riscv/via_de_dados_ciclo_unico.vhd Line: 40
    Info (12023): Found entity 1: via_de_dados_ciclo_unico File: D:/custom-riscv/via_de_dados_ciclo_unico.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-comportamental File: D:/custom-riscv/ula.vhd Line: 25
    Info (12023): Found entity 1: ula File: D:/custom-riscv/ula.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-dataflow File: D:/custom-riscv/somador.vhd Line: 22
    Info (12023): Found entity 1: somador File: D:/custom-riscv/somador.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-comportamental File: D:/custom-riscv/pc.vhd Line: 22
    Info (12023): Found entity 1: pc File: D:/custom-riscv/pc.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file memi.vhd
    Info (12022): Found design unit 1: memi-comportamental File: D:/custom-riscv/memi.vhd Line: 23
    Info (12023): Found entity 1: memi File: D:/custom-riscv/memi.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file memd.vhd
    Info (12022): Found design unit 1: memd-comportamental File: D:/custom-riscv/memd.vhd Line: 24
    Info (12023): Found entity 1: memd File: D:/custom-riscv/memd.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file banco_registradores.vhd
    Info (12022): Found design unit 1: banco_registradores-comportamental File: D:/custom-riscv/banco_registradores.vhd Line: 29
    Info (12023): Found entity 1: banco_registradores File: D:/custom-riscv/banco_registradores.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file tb_somador.vhd
    Info (12022): Found design unit 1: tb_somador-tb_architecture File: D:/custom-riscv/tb_somador.vhd Line: 8
    Info (12023): Found entity 1: tb_somador File: D:/custom-riscv/tb_somador.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_mux21.vhd
    Info (12022): Found design unit 1: tb_mux21-testbench File: D:/custom-riscv/tb_mux21.vhd Line: 7
    Info (12023): Found entity 1: tb_mux21 File: D:/custom-riscv/tb_mux21.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_banco_registradores.vhd
    Info (12022): Found design unit 1: tb_banco_registradores-testbench File: D:/custom-riscv/tb_banco_registradores.vhd Line: 8
    Info (12023): Found entity 1: tb_banco_registradores File: D:/custom-riscv/tb_banco_registradores.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_ula.vhd
    Info (12022): Found design unit 1: tb_ula-sim File: D:/custom-riscv/tb_ula.vhd Line: 8
    Info (12023): Found entity 1: tb_ula File: D:/custom-riscv/tb_ula.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_pc.vhd
    Info (12022): Found design unit 1: tb_pc-behavior File: D:/custom-riscv/tb_pc.vhd Line: 8
    Info (12023): Found entity 1: tb_pc File: D:/custom-riscv/tb_pc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_memd.vhd
    Info (12022): Found design unit 1: tb_memd-behavior File: D:/custom-riscv/tb_memd.vhd Line: 13
    Info (12023): Found entity 1: tb_memd File: D:/custom-riscv/tb_memd.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file tb_memi.vhd
    Info (12022): Found design unit 1: tb_memi-tb_arch File: D:/custom-riscv/tb_memi.vhd Line: 8
    Info (12023): Found entity 1: tb_memi File: D:/custom-riscv/tb_memi.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb_unidade_de_controle_ciclo_unico.vhd
    Info (12022): Found design unit 1: tb_unidade_de_controle_ciclo_unico-behavior File: D:/custom-riscv/tb_unidade_de_controle_ciclo_unico.vhd Line: 8
    Info (12023): Found entity 1: tb_unidade_de_controle_ciclo_unico File: D:/custom-riscv/tb_unidade_de_controle_ciclo_unico.vhd Line: 5
Info (12127): Elaborating entity "processador_ciclo_unico" for the top level hierarchy
Info (12128): Elaborating entity "via_de_dados_ciclo_unico" for hierarchy "via_de_dados_ciclo_unico:via_dados" File: D:/custom-riscv/processador_ciclo_unico.vhd Line: 85
Info (12128): Elaborating entity "pc" for hierarchy "via_de_dados_ciclo_unico:via_dados|pc:instancia_pc" File: D:/custom-riscv/via_de_dados_ciclo_unico.vhd Line: 182
Info (12128): Elaborating entity "somador" for hierarchy "via_de_dados_ciclo_unico:via_dados|somador:instancia_somador1" File: D:/custom-riscv/via_de_dados_ciclo_unico.vhd Line: 191
Info (12128): Elaborating entity "mux21" for hierarchy "via_de_dados_ciclo_unico:via_dados|mux21:instancia_mux_sum" File: D:/custom-riscv/via_de_dados_ciclo_unico.vhd Line: 207
Info (12128): Elaborating entity "memi" for hierarchy "via_de_dados_ciclo_unico:via_dados|memi:instancia_mem_instrucao" File: D:/custom-riscv/via_de_dados_ciclo_unico.vhd Line: 229
Error (10324): VHDL Expression error at memi.vhd(31): expression "("00000000001100000000001100010011","00000000011000110000001100110011")" has 2 elements ; expected 8192 elements. File: D:/custom-riscv/memi.vhd Line: 31
Error (12152): Can't elaborate user hierarchy "via_de_dados_ciclo_unico:via_dados|memi:instancia_mem_instrucao" File: D:/custom-riscv/via_de_dados_ciclo_unico.vhd Line: 229
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4843 megabytes
    Error: Processing ended: Mon Jul  8 18:35:58 2024
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:41


