<stg><name>Ext_HTA</name>


<trans_list>

<trans id="639" from="1" to="2">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="2" to="3">
<condition id="229">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="2" to="4">
<condition id="228">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="2" to="32">
<condition id="280">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="2" to="48">
<condition id="279">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="3" to="31">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="4" to="5">
<condition id="234">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="4" to="12">
<condition id="233">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="5" to="6">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="6" to="7">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="7" to="8">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="8" to="9">
<condition id="342">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="8" to="7">
<condition id="344">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="9" to="10">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="10" to="11">
<condition id="245">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="10" to="20">
<condition id="249">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="11" to="10">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="12" to="13">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="13" to="14">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="14" to="15">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="15" to="16">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="16" to="17">
<condition id="345">
<or_exp><and_exp><literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="16" to="16">
<condition id="346">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="17" to="18">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="18" to="19">
<condition id="259">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="18" to="20">
<condition id="263">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="19" to="18">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="20" to="21">
<condition id="265">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="20" to="26">
<condition id="264">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="21" to="22">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="22" to="23">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="23" to="24">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="24" to="25">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="25" to="31">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="26" to="27">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="27" to="28">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="28" to="29">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="29" to="30">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="30" to="31">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="31" to="75">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="32" to="33">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="33" to="47">
<condition id="283">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="33" to="34">
<condition id="285">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="33" to="38">
<condition id="284">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="34" to="35">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="35" to="36">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="36" to="37">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="37" to="46">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="38" to="39">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="39" to="40">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="40" to="41">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="41" to="42">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="42" to="43">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="43" to="44">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="44" to="45">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="45" to="46">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="46" to="76">
<condition id="301">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="46" to="61">
<condition id="307">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="46" to="52">
<condition id="308">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="47" to="46">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="48" to="49">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="49" to="50">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="50" to="51">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="51" to="46">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="52" to="53">
<condition id="309">
<or_exp><and_exp><literal name="tmp_147" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="52" to="54">
<condition id="313">
<or_exp><and_exp><literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="53" to="52">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="54" to="55">
<condition id="315">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="54" to="56">
<condition id="314">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="55" to="54">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="56" to="57">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="57" to="58">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="58" to="59">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="59" to="60">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="60" to="75">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="61" to="62">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="62" to="63">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="63" to="64">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="64" to="65">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="65" to="66">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="66" to="67">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="67" to="68">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="68" to="69">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="69" to="70">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="70" to="71">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="71" to="72">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="72" to="73">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="73" to="74">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="74" to="75">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="75" to="76">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_layer_V), !map !283

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16* %alloc_target_V), !map !287

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16* %alloc_allocated_addr_V), !map !291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_cmd), !map !295

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @Ext_HTA_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([16 x i64]* @buddy_tree_V, [1 x i8]* @p_str, [14 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="16" op_3_bw="16" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %alloc_layer_V, i16* %alloc_target_V, i16* %alloc_allocated_addr_V, i8* %alloc_cmd, [6 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str, [1 x i8]* @p_str, [12 x i8]* @p_str12, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:8  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %alloc_cmd_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_cmd)

]]></Node>
<StgValue><ssdm name="alloc_cmd_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %alloc_layer_V_read = call i8 @_ssdm_op_Read.ap_hs.volatile.i8P(i8* %alloc_layer_V)

]]></Node>
<StgValue><ssdm name="alloc_layer_V_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:13  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="8">
<![CDATA[
:14  %now2_V_4 = trunc i8 %alloc_layer_V_read to i4

]]></Node>
<StgValue><ssdm name="now2_V_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %ans_V = add i4 1, %now2_V_4

]]></Node>
<StgValue><ssdm name="ans_V"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %tmp_22 = icmp eq i8 %alloc_cmd_read, 4

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %tmp_25 = icmp eq i8 %alloc_cmd_read, 2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:18  %tmp_26 = or i1 %tmp_25, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19  br i1 %tmp_26, label %._crit_edge5568, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp = icmp eq i8 %alloc_cmd_read, 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %10, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %alloc_allocated_addr_V, i16 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %free_target_V = call i16 @_ssdm_op_Read.ap_hs.volatile.i16P(i16* %alloc_target_V)

]]></Node>
<StgValue><ssdm name="free_target_V"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="16">
<![CDATA[
:4  %tmp_7 = zext i16 %free_target_V to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %addr_tree_map_V_addr = getelementptr [2048 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="addr_tree_map_V_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="11">
<![CDATA[
:6  %addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1

]]></Node>
<StgValue><ssdm name="addr_tree_map_V_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5568:0  %tmp_s = icmp eq i8 %alloc_cmd_read, 4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5568:1  br i1 %tmp_s, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_12 = zext i4 %ans_V to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %buddy_tree_V_addr = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="4">
<![CDATA[
:2  %buddy_tree_V_load_1 = load i64* %buddy_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str19)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %alloc_target_V_read = call i16 @_ssdm_op_Read.ap_hs.volatile.i16P(i16* %alloc_target_V)

]]></Node>
<StgValue><ssdm name="alloc_target_V_read"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %output_addr_V_cast = zext i16 %alloc_target_V_read to i17

]]></Node>
<StgValue><ssdm name="output_addr_V_cast"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:3  %tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %ans_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="11">
<![CDATA[
:6  %addr_tree_map_V_load = load i8* %addr_tree_map_V_addr, align 1

]]></Node>
<StgValue><ssdm name="addr_tree_map_V_load"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="8">
<![CDATA[
:7  %loc1_V_5 = zext i8 %addr_tree_map_V_load to i13

]]></Node>
<StgValue><ssdm name="loc1_V_5"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="8">
<![CDATA[
:8  %loc1_V_11_cast_cast = zext i8 %addr_tree_map_V_load to i11

]]></Node>
<StgValue><ssdm name="loc1_V_11_cast_cast"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_69, label %_ifconv1, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:2  %tmp_16 = zext i4 %ans_V to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:3  %buddy_tree_V_addr_1 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:4  %buddy_tree_V_load_2 = load i64* %buddy_tree_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:0  %r_V_51 = sub i4 -5, %now2_V_4

]]></Node>
<StgValue><ssdm name="r_V_51"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv1:1  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_51, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="4">
<![CDATA[
_ifconv1:2  %tmp_24_cast = sext i4 %r_V_51 to i16

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="16">
<![CDATA[
_ifconv1:3  %tmp_15 = zext i16 %free_target_V to i32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:4  %tmp_19 = sub i4 0, %r_V_51

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
_ifconv1:5  %tmp_26_cast = sext i4 %tmp_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %tmp_20 = shl i32 %tmp_15, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:7  %tmp_21 = lshr i16 %free_target_V, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="32">
<![CDATA[
_ifconv1:8  %tmp_79 = trunc i32 %tmp_20 to i13

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="16">
<![CDATA[
_ifconv1:9  %tmp_80 = trunc i16 %tmp_21 to i13

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv1:10  %tmp_24 = select i1 %tmp_78, i13 %tmp_79, i13 %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:17  %r_V_5 = add i4 -7, %now2_V_4

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="4">
<![CDATA[
_ifconv1:18  %tmp_30 = zext i4 %r_V_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:19  %shift_constant_V_add_2 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="shift_constant_V_add_2"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="3">
<![CDATA[
_ifconv1:20  %shift_constant_V_loa_3 = load i5* %shift_constant_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:0  %i_assign_2 = zext i8 %addr_tree_map_V_load to i32

]]></Node>
<StgValue><ssdm name="i_assign_2"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:1  %p_Result_17 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 0, i32 %i_assign_2, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:4  %buddy_tree_V_load_2 = load i64* %buddy_tree_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_2"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:5  %tmp_17 = or i64 %buddy_tree_V_load_2, %p_Result_17

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:6  %buddy_tree_V_addr_2 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:7  store i64 %tmp_17, i64* %buddy_tree_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:8  %p_Result_18 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_5, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="13">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:9  %tmp_18 = zext i13 %p_Result_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:10  %r_V_1 = lshr i64 %tmp_17, %tmp_18

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:11  %rec_bits_V = trunc i64 %r_V_1 to i2

]]></Node>
<StgValue><ssdm name="rec_bits_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164:12  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %p_Val2_4 = phi i2 [ %rec_bits_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164 ], [ -1, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit145 ]

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %p_03622_1 = phi i4 [ %now2_V_4, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164 ], [ %now1_V_2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit145 ]

]]></Node>
<StgValue><ssdm name="p_03622_1"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2  %p_03610_8_in = phi i13 [ %p_Result_18, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit164 ], [ %p_Result_19, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit145 ]

]]></Node>
<StgValue><ssdm name="p_03610_8_in"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %tmp_23 = icmp eq i4 %p_03622_1, 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_23, label %.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %loc1_V_s = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03610_8_in, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="loc1_V_s"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:4  %tmp_36 = zext i4 %p_03622_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
_ifconv:6  %tmp_107 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %p_Val2_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="2">
<![CDATA[
_ifconv:7  %tmp_108 = trunc i2 %p_Val2_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %p_Repl2_s = and i1 %tmp_107, %tmp_108

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %buddy_tree_V_addr_3 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:10  %p_Val2_13 = load i64* %buddy_tree_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="12">
<![CDATA[
_ifconv:1  %loc1_V_6 = zext i12 %loc1_V_s to i13

]]></Node>
<StgValue><ssdm name="loc1_V_6"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %i_assign_3 = zext i12 %loc1_V_s to i32

]]></Node>
<StgValue><ssdm name="i_assign_3"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:10  %p_Val2_13 = load i64* %buddy_tree_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:11  %p_Result_s = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_13, i32 %i_assign_3, i1 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %buddy_tree_V_addr_4 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_4"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ifconv:13  store i64 %p_Result_s, i64* %buddy_tree_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv:14  %p_Result_19 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc1_V_6, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="13">
<![CDATA[
_ifconv:15  %tmp_51 = zext i13 %p_Result_19 to i64

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:16  %r_V_9 = lshr i64 %p_Result_s, %tmp_51

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="64">
<![CDATA[
_ifconv:17  %rec_bits_V_2 = trunc i64 %r_V_9 to i2

]]></Node>
<StgValue><ssdm name="rec_bits_V_2"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:18  %tmp_52 = icmp eq i2 %rec_bits_V_2, -1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:19  br i1 %tmp_52, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit145, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit145:0  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_35)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit145:1  %now1_V_2 = add i4 %p_03622_1, -1

]]></Node>
<StgValue><ssdm name="now1_V_2"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit145:2  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:0  %now2_V_5 = add i4 %now2_V_4, 2

]]></Node>
<StgValue><ssdm name="now2_V_5"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %t_V = phi i4 [ %now2_V_5, %.loopexit ], [ %now2_V, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %p_03602_3_in = phi i13 [ %loc1_V_5, %.loopexit ], [ %p_Repl2_2, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit ]

]]></Node>
<StgValue><ssdm name="p_03602_3_in"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %t5_V = phi i64 [ %p_Result_17, %.loopexit ], [ %r_V_50, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit ]

]]></Node>
<StgValue><ssdm name="t5_V"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %op2_assign_7 = phi i32 [ 1, %.loopexit ], [ %cnt, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit ]

]]></Node>
<StgValue><ssdm name="op2_assign_7"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_Repl2_2 = shl i13 %p_03602_3_in, 1

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  %tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %t_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_120, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87.loopexit107, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:4  %tmp_75 = zext i4 %t_V to i64

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:5  %buddy_tree_V_addr_9 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_9"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:6  %lhs_V_15 = load i64* %buddy_tree_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="tmp_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:10  %now2_V = add i4 1, %t_V

]]></Node>
<StgValue><ssdm name="now2_V"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87.loopexit107:0  br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="32">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:0  %tmp_145 = trunc i32 %op2_assign_7 to i4

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:1  %merge_i4 = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 1, i64 3, i64 15, i64 255, i64 65535, i64 4294967295, i64 4294967295, i64 -1, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i4 %tmp_145)

]]></Node>
<StgValue><ssdm name="merge_i4"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="13">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:2  %tmp_74 = zext i13 %p_Repl2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:3  %r_V_50 = shl i64 %merge_i4, %tmp_74

]]></Node>
<StgValue><ssdm name="r_V_50"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:6  %lhs_V_15 = load i64* %buddy_tree_V_addr_9, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_15"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:7  %r_V_33 = or i64 %lhs_V_15, %r_V_50

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:8  %buddy_tree_V_addr_10 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_10"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:9  store i64 %r_V_33, i64* %buddy_tree_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:11  %cnt = add nsw i32 1, %op2_assign_7

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:12  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:11  %tmp_53_cast9 = zext i8 %addr_tree_map_V_load to i16

]]></Node>
<StgValue><ssdm name="tmp_53_cast9"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv1:12  %tmp_27 = add i4 -6, %now2_V_4

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="4">
<![CDATA[
_ifconv1:13  %tmp_57_cast = zext i4 %tmp_27 to i16

]]></Node>
<StgValue><ssdm name="tmp_57_cast"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:14  %tmp_28 = shl i16 %tmp_53_cast9, %tmp_57_cast

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="16">
<![CDATA[
_ifconv1:15  %r_V_4 = trunc i16 %tmp_28 to i13

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv1:16  %tmp_29 = sub i13 %tmp_24, %r_V_4

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="3">
<![CDATA[
_ifconv1:20  %shift_constant_V_loa_3 = load i5* %shift_constant_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_3"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="5">
<![CDATA[
_ifconv1:21  %tmp_34 = zext i5 %shift_constant_V_loa_3 to i13

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv1:22  %loc_tree_V_8 = add i13 %tmp_29, %tmp_34

]]></Node>
<StgValue><ssdm name="loc_tree_V_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="8">
<![CDATA[
_ifconv1:23  %tmp_37 = zext i8 %addr_tree_map_V_load to i64

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="13">
<![CDATA[
_ifconv1:24  %lhs_V_4_cast = zext i13 %loc_tree_V_8 to i14

]]></Node>
<StgValue><ssdm name="lhs_V_4_cast"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv1:25  %r_V_6 = add i14 62, %lhs_V_4_cast

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="14">
<![CDATA[
_ifconv1:26  %tmp_38 = zext i14 %r_V_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:27  %group_tree_V_addr_2 = getelementptr [70 x i64]* @group_tree_V, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="group_tree_V_addr_2"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
_ifconv1:28  %lhs_V = load i64* %group_tree_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="62" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:29  %mark_mask_V_addr = getelementptr [128 x i62]* @mark_mask_V, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="mark_mask_V_addr"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="62" op_0_bw="7">
<![CDATA[
_ifconv1:30  %rhs_V = load i62* %mark_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="224" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="7">
<![CDATA[
_ifconv1:28  %lhs_V = load i64* %group_tree_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="62" op_0_bw="7">
<![CDATA[
_ifconv1:30  %rhs_V = load i62* %mark_mask_V_addr, align 8

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="62" op_0_bw="64">
<![CDATA[
_ifconv1:31  %tmp_83 = trunc i64 %lhs_V to i62

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ifconv1:32  %tmp_39 = or i62 %tmp_83, %rhs_V

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:33  %tmp_41 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %lhs_V, i32 62, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="62">
<![CDATA[
_ifconv1:34  %r_V_52 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_41, i62 %tmp_39)

]]></Node>
<StgValue><ssdm name="r_V_52"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ifconv1:35  %p_Result_20 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V_8, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="13">
<![CDATA[
_ifconv1:36  %tmp_44 = zext i13 %p_Result_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:37  %r_V_8 = lshr i64 %r_V_52, %tmp_44

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:38  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %p_03626_1_in = phi i64 [ %r_V_8, %_ifconv1 ], [ %r_V_16, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_03626_1_in"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %p_03622_2 = phi i4 [ %now2_V_4, %_ifconv1 ], [ %now1_V_3, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_03622_2"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2  %p_03598_3_in_in = phi i13 [ %p_Result_20, %_ifconv1 ], [ %p_Result_22, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="p_03598_3_in_in"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %t5_V_3 = phi i64 [ %r_V_52, %_ifconv1 ], [ %p_Result_21, %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

]]></Node>
<StgValue><ssdm name="t5_V_3"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="64">
<![CDATA[
:4  %rec_bits_V_4 = trunc i64 %p_03626_1_in to i2

]]></Node>
<StgValue><ssdm name="rec_bits_V_4"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_03622_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %tmp_47 = icmp eq i2 %rec_bits_V_4, -1

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_48 = and i1 %tmp_104, %tmp_47

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_48, label %_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %p_03598_3_in = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_03598_3_in_in, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="p_03598_3_in"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="12">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_62 = zext i12 %p_03598_3_in to i13

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %loc_tree_V_9 = add i13 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="loc_tree_V_9"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %i_assign_4 = zext i13 %loc_tree_V_9 to i32

]]></Node>
<StgValue><ssdm name="i_assign_4"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %p_Result_21 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %t5_V_3, i32 %i_assign_4, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %p_Result_22 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %loc_tree_V_9, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="13">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp_64 = zext i13 %p_Result_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %r_V_16 = lshr i64 %p_Result_21, %tmp_64

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %now1_V_3 = add i4 %p_03622_2, -1

]]></Node>
<StgValue><ssdm name="now1_V_3"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi13ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %group_tree_V_addr_4 = getelementptr [70 x i64]* @group_tree_V, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="group_tree_V_addr_4"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
:1  store i64 %t5_V_3, i64* %group_tree_V_addr_4, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %p_Val2_27 = phi i2 [ %rec_bits_V_4, %14 ], [ %rec_bits_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_27"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %p_03622_3 = phi i4 [ 7, %14 ], [ %now1_V_4, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit ]

]]></Node>
<StgValue><ssdm name="p_03622_3"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:2  %p_Val2_2 = phi i11 [ %loc1_V_11_cast_cast, %14 ], [ %tmp_71, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %tmp_65 = icmp eq i2 %p_Val2_27, -1

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %not_s = icmp ne i4 %p_03622_3, 0

]]></Node>
<StgValue><ssdm name="not_s"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_66 = and i1 %tmp_65, %not_s

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_66, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:0  %tmp_68 = zext i4 %p_03622_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:2  %buddy_tree_V_addr_7 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_7"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:3  %p_Val2_28 = load i64* %buddy_tree_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:12  %now1_V_4 = add i4 -1, %p_03622_3

]]></Node>
<StgValue><ssdm name="now1_V_4"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87.loopexit:0  br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="11">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:1  %i_assign_5 = zext i11 %p_Val2_2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_5"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:3  %p_Val2_28 = load i64* %buddy_tree_V_addr_7, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:4  %p_Result_2 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_28, i32 %i_assign_5, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:5  %buddy_tree_V_addr_8 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_8"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:6  store i64 %p_Result_2, i64* %buddy_tree_V_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="11">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:7  %p_Val2_2_cast = zext i11 %p_Val2_2 to i13

]]></Node>
<StgValue><ssdm name="p_Val2_2_cast"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:8  %p_Result_23 = call i13 @_ssdm_op_BitSet.i13.i13.i32.i1(i13 %p_Val2_2_cast, i32 0, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="13">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:9  %tmp_70 = zext i13 %p_Result_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:10  %r_V_17 = lshr i64 %p_Result_2, %tmp_70

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:11  %rec_bits_V_3 = trunc i64 %r_V_17 to i2

]]></Node>
<StgValue><ssdm name="rec_bits_V_3"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:13  %tmp_118 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_Val2_2, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="10">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:14  %tmp_71 = zext i10 %tmp_118 to i11

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit:15  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87:0  %p_03598_4 = phi i8 [ %addr_tree_map_V_load, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87.loopexit ], [ 0, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87.loopexit107 ]

]]></Node>
<StgValue><ssdm name="p_03598_4"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87:1  %rhs_V_4 = phi i64 [ %t5_V_3, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87.loopexit ], [ %t5_V, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87.loopexit107 ]

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87:2  %tmp_148 = trunc i64 %rhs_V_4 to i2

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit87:3  br i1 %tmp_69, label %17, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64">
<![CDATA[
:0  %lhs_V_17 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64">
<![CDATA[
:3  %lhs_V_18 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %p_Repl2_12 = icmp ne i2 %tmp_148, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_12"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64">
<![CDATA[
:2  %p_Val2_s = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64">
<![CDATA[
:7  %p_Val2_34 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="293" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64">
<![CDATA[
:0  %lhs_V_17 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_17"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64">
<![CDATA[
:3  %lhs_V_18 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="lhs_V_18"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64">
<![CDATA[
:6  %lhs_V_19 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_19"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64">
<![CDATA[
:9  %lhs_V_20 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="297" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %r_V_36 = or i64 %lhs_V_17, %rhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 %r_V_36, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64">
<![CDATA[
:6  %lhs_V_19 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_19"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64">
<![CDATA[
:9  %lhs_V_20 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64">
<![CDATA[
:12  %lhs_V_21 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="302" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %r_V_37 = or i64 %lhs_V_18, %rhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  store i64 %r_V_37, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %r_V_38 = or i64 %lhs_V_19, %rhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %r_V_39 = or i64 %lhs_V_20, %rhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64">
<![CDATA[
:12  %lhs_V_21 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_21"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %r_V_40 = or i64 %lhs_V_21, %rhs_V_4

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="308" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  store i64 %r_V_38, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="309" st_id="25" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  store i64 %r_V_39, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="311" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64">
<![CDATA[
:2  %p_Val2_s = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="312" st_id="26" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64">
<![CDATA[
:7  %p_Val2_34 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="313" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64">
<![CDATA[
:12  %p_Val2_35 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="314" st_id="26" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
:17  %p_Val2_36 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="315" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="8">
<![CDATA[
:0  %i_assign_6 = zext i8 %p_03598_4 to i32

]]></Node>
<StgValue><ssdm name="i_assign_6"/></StgValue>
</operation>

<operation id="316" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:3  %p_Result_9 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_s, i32 %i_assign_6, i1 %p_Repl2_12)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="317" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store i64 %p_Result_9, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64">
<![CDATA[
:12  %p_Val2_35 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_35"/></StgValue>
</operation>

<operation id="319" st_id="27" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64">
<![CDATA[
:17  %p_Val2_36 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="320" st_id="27" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64">
<![CDATA[
:22  %p_Val2_37 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="321" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_151 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %rhs_V_4, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="322" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %p_Repl2_13 = icmp ne i4 %tmp_151, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_13"/></StgValue>
</operation>

<operation id="323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:8  %p_Result_10 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_34, i32 %i_assign_6, i1 %p_Repl2_13)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="324" st_id="28" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  store i64 %p_Result_10, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_153 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %rhs_V_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="326" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %p_Repl2_14 = icmp ne i8 %tmp_153, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_14"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:13  %p_Result_11 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_35, i32 %i_assign_6, i1 %p_Repl2_14)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %tmp_155 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %rhs_V_4, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="329" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %p_Repl2_15 = icmp ne i16 %tmp_155, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_15"/></StgValue>
</operation>

<operation id="330" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:18  %p_Result_12 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_36, i32 %i_assign_6, i1 %p_Repl2_15)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_157 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %rhs_V_4, i32 30, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="332" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %p_Repl2_16 = icmp ne i32 %tmp_157, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_16"/></StgValue>
</operation>

<operation id="333" st_id="28" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64">
<![CDATA[
:22  %p_Val2_37 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
:23  %p_Result_13 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_37, i32 %i_assign_6, i1 %p_Repl2_16)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="335" st_id="29" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  store i64 %p_Result_11, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="336" st_id="30" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  store i64 %p_Result_12, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:24  br label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="338" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi i64 [ %r_V_40, %16 ], [ %p_Result_13, %17 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 %storemerge, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str21, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="343" st_id="32" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="4">
<![CDATA[
:2  %buddy_tree_V_load_1 = load i64* %buddy_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_1"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_13 = sub i64 0, %buddy_tree_V_load_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %tmp_V_2 = and i64 %buddy_tree_V_load_1, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="346" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
:5  %op_V_assign = call fastcc i8 @log_2_64bit(i64 %tmp_V_2)

]]></Node>
<StgValue><ssdm name="op_V_assign"/></StgValue>
</operation>

<operation id="347" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="8">
<![CDATA[
:6  %loc1_V_1_cast = zext i8 %op_V_assign to i11

]]></Node>
<StgValue><ssdm name="loc1_V_1_cast"/></StgValue>
</operation>

<operation id="348" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %tmp_14 = icmp eq i64 %tmp_V_2, 0

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="349" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_14, label %4, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:0  %tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %ans_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="351" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_73, label %_ifconv2, label %_ifconv3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="353" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %alloc_allocated_addr_V, i16 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="355" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv3:0  %r_V_48 = sub i4 -5, %now2_V_4

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="356" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="20" op_0_bw="4">
<![CDATA[
_ifconv3:1  %tmp_44_cast = zext i4 %r_V_48 to i20

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="357" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="20" op_0_bw="8">
<![CDATA[
_ifconv3:2  %tmp_45_cast = zext i8 %op_V_assign to i20

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="358" st_id="34" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv3:3  %tmp_50 = shl i20 %tmp_45_cast, %tmp_44_cast

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="13" op_0_bw="20">
<![CDATA[
_ifconv3:4  %r_V_15 = trunc i20 %tmp_50 to i13

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="360" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv3:5  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str17)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="361" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv3:6  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="13">
<![CDATA[
_ifconv3:7  %p_s = zext i13 %r_V_15 to i16

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="363" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv3:8  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %alloc_allocated_addr_V, i16 %p_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="364" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv3:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv3:10  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str17, i32 %tmp_60)

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="366" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv3:11  %TMP_0_V_3 = xor i64 %tmp_V_2, -1

]]></Node>
<StgValue><ssdm name="TMP_0_V_3"/></StgValue>
</operation>

<operation id="367" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv3:12  %tmp_61 = xor i64 %buddy_tree_V_load_1, %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="368" st_id="37" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ifconv3:13  store i64 %tmp_61, i64* %buddy_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
_ifconv3:14  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="370" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="8">
<![CDATA[
_ifconv2:0  %tmp_31 = zext i8 %op_V_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv2:1  %r_V_3 = add i4 -7, %now2_V_4

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="4">
<![CDATA[
_ifconv2:2  %tmp_32 = zext i4 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="373" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:3  %group_tree_V_addr_1 = getelementptr [70 x i64]* @group_tree_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="group_tree_V_addr_1"/></StgValue>
</operation>

<operation id="374" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="7">
<![CDATA[
_ifconv2:4  %lhs_V_1 = load i64* %group_tree_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="375" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:6  %group_tree_mask_V_ad = getelementptr [8 x i31]* @group_tree_mask_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="group_tree_mask_V_ad"/></StgValue>
</operation>

<operation id="376" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="31" op_0_bw="3">
<![CDATA[
_ifconv2:7  %rhs_V_1 = load i31* %group_tree_mask_V_ad, align 4

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="377" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:20  %shift_constant_V_add = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="shift_constant_V_add"/></StgValue>
</operation>

<operation id="378" st_id="38" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="3">
<![CDATA[
_ifconv2:21  %shift_constant_V_loa = load i5* %shift_constant_V_add, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="379" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="7">
<![CDATA[
_ifconv2:4  %lhs_V_1 = load i64* %group_tree_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="62" op_0_bw="64">
<![CDATA[
_ifconv2:5  %tmp_92 = trunc i64 %lhs_V_1 to i62

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="31" op_0_bw="3">
<![CDATA[
_ifconv2:7  %rhs_V_1 = load i31* %group_tree_mask_V_ad, align 4

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="62" op_0_bw="31">
<![CDATA[
_ifconv2:8  %rhs_V_1_cast = sext i31 %rhs_V_1 to i62

]]></Node>
<StgValue><ssdm name="rhs_V_1_cast"/></StgValue>
</operation>

<operation id="383" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ifconv2:9  %r_V_46 = and i62 %rhs_V_1_cast, %tmp_92

]]></Node>
<StgValue><ssdm name="r_V_46"/></StgValue>
</operation>

<operation id="384" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ifconv2:10  %tmp_33 = sub i62 0, %r_V_46

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="385" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ifconv2:11  %TMP_0_V_1 = and i62 %r_V_46, %tmp_33

]]></Node>
<StgValue><ssdm name="TMP_0_V_1"/></StgValue>
</operation>

<operation id="386" st_id="39" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="3">
<![CDATA[
_ifconv2:21  %shift_constant_V_loa = load i5* %shift_constant_V_add, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="387" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="62">
<![CDATA[
_ifconv2:12  %TMP_0_V_1_cast = zext i62 %TMP_0_V_1 to i64

]]></Node>
<StgValue><ssdm name="TMP_0_V_1_cast"/></StgValue>
</operation>

<operation id="388" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
_ifconv2:13  %op_V_assign_1 = call fastcc i8 @log_2_64bit(i64 %TMP_0_V_1_cast)

]]></Node>
<StgValue><ssdm name="op_V_assign_1"/></StgValue>
</operation>

<operation id="389" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="8">
<![CDATA[
_ifconv2:15  %tmp_38_cast = zext i8 %op_V_assign to i16

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="390" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv2:16  %tmp_42 = add i4 -6, %now2_V_4

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="391" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="4">
<![CDATA[
_ifconv2:17  %tmp_42_cast = zext i4 %tmp_42 to i16

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="392" st_id="40" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:18  %tmp_43 = shl i16 %tmp_38_cast, %tmp_42_cast

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="393" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="16">
<![CDATA[
_ifconv2:19  %r_V_11 = trunc i16 %tmp_43 to i13

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="394" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="8">
<![CDATA[
_ifconv2:14  %loc_tree_V_1 = zext i8 %op_V_assign_1 to i13

]]></Node>
<StgValue><ssdm name="loc_tree_V_1"/></StgValue>
</operation>

<operation id="395" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="5">
<![CDATA[
_ifconv2:22  %tmp_45 = zext i5 %shift_constant_V_loa to i13

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="396" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv2:23  %tmp_46 = add i13 %r_V_11, %loc_tree_V_1

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="397" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv2:24  %new_loc1_V = sub i13 %tmp_46, %tmp_45

]]></Node>
<StgValue><ssdm name="new_loc1_V"/></StgValue>
</operation>

<operation id="398" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv2:25  %r_V_47 = sub i4 -5, %now2_V_4

]]></Node>
<StgValue><ssdm name="r_V_47"/></StgValue>
</operation>

<operation id="399" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
_ifconv2:26  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V_47, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="400" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="4">
<![CDATA[
_ifconv2:27  %tmp_49 = sext i4 %r_V_47 to i32

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="401" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="13">
<![CDATA[
_ifconv2:28  %tmp_53 = zext i13 %new_loc1_V to i32

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="402" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv2:29  %tmp_54 = sub i4 0, %r_V_47

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="403" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="4">
<![CDATA[
_ifconv2:30  %tmp_72_cast = sext i4 %tmp_54 to i13

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="404" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv2:31  %tmp_55 = lshr i13 %new_loc1_V, %tmp_72_cast

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="405" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:32  %tmp_56 = shl i32 %tmp_53, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="406" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="32">
<![CDATA[
_ifconv2:33  %tmp_101 = trunc i32 %tmp_56 to i13

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="407" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
_ifconv2:34  %r_V_13 = select i1 %tmp_99, i13 %tmp_55, i13 %tmp_101

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="408" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv2:35  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="409" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ifconv2:36  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="13">
<![CDATA[
_ifconv2:37  %p_4 = zext i13 %r_V_13 to i16

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="411" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:38  call void @_ssdm_op_Write.ap_hs.volatile.i16P(i16* %alloc_allocated_addr_V, i16 %p_4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="412" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv2:39  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv2:40  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str16, i32 %tmp_57)

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="414" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:41  %tmp_58 = xor i64 %lhs_V_1, %TMP_0_V_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="415" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
_ifconv2:42  store i64 %tmp_58, i64* %group_tree_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="44" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64">
<![CDATA[
_ifconv2:44  %buddy_tree_V_load_3 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="417" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:43  %op2_assign = xor i64 %tmp_V_2, -1

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="64">
<![CDATA[
_ifconv2:44  %buddy_tree_V_load_3 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_3"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:45  %tmp_59 = and i64 %buddy_tree_V_load_3, %op2_assign

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:46  store i64 %tmp_59, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:47  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="422" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %p_5 = phi i8 [ %op_V_assign_1, %_ifconv2 ], [ 0, %_ifconv3 ]

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %p_03578_0_in = phi i13 [ %r_V_13, %_ifconv2 ], [ %r_V_15, %_ifconv3 ]

]]></Node>
<StgValue><ssdm name="p_03578_0_in"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %p_6 = phi i64 [ %TMP_0_V_1_cast, %_ifconv2 ], [ %TMP_0_V_3, %_ifconv3 ]

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="13">
<![CDATA[
:3  %output_addr_V_1_cast = zext i13 %p_03578_0_in to i14

]]></Node>
<StgValue><ssdm name="output_addr_V_1_cast"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %p_03598_1 = phi i8 [ %p_5, %3 ], [ 0, %4 ]

]]></Node>
<StgValue><ssdm name="p_03598_1"/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:1  %p_Val2_3 = phi i14 [ %output_addr_V_1_cast, %3 ], [ -1, %4 ]

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="429" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %p_03550_1 = phi i64 [ %p_6, %3 ], [ 0, %4 ]

]]></Node>
<StgValue><ssdm name="p_03550_1"/></StgValue>
</operation>

<operation id="430" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="17" op_0_bw="14">
<![CDATA[
:3  %p_Val2_3_cast = sext i14 %p_Val2_3 to i17

]]></Node>
<StgValue><ssdm name="p_Val2_3_cast"/></StgValue>
</operation>

<operation id="431" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
:4  %tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="432" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_112, label %._crit_edge5569, label %._crit_edge5570

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
._crit_edge5570:0  %loc_tree_V_7 = phi i11 [ %tmp_8, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %loc1_V_1_cast, %5 ]

]]></Node>
<StgValue><ssdm name="loc_tree_V_7"/></StgValue>
</operation>

<operation id="434" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge5570:1  %p_03598_2 = phi i8 [ %loc_tree_V_cast, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %p_03598_1, %5 ]

]]></Node>
<StgValue><ssdm name="p_03598_2"/></StgValue>
</operation>

<operation id="435" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
._crit_edge5570:2  %p_03578_2 = phi i17 [ %output_addr_V_cast, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %p_Val2_3_cast, %5 ]

]]></Node>
<StgValue><ssdm name="p_03578_2"/></StgValue>
</operation>

<operation id="436" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge5570:3  %p_03550_2 = phi i64 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %p_03550_1, %5 ]

]]></Node>
<StgValue><ssdm name="p_03550_2"/></StgValue>
</operation>

<operation id="437" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="13" op_0_bw="11">
<![CDATA[
._crit_edge5570:4  %loc_tree_V_7_cast = zext i11 %loc_tree_V_7 to i13

]]></Node>
<StgValue><ssdm name="loc_tree_V_7_cast"/></StgValue>
</operation>

<operation id="438" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="17">
<![CDATA[
._crit_edge5570:5  %p_03578_2_cast = sext i17 %p_03578_2 to i32

]]></Node>
<StgValue><ssdm name="p_03578_2_cast"/></StgValue>
</operation>

<operation id="439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge5570:6  %tmp_67 = zext i32 %p_03578_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="11">
<![CDATA[
._crit_edge5570:7  %tmp_113 = trunc i11 %loc_tree_V_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="441" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5570:8  %addr_tree_map_V_addr_1 = getelementptr [2048 x i8]* @addr_tree_map_V, i64 0, i64 %tmp_67

]]></Node>
<StgValue><ssdm name="addr_tree_map_V_addr_1"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
._crit_edge5570:9  store i8 %tmp_113, i8* %addr_tree_map_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
._crit_edge5570:10  %tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %ans_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="444" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5570:11  br i1 %tmp_114, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219, label %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit298

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit298:0  %now1_V_7 = add i4 %now2_V_4, 2

]]></Node>
<StgValue><ssdm name="now1_V_7"/></StgValue>
</operation>

<operation id="446" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="0"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit298:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="11">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:0  %tmp_72 = zext i11 %loc_tree_V_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="448" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="8">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:1  %tmp_76 = zext i8 %p_03598_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="449" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="62" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:2  %mark_mask_V_addr_1 = getelementptr [128 x i62]* @mark_mask_V, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="mark_mask_V_addr_1"/></StgValue>
</operation>

<operation id="450" st_id="46" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="62" op_0_bw="7">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:3  %mark_mask_V_load = load i62* %mark_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="mark_mask_V_load"/></StgValue>
</operation>

<operation id="451" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:10  %group_tree_V_addr_3 = getelementptr [70 x i64]* @group_tree_V, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="group_tree_V_addr_3"/></StgValue>
</operation>

<operation id="452" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="7">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:11  %lhs_V_3 = load i64* %group_tree_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="453" st_id="46" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:31  %buddy_tree_V_load_6 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_6"/></StgValue>
</operation>

<operation id="454" st_id="46" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="tmp_114" val="1"/>
</and_exp><and_exp><literal name="tmp_112" val="0"/>
<literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:36  %buddy_tree_V_load_7 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="455" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str18, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="457" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="458" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str19, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="460" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %r_V = add i4 -7, %now2_V_4

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="461" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="4">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_9 = sext i4 %r_V to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="462" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="3" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %shift_constant_V_add_1 = getelementptr [5 x i5]* @shift_constant_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="shift_constant_V_add_1"/></StgValue>
</operation>

<operation id="463" st_id="49" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="464" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_8 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %alloc_target_V_read, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="465" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="16">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_40 = trunc i16 %alloc_target_V_read to i5

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="466" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp_10_cast = zext i5 %tmp_40 to i6

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="467" st_id="50" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="5" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %shift_constant_V_loa_1 = load i5* %shift_constant_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_1"/></StgValue>
</operation>

<operation id="468" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="6" op_0_bw="5">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %shift_constant_V_loa_2 = zext i5 %shift_constant_V_loa_1 to i6

]]></Node>
<StgValue><ssdm name="shift_constant_V_loa_2"/></StgValue>
</operation>

<operation id="469" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %loc_tree_V = add i6 %shift_constant_V_loa_2, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="loc_tree_V"/></StgValue>
</operation>

<operation id="470" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  %tmp_6 = zext i11 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="471" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  %group_tree_V_addr = getelementptr [70 x i64]* @group_tree_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="group_tree_V_addr"/></StgValue>
</operation>

<operation id="472" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %group_tree_V_load = load i64* %group_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name="group_tree_V_load"/></StgValue>
</operation>

<operation id="473" st_id="50" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %buddy_tree_V_load = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="474" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %loc_tree_V_cast = zext i6 %loc_tree_V to i8

]]></Node>
<StgValue><ssdm name="loc_tree_V_cast"/></StgValue>
</operation>

<operation id="475" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %i_assign = zext i6 %loc_tree_V to i32

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="476" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %p_Result_15 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 0, i32 %i_assign, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="477" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %op2_assign_5 = xor i64 %p_Result_15, -1

]]></Node>
<StgValue><ssdm name="op2_assign_5"/></StgValue>
</operation>

<operation id="478" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  %group_tree_V_load = load i64* %group_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name="group_tree_V_load"/></StgValue>
</operation>

<operation id="479" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:22  %tmp_10 = and i64 %group_tree_V_load, %op2_assign_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="480" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:23  store i64 %tmp_10, i64* %group_tree_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="11">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:24  %i_assign_1 = zext i11 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="i_assign_1"/></StgValue>
</operation>

<operation id="482" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:25  %p_Result_16 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 0, i32 %i_assign_1, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="483" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:26  %op2_assign_6 = xor i64 %p_Result_16, -1

]]></Node>
<StgValue><ssdm name="op2_assign_6"/></StgValue>
</operation>

<operation id="484" st_id="51" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:27  %buddy_tree_V_load = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load"/></StgValue>
</operation>

<operation id="485" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:28  %tmp_11 = and i64 %buddy_tree_V_load, %op2_assign_6

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="486" st_id="51" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:29  store i64 %tmp_11, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 7), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:30  br label %._crit_edge5570

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="488" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %p_8 = phi i4 [ %now1_V_7, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit298 ], [ %now1_V, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260 ]

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="489" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:1  %p_03602_1_in = phi i13 [ %loc_tree_V_7_cast, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit298 ], [ %p_Repl2_11, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260 ]

]]></Node>
<StgValue><ssdm name="p_03602_1_in"/></StgValue>
</operation>

<operation id="490" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %t1_V = phi i64 [ %p_03550_2, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit298 ], [ %rhs_V_5, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260 ]

]]></Node>
<StgValue><ssdm name="t1_V"/></StgValue>
</operation>

<operation id="491" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %cnt1 = phi i32 [ 1, %_ZlsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit298 ], [ %cnt_1, %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260 ]

]]></Node>
<StgValue><ssdm name="cnt1"/></StgValue>
</operation>

<operation id="492" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_Repl2_11 = shl i13 %p_03602_1_in, 1

]]></Node>
<StgValue><ssdm name="p_Repl2_11"/></StgValue>
</operation>

<operation id="493" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
:5  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_8, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="494" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_147, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252.preheader, label %_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:5  %tmp_87 = zext i4 %p_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="496" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:6  %buddy_tree_V_addr_5 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_5"/></StgValue>
</operation>

<operation id="497" st_id="52" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:7  %lhs_V_16 = load i64* %buddy_tree_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="498" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="tmp_147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:11  %now1_V = add i4 1, %p_8

]]></Node>
<StgValue><ssdm name="now1_V"/></StgValue>
</operation>

<operation id="499" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252.preheader:0  br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="500" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="32">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:0  %tmp_149 = trunc i32 %cnt1 to i4

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="501" st_id="53" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:1  %merge_i = call i64 @_ssdm_op_Mux.ap_auto.16i64.i4(i64 1, i64 3, i64 15, i64 255, i64 65535, i64 4294967295, i64 4294967295, i64 -1, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i64 0, i4 %tmp_149)

]]></Node>
<StgValue><ssdm name="merge_i"/></StgValue>
</operation>

<operation id="502" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="13">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:2  %tmp_86 = zext i13 %p_Repl2_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="503" st_id="53" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:3  %r_V_34 = shl i64 %merge_i, %tmp_86

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="504" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:4  %rhs_V_5 = xor i64 %r_V_34, -1

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="505" st_id="53" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:7  %lhs_V_16 = load i64* %buddy_tree_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_16"/></StgValue>
</operation>

<operation id="506" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:8  %r_V_35 = and i64 %lhs_V_16, %rhs_V_5

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="507" st_id="53" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:9  store i64 %r_V_35, i64* %buddy_tree_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:10  %cnt_1 = add nsw i32 1, %cnt1

]]></Node>
<StgValue><ssdm name="cnt_1"/></StgValue>
</operation>

<operation id="509" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
_ZlSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit260:12  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="510" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252:0  %p_9 = phi i4 [ %now2_V_2, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239 ], [ %now2_V_4, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252.preheader ]

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="511" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252:1  %p_03610_2_in = phi i11 [ %loc1_V_4, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239 ], [ %loc_tree_V_7, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252.preheader ]

]]></Node>
<StgValue><ssdm name="p_03610_2_in"/></StgValue>
</operation>

<operation id="512" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252:2  %loc1_V_8 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_03610_2_in, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="loc1_V_8"/></StgValue>
</operation>

<operation id="513" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="10">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252:3  %loc1_V_4 = zext i10 %loc1_V_8 to i11

]]></Node>
<StgValue><ssdm name="loc1_V_4"/></StgValue>
</operation>

<operation id="514" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252:4  %tmp_88 = icmp eq i4 %p_9, 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="515" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252:5  br i1 %tmp_88, label %7, label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:0  %tmp_89 = zext i4 %p_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="517" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:2  %buddy_tree_V_addr_6 = getelementptr [16 x i64]* @buddy_tree_V, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="buddy_tree_V_addr_6"/></StgValue>
</operation>

<operation id="518" st_id="54" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:3  %p_Val2_38 = load i64* %buddy_tree_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="519" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:6  %now2_V_2 = add i4 %p_9, -1

]]></Node>
<StgValue><ssdm name="now2_V_2"/></StgValue>
</operation>

<operation id="520" st_id="54" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64">
<![CDATA[
:0  %lhs_V_22 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_22"/></StgValue>
</operation>

<operation id="521" st_id="54" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64">
<![CDATA[
:3  %lhs_V_23 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="lhs_V_23"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="522" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="10">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:1  %i_assign_9 = zext i10 %loc1_V_8 to i32

]]></Node>
<StgValue><ssdm name="i_assign_9"/></StgValue>
</operation>

<operation id="523" st_id="55" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:3  %p_Val2_38 = load i64* %buddy_tree_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="524" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:4  %p_Result_14 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_38, i32 %i_assign_9, i1 false)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="525" st_id="55" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="64" op_1_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:5  store i64 %p_Result_14, i64* %buddy_tree_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit239:7  br label %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit252

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="527" st_id="56" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64">
<![CDATA[
:0  %lhs_V_22 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_22"/></StgValue>
</operation>

<operation id="528" st_id="56" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64">
<![CDATA[
:3  %lhs_V_23 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="lhs_V_23"/></StgValue>
</operation>

<operation id="529" st_id="56" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64">
<![CDATA[
:6  %lhs_V_24 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_24"/></StgValue>
</operation>

<operation id="530" st_id="56" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64">
<![CDATA[
:9  %lhs_V_25 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="lhs_V_25"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="531" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %r_V_41 = and i64 %lhs_V_22, %t1_V

]]></Node>
<StgValue><ssdm name="r_V_41"/></StgValue>
</operation>

<operation id="532" st_id="57" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  store i64 %r_V_41, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="57" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="64">
<![CDATA[
:6  %lhs_V_24 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_24"/></StgValue>
</operation>

<operation id="534" st_id="57" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64">
<![CDATA[
:9  %lhs_V_25 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="lhs_V_25"/></StgValue>
</operation>

<operation id="535" st_id="57" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64">
<![CDATA[
:12  %lhs_V_26 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_26"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="536" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %r_V_42 = and i64 %lhs_V_23, %t1_V

]]></Node>
<StgValue><ssdm name="r_V_42"/></StgValue>
</operation>

<operation id="537" st_id="58" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  store i64 %r_V_42, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %r_V_43 = and i64 %lhs_V_24, %t1_V

]]></Node>
<StgValue><ssdm name="r_V_43"/></StgValue>
</operation>

<operation id="539" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %r_V_44 = and i64 %lhs_V_25, %t1_V

]]></Node>
<StgValue><ssdm name="r_V_44"/></StgValue>
</operation>

<operation id="540" st_id="58" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64">
<![CDATA[
:12  %lhs_V_26 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="lhs_V_26"/></StgValue>
</operation>

<operation id="541" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %r_V_45 = and i64 %lhs_V_26, %t1_V

]]></Node>
<StgValue><ssdm name="r_V_45"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="542" st_id="59" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  store i64 %r_V_43, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="543" st_id="60" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  store i64 %r_V_44, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="545" st_id="61" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="62" op_0_bw="7">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:3  %mark_mask_V_load = load i62* %mark_mask_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="mark_mask_V_load"/></StgValue>
</operation>

<operation id="546" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="62">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:4  %mark_mask_V_load_cas = zext i62 %mark_mask_V_load to i64

]]></Node>
<StgValue><ssdm name="mark_mask_V_load_cas"/></StgValue>
</operation>

<operation id="547" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="30" op_0_bw="62">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:5  %tmp_121 = trunc i62 %mark_mask_V_load to i30

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="548" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="62">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:6  %tmp_122 = trunc i62 %mark_mask_V_load to i14

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="549" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="62">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:7  %tmp_123 = trunc i62 %mark_mask_V_load to i6

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="550" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="2" op_0_bw="62">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:8  %tmp_124 = trunc i62 %mark_mask_V_load to i2

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="551" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:9  %rhs_V_2 = xor i64 %mark_mask_V_load_cas, -1

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="552" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="7">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:11  %lhs_V_3 = load i64* %group_tree_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="553" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:12  %tmp_77 = xor i2 %tmp_124, -1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="554" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="2" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:13  %tmp_125 = trunc i64 %lhs_V_3 to i2

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="555" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:14  %tmp_81 = xor i6 %tmp_123, -4

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="556" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="6" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:15  %tmp_126 = trunc i64 %lhs_V_3 to i6

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="557" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:16  %tmp_82 = xor i14 %tmp_122, -64

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="558" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:17  %tmp_127 = trunc i64 %lhs_V_3 to i14

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="559" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:18  %tmp_84 = xor i30 %tmp_121, -16384

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="560" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="30" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:19  %tmp_128 = trunc i64 %lhs_V_3 to i30

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="561" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:20  %tmp_85 = xor i62 %mark_mask_V_load, -1073741824

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="562" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="62" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:21  %tmp_129 = trunc i64 %lhs_V_3 to i62

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="563" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:22  %r_V_49 = and i64 %lhs_V_3, %rhs_V_2

]]></Node>
<StgValue><ssdm name="r_V_49"/></StgValue>
</operation>

<operation id="564" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:23  %r_V_39_cast1 = and i62 %tmp_129, %tmp_85

]]></Node>
<StgValue><ssdm name="r_V_39_cast1"/></StgValue>
</operation>

<operation id="565" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:24  %r_V_39_cast2 = and i30 %tmp_128, %tmp_84

]]></Node>
<StgValue><ssdm name="r_V_39_cast2"/></StgValue>
</operation>

<operation id="566" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:25  %r_V_39_cast3 = and i14 %tmp_127, %tmp_82

]]></Node>
<StgValue><ssdm name="r_V_39_cast3"/></StgValue>
</operation>

<operation id="567" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:26  %r_V_39_cast4 = and i6 %tmp_126, %tmp_81

]]></Node>
<StgValue><ssdm name="r_V_39_cast4"/></StgValue>
</operation>

<operation id="568" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:27  %r_V_39_cast = and i2 %tmp_125, %tmp_77

]]></Node>
<StgValue><ssdm name="r_V_39_cast"/></StgValue>
</operation>

<operation id="569" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:28  store i64 %r_V_49, i64* %group_tree_V_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="61" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:31  %buddy_tree_V_load_6 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_6"/></StgValue>
</operation>

<operation id="571" st_id="61" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:36  %buddy_tree_V_load_7 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_7"/></StgValue>
</operation>

<operation id="572" st_id="61" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:41  %buddy_tree_V_load_8 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_8"/></StgValue>
</operation>

<operation id="573" st_id="61" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:46  %buddy_tree_V_load_9 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_9"/></StgValue>
</operation>

<operation id="574" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:60  %p_Repl2_3 = icmp ne i2 %r_V_39_cast, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_3"/></StgValue>
</operation>

<operation id="575" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:64  %tmp_137 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r_V_39_cast4, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="576" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:65  %p_Repl2_4 = icmp ne i4 %tmp_137, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_4"/></StgValue>
</operation>

<operation id="577" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:69  %tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %r_V_39_cast3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="578" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:70  %p_Repl2_5 = icmp ne i8 %tmp_139, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_5"/></StgValue>
</operation>

<operation id="579" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:74  %tmp_141 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %r_V_39_cast2, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="580" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:75  %p_Repl2_6 = icmp ne i16 %tmp_141, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_6"/></StgValue>
</operation>

<operation id="581" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:79  %tmp_143 = call i32 @_ssdm_op_PartSelect.i32.i62.i32.i32(i62 %r_V_39_cast1, i32 30, i32 61)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="582" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:80  %p_Repl2_7 = icmp ne i32 %tmp_143, 0

]]></Node>
<StgValue><ssdm name="p_Repl2_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="583" st_id="62" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:41  %buddy_tree_V_load_8 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_8"/></StgValue>
</operation>

<operation id="584" st_id="62" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:46  %buddy_tree_V_load_9 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_9"/></StgValue>
</operation>

<operation id="585" st_id="62" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:51  %buddy_tree_V_load_10 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_10"/></StgValue>
</operation>

<operation id="586" st_id="62" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:56  %buddy_tree_V_load_11 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_11"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="587" st_id="63" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:51  %buddy_tree_V_load_10 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_10"/></StgValue>
</operation>

<operation id="588" st_id="63" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:56  %buddy_tree_V_load_11 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name="buddy_tree_V_load_11"/></StgValue>
</operation>

<operation id="589" st_id="63" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:61  %p_Val2_29 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="590" st_id="63" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:66  %p_Val2_30 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="591" st_id="64" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:61  %p_Val2_29 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="592" st_id="64" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:66  %p_Val2_30 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="593" st_id="64" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:71  %p_Val2_31 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="594" st_id="64" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:76  %p_Val2_32 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="595" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:29  %loc1_V_9 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %loc_tree_V_7, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="loc1_V_9"/></StgValue>
</operation>

<operation id="596" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="10">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:30  %i_assign_8 = zext i10 %loc1_V_9 to i32

]]></Node>
<StgValue><ssdm name="i_assign_8"/></StgValue>
</operation>

<operation id="597" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:32  %tmp_130 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_load_6, i32 %i_assign_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="598" st_id="65" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:33  store i64 %tmp_130, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 6), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="65" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:71  %p_Val2_31 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="600" st_id="65" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:76  %p_Val2_32 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="601" st_id="65" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:81  %p_Val2_33 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="602" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:34  %loc1_V_9_1 = call i9 @_ssdm_op_PartSelect.i9.i11.i32.i32(i11 %loc_tree_V_7, i32 2, i32 10)

]]></Node>
<StgValue><ssdm name="loc1_V_9_1"/></StgValue>
</operation>

<operation id="603" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="9">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:35  %i_assign_8_1 = zext i9 %loc1_V_9_1 to i32

]]></Node>
<StgValue><ssdm name="i_assign_8_1"/></StgValue>
</operation>

<operation id="604" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:37  %tmp_131 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_load_7, i32 %i_assign_8_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="605" st_id="66" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:38  store i64 %tmp_131, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 5), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:39  %loc1_V_9_2 = call i8 @_ssdm_op_PartSelect.i8.i11.i32.i32(i11 %loc_tree_V_7, i32 3, i32 10)

]]></Node>
<StgValue><ssdm name="loc1_V_9_2"/></StgValue>
</operation>

<operation id="607" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="8">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:40  %i_assign_8_2 = zext i8 %loc1_V_9_2 to i32

]]></Node>
<StgValue><ssdm name="i_assign_8_2"/></StgValue>
</operation>

<operation id="608" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:42  %tmp_132 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_load_8, i32 %i_assign_8_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="609" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:44  %loc1_V_9_3 = call i7 @_ssdm_op_PartSelect.i7.i11.i32.i32(i11 %loc_tree_V_7, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="loc1_V_9_3"/></StgValue>
</operation>

<operation id="610" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="7">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:45  %i_assign_8_3 = zext i7 %loc1_V_9_3 to i32

]]></Node>
<StgValue><ssdm name="i_assign_8_3"/></StgValue>
</operation>

<operation id="611" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:47  %tmp_133 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_load_9, i32 %i_assign_8_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="612" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:49  %loc1_V_9_4 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %loc_tree_V_7, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="loc1_V_9_4"/></StgValue>
</operation>

<operation id="613" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="6">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:50  %i_assign_8_4 = zext i6 %loc1_V_9_4 to i32

]]></Node>
<StgValue><ssdm name="i_assign_8_4"/></StgValue>
</operation>

<operation id="614" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:52  %tmp_134 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_load_10, i32 %i_assign_8_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="615" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:54  %loc1_V_9_5 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %loc_tree_V_7, i32 6, i32 10)

]]></Node>
<StgValue><ssdm name="loc1_V_9_5"/></StgValue>
</operation>

<operation id="616" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="5">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:55  %i_assign_8_5 = zext i5 %loc1_V_9_5 to i32

]]></Node>
<StgValue><ssdm name="i_assign_8_5"/></StgValue>
</operation>

<operation id="617" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:57  %tmp_135 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %buddy_tree_V_load_11, i32 %i_assign_8_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="618" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="11">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:59  %i_assign_7 = zext i11 %loc_tree_V_7 to i32

]]></Node>
<StgValue><ssdm name="i_assign_7"/></StgValue>
</operation>

<operation id="619" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:62  %p_Result_4 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_29, i32 %i_assign_7, i1 %p_Repl2_3)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="620" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:67  %p_Result_5 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_30, i32 %i_assign_7, i1 %p_Repl2_4)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="621" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:72  %p_Result_6 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_31, i32 %i_assign_7, i1 %p_Repl2_5)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="622" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:77  %p_Result_7 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_32, i32 %i_assign_7, i1 %p_Repl2_6)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="623" st_id="66" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:81  %p_Val2_33 = load i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="624" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="1">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:82  %p_Result_8 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i1(i64 %p_Val2_33, i32 %i_assign_7, i1 %p_Repl2_7)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="625" st_id="67" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:43  store i64 %tmp_132, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 4), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="626" st_id="68" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:48  store i64 %tmp_133, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 3), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="627" st_id="69" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:53  store i64 %tmp_134, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 2), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="628" st_id="70" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:58  store i64 %tmp_135, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 1), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="629" st_id="71" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:63  store i64 %p_Result_4, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="630" st_id="72" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:68  store i64 %p_Result_5, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 9), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="631" st_id="73" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:73  store i64 %p_Result_6, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 10), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="632" st_id="74" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:78  store i64 %p_Result_7, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 11), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219:83  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="634" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %storemerge1 = phi i64 [ %r_V_45, %7 ], [ %p_Result_8, %_ZrSILi13ELb0EER11ap_int_baseIXT_EXT0_EXleT_Li64EEES2_i.exit219 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="635" st_id="75" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  store i64 %storemerge1, i64* getelementptr inbounds ([16 x i64]* @buddy_tree_V, i64 0, i64 12), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5569

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="638" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0">
<![CDATA[
._crit_edge5569:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
