Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 14 14:34:22 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (281)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (663)
5. checking no_input_delay (4)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (281)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 181 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (663)
--------------------------------------------------
 There are 663 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.989      -75.660                     85                 2640        0.030        0.000                      0                 2640        4.020        0.000                       0                  1196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.989      -75.660                     85                 2640        0.030        0.000                      0                 2640        4.020        0.000                       0                  1196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           85  Failing Endpoints,  Worst Slack       -1.989ns,  Total Violation      -75.660ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.989ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.425ns  (logic 1.944ns (17.015%)  route 9.481ns (82.985%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.862    16.576    debugger/ram/write_en
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.491    14.895    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.588    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 -1.989    

Slack (VIOLATED) :        -1.989ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.425ns  (logic 1.944ns (17.015%)  route 9.481ns (82.985%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.862    16.576    debugger/ram/write_en
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.491    14.895    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.588    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                 -1.989    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 1.944ns (17.021%)  route 9.477ns (82.979%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.858    16.573    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 1.944ns (17.021%)  route 9.477ns (82.979%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.858    16.573    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.421ns  (logic 1.944ns (17.021%)  route 9.477ns (82.979%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.858    16.573    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.893ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.329ns  (logic 1.944ns (17.160%)  route 9.385ns (82.840%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.765    16.480    debugger/ram/write_en
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.491    14.895    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.588    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -16.480    
  -------------------------------------------------------------------
                         slack                                 -1.893    

Slack (VIOLATED) :        -1.886ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.325ns  (logic 1.944ns (17.165%)  route 9.381ns (82.835%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.762    16.477    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.477    
  -------------------------------------------------------------------
                         slack                                 -1.886    

Slack (VIOLATED) :        -1.886ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.325ns  (logic 1.944ns (17.165%)  route 9.381ns (82.835%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.762    16.477    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.477    
  -------------------------------------------------------------------
                         slack                                 -1.886    

Slack (VIOLATED) :        -1.886ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.325ns  (logic 1.944ns (17.165%)  route 9.381ns (82.835%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.762    16.477    debugger/ram/write_en
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.591    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.477    
  -------------------------------------------------------------------
                         slack                                 -1.886    

Slack (VIOLATED) :        -1.872ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.308ns  (logic 1.944ns (17.192%)  route 9.364ns (82.808%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.567     5.151    game_beta/game_controlunit/CLK
    SLICE_X40Y1          FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[5]/Q
                         net (fo=71, routed)          0.902     6.509    game_beta/game_controlunit/M_game_fsm_q[5]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  game_beta/game_controlunit/mem_reg_0_i_161/O
                         net (fo=1, routed)           0.159     6.792    game_beta/game_controlunit/mem_reg_0_i_161_n_0
    SLICE_X40Y2          LUT5 (Prop_lut5_I4_O)        0.124     6.916 r  game_beta/game_controlunit/mem_reg_0_i_55/O
                         net (fo=34, routed)          0.954     7.869    game_beta/game_regfiles/write_data[0]
    SLICE_X40Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.993 f  game_beta/game_regfiles/mem_reg_0_i_139/O
                         net (fo=2, routed)           0.823     8.817    game_beta/game_regfiles/mem_reg_0_i_139_n_0
    SLICE_X37Y4          LUT6 (Prop_lut6_I2_O)        0.124     8.941 f  game_beta/game_regfiles/mem_reg_0_i_81/O
                         net (fo=47, routed)          0.671     9.612    game_beta/game_regfiles/M_temp_var3_q_reg[3]_1
    SLICE_X38Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.736 f  game_beta/game_regfiles/mem_reg_0_i_341/O
                         net (fo=13, routed)          0.915    10.651    game_beta/game_controlunit/mem_reg_0_i_146_0
    SLICE_X41Y9          LUT4 (Prop_lut4_I2_O)        0.124    10.775 f  game_beta/game_controlunit/mem_reg_0_i_344/O
                         net (fo=4, routed)           0.645    11.420    game_beta/game_controlunit/mem_reg_0_i_344_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I2_O)        0.124    11.544 f  game_beta/game_controlunit/mem_reg_0_i_263/O
                         net (fo=2, routed)           0.811    12.355    game_beta/game_controlunit/mem_reg_0_i_263_n_0
    SLICE_X42Y4          LUT6 (Prop_lut6_I2_O)        0.124    12.479 f  game_beta/game_controlunit/M_waddr_q[7]_i_34_comp/O
                         net (fo=2, routed)           0.736    13.214    game_beta/game_controlunit/M_waddr_q[7]_i_34_n_0
    SLICE_X46Y2          LUT6 (Prop_lut6_I2_O)        0.124    13.338 f  game_beta/game_controlunit/M_waddr_q[7]_i_31_comp/O
                         net (fo=1, routed)           0.655    13.993    debugger/ram/M_waddr_q[7]_i_4_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.124    14.117 f  debugger/ram/M_waddr_q[7]_i_14/O
                         net (fo=1, routed)           0.528    14.645    debugger/ram/M_waddr_q[7]_i_14_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.124    14.769 f  debugger/ram/M_waddr_q[7]_i_4_comp/O
                         net (fo=3, routed)           0.822    15.591    debugger/force_sync/M_waddr_q_reg[0]_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.124    15.715 r  debugger/force_sync/mem_reg_0_i_58_comp_1/O
                         net (fo=20, routed)          0.745    16.459    debugger/ram/write_en
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.491    14.895    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.588    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -16.459    
  -------------------------------------------------------------------
                         slack                                 -1.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[240]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[239]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.561     1.505    debugger/clk_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  debugger/M_trigger_data_q_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  debugger/M_trigger_data_q_reg[240]/Q
                         net (fo=2, routed)           0.225     1.871    debugger/M_trigger_data_q_reg_n_0_[240]
    SLICE_X33Y11         FDRE                                         r  debugger/M_trigger_data_q_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.830     2.020    debugger/clk_IBUF_BUFG
    SLICE_X33Y11         FDRE                                         r  debugger/M_trigger_data_q_reg[239]/C
                         clock pessimism             -0.251     1.769    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.072     1.841    debugger/M_trigger_data_q_reg[239]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[218]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.746%)  route 0.233ns (62.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.563     1.507    debugger/clk_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  debugger/M_trigger_data_q_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  debugger/M_trigger_data_q_reg[219]/Q
                         net (fo=2, routed)           0.233     1.880    debugger/M_trigger_data_q_reg_n_0_[219]
    SLICE_X36Y4          FDRE                                         r  debugger/M_trigger_data_q_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X36Y4          FDRE                                         r  debugger/M_trigger_data_q_reg[218]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.046     1.817    debugger/M_trigger_data_q_reg[218]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[348]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[347]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.567%)  route 0.267ns (65.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.562     1.506    debugger/clk_IBUF_BUFG
    SLICE_X36Y9          FDRE                                         r  debugger/M_trigger_data_q_reg[348]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/M_trigger_data_q_reg[348]/Q
                         net (fo=2, routed)           0.267     1.914    debugger/M_trigger_data_q_reg_n_0_[348]
    SLICE_X29Y8          FDRE                                         r  debugger/M_trigger_data_q_reg[347]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  debugger/M_trigger_data_q_reg[347]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.071     1.842    debugger/M_trigger_data_q_reg[347]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 debugger/reset_conditioner/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/reset_conditioner/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.218%)  route 0.297ns (67.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.563     1.507    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X31Y3          FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  debugger/reset_conditioner/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.297     1.944    debugger/reset_conditioner/M_stage_d[3]
    SLICE_X45Y3          FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.834     2.024    debugger/reset_conditioner/clk_IBUF_BUFG
    SLICE_X45Y3          FDSE                                         r  debugger/reset_conditioner/M_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X45Y3          FDSE (Hold_fdse_C_D)         0.070     1.843    debugger/reset_conditioner/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[560]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[559]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.312%)  route 0.276ns (62.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.559     1.503    debugger/clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  debugger/M_trigger_data_q_reg[560]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  debugger/M_trigger_data_q_reg[560]/Q
                         net (fo=2, routed)           0.276     1.942    debugger/M_trigger_data_q_reg_n_0_[560]
    SLICE_X33Y15         FDRE                                         r  debugger/M_trigger_data_q_reg[559]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.826     2.016    debugger/clk_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  debugger/M_trigger_data_q_reg[559]/C
                         clock pessimism             -0.251     1.765    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.072     1.837    debugger/M_trigger_data_q_reg[559]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[359]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[358]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.943%)  route 0.280ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.561     1.505    debugger/clk_IBUF_BUFG
    SLICE_X34Y7          FDRE                                         r  debugger/M_trigger_data_q_reg[359]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  debugger/M_trigger_data_q_reg[359]/Q
                         net (fo=2, routed)           0.280     1.949    debugger/M_trigger_data_q_reg_n_0_[359]
    SLICE_X37Y4          FDRE                                         r  debugger/M_trigger_data_q_reg[358]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X37Y4          FDRE                                         r  debugger/M_trigger_data_q_reg[358]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.072     1.843    debugger/M_trigger_data_q_reg[358]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_speed_counter_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.406%)  route 0.281ns (66.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.563     1.507    game_beta/game_regfiles/CLK
    SLICE_X39Y5          FDRE                                         r  game_beta/game_regfiles/M_speed_counter_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_beta/game_regfiles/M_speed_counter_q_reg[12]/Q
                         net (fo=6, routed)           0.281     1.929    debugger/write_data[12]
    SLICE_X31Y5          FDRE                                         r  debugger/M_data_old_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.832     2.022    debugger/clk_IBUF_BUFG
    SLICE_X31Y5          FDRE                                         r  debugger/M_data_old_q_reg[12]/C
                         clock pessimism             -0.251     1.771    
    SLICE_X31Y5          FDRE (Hold_fdre_C_D)         0.047     1.818    debugger/M_data_old_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.591%)  route 0.352ns (71.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.562     1.506    game_beta/game_regfiles/CLK
    SLICE_X40Y7          FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game_beta/game_regfiles/M_player1_score_q_reg[3]/Q
                         net (fo=28, routed)          0.352     1.999    debugger/ram/write_data[132]
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.879     2.069    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.589    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     1.885    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_speed_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_data_old_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.875%)  route 0.293ns (64.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.564     1.508    game_beta/game_regfiles/CLK
    SLICE_X38Y2          FDRE                                         r  game_beta/game_regfiles/M_speed_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game_beta/game_regfiles/M_speed_counter_q_reg[1]/Q
                         net (fo=17, routed)          0.293     1.965    debugger/write_data[1]
    SLICE_X28Y1          FDRE                                         r  debugger/M_data_old_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.834     2.024    debugger/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  debugger/M_data_old_q_reg[1]/C
                         clock pessimism             -0.251     1.773    
    SLICE_X28Y1          FDRE (Hold_fdre_C_D)         0.066     1.839    debugger/M_data_old_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player2_score_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.810%)  route 0.366ns (72.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.565     1.509    game_beta/game_regfiles/CLK
    SLICE_X51Y8          FDRE                                         r  game_beta/game_regfiles/M_player2_score_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_beta/game_regfiles/M_player2_score_q_reg[9]/Q
                         net (fo=31, routed)          0.366     2.016    debugger/ram/write_data[122]
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.879     2.069    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y0          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.589    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.296     1.885    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    debugger/ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y2    debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y1    debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y1    debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y1    debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y4    debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y4    debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y4    debugger/M_trigger_data_q_reg[465]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y4    debugger/M_trigger_data_q_reg[466]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y4    debugger/M_trigger_data_q_reg[467]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y4    debugger/M_trigger_data_q_reg[468]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y10   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y1    debugger/M_trigger_data_q_reg[452]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y1    debugger/M_trigger_data_q_reg[453]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y1    debugger/M_trigger_data_q_reg[454]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y1    debugger/M_trigger_data_q_reg[455]/C



