	component qsys_led is
		port (
			clk_clk    : in  std_logic                     := 'X';             -- clk
			led_export : out std_logic_vector(15 downto 0);                    -- export
			sin_export : in  std_logic_vector(15 downto 0) := (others => 'X')  -- export
		);
	end component qsys_led;

