Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date             : Mon Nov 20 17:38:29 2023
| Host             : baldur running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file XDMA_AXI_BENES_wrapper_power_routed.rpt -pb XDMA_AXI_BENES_wrapper_power_summary_routed.pb -rpx XDMA_AXI_BENES_wrapper_power_routed.rpx
| Design           : XDMA_AXI_BENES_wrapper
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 9.422        |
|   FPGA Power (W)         | 9.176        |
|   HBM Power (W)          | 0.247        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.104        |
| Device Static (W)        | 3.318        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 95.9         |
| Junction Temperature (C) | 29.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.597 |       32 |       --- |             --- |
| CLB Logic                |     0.381 |   146306 |       --- |             --- |
|   LUT as Logic           |     0.258 |    55509 |   1303680 |            4.26 |
|   LUT as Distributed RAM |     0.053 |     2950 |    600960 |            0.49 |
|   LUT as Shift Register  |     0.040 |     2901 |    600960 |            0.48 |
|   Register               |     0.028 |    64372 |   2607360 |            2.47 |
|   CARRY8                 |     0.002 |      583 |    162960 |            0.36 |
|   Others                 |     0.000 |     2496 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1188 |   1303680 |            0.09 |
| Signals                  |     0.526 |   115858 |       --- |             --- |
| Block RAM                |     0.669 |      116 |      2016 |            5.75 |
| I/O                      |     0.006 |        1 |       624 |            0.16 |
| GTY                      |     3.426 |        8 |        24 |           33.33 |
| Hard IPs                 |     0.500 |        1 |       --- |             --- |
|   PCIE                   |     0.500 |        1 |       --- |             --- |
| Static Power             |     3.318 |          |           |                 |
| Total                    |     9.422 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     5.156 |       3.751 |      1.405 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.250 |       0.001 |      0.250 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.125 |       0.091 |      0.033 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.816 |       0.000 |      0.816 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.038 |       0.003 |      0.035 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
| VCC_IO_HBM |       1.200 |     0.083 |       0.000 |      0.083 |       NA    | Unspecified | NA         |
| VCC_HBM    |       1.200 |     0.080 |       0.000 |      0.080 |       NA    | Unspecified | NA         |
| VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.789 |       0.752 |      0.037 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     1.744 |       1.727 |      0.018 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.049 |       0.047 |      0.002 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Domain                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Constraint (ns) |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GTYE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                           | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                     |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                         | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0]                                                     |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                           | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                     |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                         | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1]                                                     |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                           | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                     |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[2]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                         | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2]                                                     |             2.0 |
| GTYE4_CHANNEL_TXOUTCLK[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                           | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                     |             2.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3]                                                     |             2.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gtye4_cpll_cal_tx_i/txoutclkmon |             5.0 |
| XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                                 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                        |          1000.0 |
| XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i_n_604                                                                                                                                                                                                                                                                                                                                                                                                                                    | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                       |             8.0 |
| clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                       |             4.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                                                                                                                                                                                                                                    |            50.0 |
| pcie_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | pcie_refclk_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                    |            10.0 |
| pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/pclk2                                                                                                                                                                                                                                                                                                                             |             4.0 |
| qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                     |             0.2 |
| qpll0outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outclk_out[0]                                                     |             0.2 |
| qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                               | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                  |            10.0 |
| qpll0outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                             | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll0outrefclk_out[0]                                                  |            10.0 |
| qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                     |             0.2 |
| qpll1outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outclk_out[0]                                                     |             0.2 |
| qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                               | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[26].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                  |            10.0 |
| qpll1outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                             | XDMA_AXI_BENES_i/xdma_0/inst/pcie4c_ip_i/inst/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.XDMA_AXI_BENES_xdma_0_1_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[27].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/qpll1outrefclk_out[0]                                                  |            10.0 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| XDMA_AXI_BENES_wrapper   |     6.104 |
|   XDMA_AXI_BENES_i       |     6.100 |
|     axi_lite_benes_0     |     0.007 |
|       inst               |     0.007 |
|     ila_0                |     0.030 |
|       inst               |     0.030 |
|     ila_1                |     0.187 |
|       inst               |     0.187 |
|     util_ds_buf          |     0.006 |
|       U0                 |     0.006 |
|     xdma_0               |     5.849 |
|       inst               |     5.849 |
|     xdma_0_axi_periph    |     0.021 |
|       s00_couplers       |     0.021 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
+--------------------------+-----------+


