-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_TOP_FFT_stage_spatial_unroll_4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_TOP_FFT_stage_spatial_unroll_4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_248D3132 : STD_LOGIC_VECTOR (31 downto 0) := "00100100100011010011000100110010";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_BEC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110000111110111100010101";
    constant ap_const_lv32_3F6C835E : STD_LOGIC_VECTOR (31 downto 0) := "00111111011011001000001101011110";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv32_BF6C835E : STD_LOGIC_VECTOR (31 downto 0) := "10111111011011001000001101011110";
    constant ap_const_lv32_3EC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110000111110111100010101";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln368_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal empty_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_2008 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln378_fu_1074_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln378_reg_2019 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln378_reg_2019_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln378_reg_2019_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln378_reg_2019_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln378_reg_2019_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_1078_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_2024_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_reg_2029 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2029_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_1116_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2037_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln378_1_fu_1204_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln378_1_reg_2122 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_1_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_1_reg_2207 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln371_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln371_reg_2215 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln368_reg_2220 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_fu_1362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_2224 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_reg_2224_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d_fu_1369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_2232 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_2232_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_fu_1381_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_2240 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_2240_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_2240_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_real_reg_2240_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_fu_1389_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2248 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2248_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2248_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_imag_reg_2248_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_fu_1397_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_2256 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_2256_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal a_reg_2256_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_fu_1405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_2266 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_2266_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_13_reg_2266_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_46_i_fu_1421_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_46_i_reg_2276 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_46_i_reg_2276_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_48_i_fu_1428_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_48_i_reg_2284 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_48_i_reg_2284_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_fu_1435_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_2292 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_2292_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_47_i_fu_1442_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_47_i_reg_2300 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_47_i_reg_2300_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_21_fu_1449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_21_reg_2308 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_21_reg_2308_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_fu_1463_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_reg_2316 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_reg_2316_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_reg_2316_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_reg_2316_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_fu_1470_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_2324 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_reg_2324_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_2_fu_1483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_2_reg_2332 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_2_reg_2332_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_2_reg_2332_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_2_reg_2332_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_fu_1491_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_2340 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_2_reg_2340_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_3_fu_1505_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_3_reg_2348 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_3_reg_2348_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_3_reg_2348_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_3_reg_2348_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_fu_1513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_2356 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_2356_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_4_fu_1521_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_4_reg_2364 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_4_reg_2364_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_4_reg_2364_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_4_reg_2364_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_4_fu_1528_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_4_reg_2372 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_5_fu_1535_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_5_reg_2380 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_5_reg_2380_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_5_reg_2380_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_5_reg_2380_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_5_fu_1543_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln11_5_reg_2388 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_6_fu_1551_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_6_reg_2396 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_6_reg_2396_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_6_reg_2396_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln10_6_reg_2396_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_22_fu_1559_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_22_reg_2404 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_fu_924_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_2412 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_fu_928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_reg_2418 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_13_i_fu_932_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_13_i_reg_2424 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_13_i_fu_936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_13_i_reg_2430 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_2_i_fu_940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_2_i_reg_2436 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_2_i_fu_945_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_2_i_reg_2442 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_5_fu_949_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_5_reg_2448 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_5_fu_953_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_5_reg_2454 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_13_fu_1718_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_986_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_reg_2465 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_957_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_reg_2470 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_993_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_22_i_reg_2475 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_964_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_22_i_reg_2483 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1000_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_3_i_reg_2491 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_971_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_3_i_reg_2499 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1007_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_15_reg_2507 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_979_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_15_reg_2515 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_860_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_2523 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_2529 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_13_i_reg_2535 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_13_i_reg_2541 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_2_i_reg_2547 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_2_i_reg_2553 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_5_reg_2559 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_5_reg_2565 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_icmp_ln371289_phi_fu_817_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_d1_real_14_phi_fu_827_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_real_14_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_real_14_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_real_14_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_real_14_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_real_14_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_d1_real_14_reg_824 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_d1_imag_14_phi_fu_839_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_imag_14_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_imag_14_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_imag_14_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_imag_14_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_imag_14_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_d1_imag_14_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln381_1_fu_1096_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_1_fu_1134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln381_fu_1828_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln7_fu_1912_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten286_fu_198 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln368_4_fu_1046_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_allocacmp_indvar_flatten286_load : STD_LOGIC_VECTOR (4 downto 0);
    signal m287_fu_202 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal m_fu_1060_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_m287_load : STD_LOGIC_VECTOR (8 downto 0);
    signal k288_fu_206 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal k_fu_1310_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_k288_load : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln368290_fu_210 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln368_fu_1330_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_allocacmp_add_ln368290_load : STD_LOGIC_VECTOR (8 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we1_local : STD_LOGIC;
    signal grp_fu_848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we1_local : STD_LOGIC;
    signal grp_fu_870_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we1_local : STD_LOGIC;
    signal grp_fu_888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we1_local : STD_LOGIC;
    signal grp_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we1_local : STD_LOGIC;
    signal grp_fu_854_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we1_local : STD_LOGIC;
    signal grp_fu_875_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we1_local : STD_LOGIC;
    signal grp_fu_893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we1_local : STD_LOGIC;
    signal grp_fu_911_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce0_local : STD_LOGIC;
    signal grp_fu_848_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_848_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_854_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_854_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_860_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_860_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_875_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_875_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_880_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_880_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_888_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_888_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_906_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_906_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_911_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_911_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_916_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_916_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_957_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_957_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_957_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_964_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_964_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_964_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_971_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_971_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_971_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_979_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_979_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_979_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_986_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_986_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_993_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_993_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_993_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1000_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1000_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1000_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1007_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1007_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1007_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln368_fu_1052_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln7_1_fu_1126_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_226_fu_1186_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln_fu_1196_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_fu_1376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_1_fu_1413_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln10_2_fu_1477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln378_2_fu_1456_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln10_3_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln16_fu_1689_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_1692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln16_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln16_fu_1706_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_1710_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_fu_1822_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln7_fu_1904_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_848_ce : STD_LOGIC;
    signal pre_grp_fu_848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_848_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_854_ce : STD_LOGIC;
    signal pre_grp_fu_854_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_854_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_860_ce : STD_LOGIC;
    signal pre_grp_fu_860_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_860_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_865_ce : STD_LOGIC;
    signal pre_grp_fu_865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_865_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_870_ce : STD_LOGIC;
    signal pre_grp_fu_870_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_870_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_875_ce : STD_LOGIC;
    signal pre_grp_fu_875_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_875_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_880_ce : STD_LOGIC;
    signal pre_grp_fu_880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_880_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_884_ce : STD_LOGIC;
    signal pre_grp_fu_884_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_884_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_888_ce : STD_LOGIC;
    signal pre_grp_fu_888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_888_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_893_ce : STD_LOGIC;
    signal pre_grp_fu_893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_893_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_898_ce : STD_LOGIC;
    signal pre_grp_fu_898_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_898_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_902_ce : STD_LOGIC;
    signal pre_grp_fu_902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_902_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_906_ce : STD_LOGIC;
    signal pre_grp_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_906_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_911_ce : STD_LOGIC;
    signal pre_grp_fu_911_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_911_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_916_ce : STD_LOGIC;
    signal pre_grp_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_916_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_920_ce : STD_LOGIC;
    signal pre_grp_fu_920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pre_grp_fu_920_p2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_450 : BOOLEAN;
    signal ap_condition_1609 : BOOLEAN;
    signal ap_condition_711 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_TOP_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_4_no_dsp_1_U117 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_848_p0,
        din1 => grp_fu_848_p1,
        ce => grp_fu_848_ce,
        dout => pre_grp_fu_848_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U118 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_854_p0,
        din1 => grp_fu_854_p1,
        ce => grp_fu_854_ce,
        dout => pre_grp_fu_854_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U119 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_860_p0,
        din1 => grp_fu_860_p1,
        ce => grp_fu_860_ce,
        dout => pre_grp_fu_860_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U120 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_865_p0,
        din1 => grp_fu_865_p1,
        ce => grp_fu_865_ce,
        dout => pre_grp_fu_865_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U121 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_870_p0,
        din1 => grp_fu_870_p1,
        ce => grp_fu_870_ce,
        dout => pre_grp_fu_870_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U122 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_875_p0,
        din1 => grp_fu_875_p1,
        ce => grp_fu_875_ce,
        dout => pre_grp_fu_875_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U123 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_880_p0,
        din1 => grp_fu_880_p1,
        ce => grp_fu_880_ce,
        dout => pre_grp_fu_880_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U124 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_884_p0,
        din1 => grp_fu_884_p1,
        ce => grp_fu_884_ce,
        dout => pre_grp_fu_884_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U125 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_888_p0,
        din1 => grp_fu_888_p1,
        ce => grp_fu_888_ce,
        dout => pre_grp_fu_888_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U126 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_893_p0,
        din1 => grp_fu_893_p1,
        ce => grp_fu_893_ce,
        dout => pre_grp_fu_893_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U127 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_898_p0,
        din1 => grp_fu_898_p1,
        ce => grp_fu_898_ce,
        dout => pre_grp_fu_898_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U128 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_902_p0,
        din1 => grp_fu_902_p1,
        ce => grp_fu_902_ce,
        dout => pre_grp_fu_902_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U129 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_906_p0,
        din1 => grp_fu_906_p1,
        ce => grp_fu_906_ce,
        dout => pre_grp_fu_906_p2);

    fadd_32ns_32ns_32_4_no_dsp_1_U130 : component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_911_p0,
        din1 => grp_fu_911_p1,
        ce => grp_fu_911_ce,
        dout => pre_grp_fu_911_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U131 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_916_p0,
        din1 => grp_fu_916_p1,
        ce => grp_fu_916_ce,
        dout => pre_grp_fu_916_p2);

    fsub_32ns_32ns_32_4_no_dsp_1_U132 : component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_920_p0,
        din1 => grp_fu_920_p1,
        ce => grp_fu_920_ce,
        dout => pre_grp_fu_920_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U133 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => d1_real_13_reg_2266,
        din1 => d_reg_2232,
        dout => bd_fu_924_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U134 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => d1_real_13_reg_2266,
        din1 => c_reg_2224,
        dout => bc_fu_928_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U135 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln11_4_reg_2372,
        din1 => tw_47_i_reg_2300,
        dout => bd_13_i_fu_932_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U136 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln11_4_reg_2372,
        din1 => tw_46_i_reg_2276,
        dout => bc_13_i_fu_936_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U137 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln11_5_reg_2388,
        din1 => ap_const_lv32_BF3504F3,
        dout => bd_2_i_fu_940_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U138 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => select_ln11_5_reg_2388,
        din1 => tw_48_i_reg_2284,
        dout => bc_2_i_fu_945_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U139 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => d1_22_reg_2404,
        din1 => tw_21_reg_2308,
        dout => bd_5_fu_949_p2);

    fmul_32ns_32ns_32_1_primitive_dsp_1_U140 : component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => d1_22_reg_2404,
        din1 => tw_reg_2292,
        dout => bc_5_fu_953_p2);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U141 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_957_p1,
        din2 => grp_fu_957_p2,
        din3 => grp_fu_957_p3,
        dout => grp_fu_957_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U142 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_964_p1,
        din2 => grp_fu_964_p2,
        din3 => grp_fu_964_p3,
        dout => grp_fu_964_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U143 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_971_p1,
        din2 => grp_fu_971_p2,
        din3 => grp_fu_971_p3,
        dout => grp_fu_971_p4);

    fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U144 : component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_979_p1,
        din2 => grp_fu_979_p2,
        din3 => grp_fu_979_p3,
        dout => grp_fu_979_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U145 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_986_p1,
        din2 => grp_fu_986_p2,
        din3 => grp_fu_986_p3,
        dout => grp_fu_986_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U146 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_993_p1,
        din2 => grp_fu_993_p2,
        din3 => grp_fu_993_p3,
        dout => grp_fu_993_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U147 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1000_p1,
        din2 => grp_fu_1000_p2,
        din3 => grp_fu_1000_p3,
        dout => grp_fu_1000_p4);

    fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U148 : component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1007_p1,
        din2 => grp_fu_1007_p2,
        din3 => grp_fu_1007_p3,
        dout => grp_fu_1007_p4);

    flow_control_loop_delay_pipe_U : component FFT_TOP_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    add_ln368290_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_450)) then
                add_ln368290_fu_210 <= add_ln368_fu_1330_p2;
            end if;
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter10_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_imag_14_reg_836_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_711)) then
                if ((trunc_ln378_reg_2019 = ap_const_lv3_0)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_14_reg_836 <= d1_real_13_fu_1405_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_imag_14_reg_836 <= ap_phi_reg_pp0_iter1_d1_imag_14_reg_836;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_d1_real_14_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_711)) then
                if ((trunc_ln378_reg_2019 = ap_const_lv3_0)) then 
                    ap_phi_reg_pp0_iter2_d1_real_14_reg_824 <= a_fu_1397_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_d1_real_14_reg_824 <= ap_phi_reg_pp0_iter1_d1_real_14_reg_824;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_d1_imag_14_reg_836_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if ((trunc_ln378_reg_2019_pp0_iter3_reg = ap_const_lv3_4)) then 
                    ap_phi_reg_pp0_iter5_d1_imag_14_reg_836 <= d1_imag_13_fu_1718_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_d1_imag_14_reg_836 <= ap_phi_reg_pp0_iter4_d1_imag_14_reg_836;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter5_d1_real_14_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                if ((trunc_ln378_reg_2019_pp0_iter3_reg = ap_const_lv3_4)) then 
                    ap_phi_reg_pp0_iter5_d1_real_14_reg_824 <= d1_real_13_reg_2266_pp0_iter3_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter5_d1_real_14_reg_824 <= ap_phi_reg_pp0_iter4_d1_real_14_reg_824;
                end if;
            end if; 
        end if;
    end process;

    grp_fu_848_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_848_ce <= ap_const_logic_1;
            else 
                grp_fu_848_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_854_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_854_ce <= ap_const_logic_1;
            else 
                grp_fu_854_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_860_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_860_ce <= ap_const_logic_1;
            else 
                grp_fu_860_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_865_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_865_ce <= ap_const_logic_1;
            else 
                grp_fu_865_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_870_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_870_ce <= ap_const_logic_1;
            else 
                grp_fu_870_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_875_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_875_ce <= ap_const_logic_1;
            else 
                grp_fu_875_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_880_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_880_ce <= ap_const_logic_1;
            else 
                grp_fu_880_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_884_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_884_ce <= ap_const_logic_1;
            else 
                grp_fu_884_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_888_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_888_ce <= ap_const_logic_1;
            else 
                grp_fu_888_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_893_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_893_ce <= ap_const_logic_1;
            else 
                grp_fu_893_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_898_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_898_ce <= ap_const_logic_1;
            else 
                grp_fu_898_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_902_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_902_ce <= ap_const_logic_1;
            else 
                grp_fu_902_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_906_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_906_ce <= ap_const_logic_1;
            else 
                grp_fu_906_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_911_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_911_ce <= ap_const_logic_1;
            else 
                grp_fu_911_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_916_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_916_ce <= ap_const_logic_1;
            else 
                grp_fu_916_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    grp_fu_920_ce_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                grp_fu_920_ce <= ap_const_logic_1;
            else 
                grp_fu_920_ce <= ap_const_logic_0;
            end if; 
        end if;
    end process;

    indvar_flatten286_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_450)) then
                indvar_flatten286_fu_198 <= add_ln368_4_fu_1046_p2;
            end if;
        end if;
    end process;

    k288_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_450)) then
                k288_fu_206 <= k_fu_1310_p2;
            end if;
        end if;
    end process;

    m287_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_450)) then
                m287_fu_202 <= m_fu_1060_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a_reg_2256 <= a_fu_1397_p3;
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    c_reg_2224(1) <= c_fu_1362_p3(1);    c_reg_2224(5 downto 4) <= c_fu_1362_p3(5 downto 4);    c_reg_2224(8) <= c_fu_1362_p3(8);    c_reg_2224(13 downto 12) <= c_fu_1362_p3(13 downto 12);    c_reg_2224(16) <= c_fu_1362_p3(16);    c_reg_2224(19 downto 18) <= c_fu_1362_p3(19 downto 18);    c_reg_2224(25 downto 24) <= c_fu_1362_p3(25 downto 24);    c_reg_2224(28 downto 27) <= c_fu_1362_p3(28 downto 27);
                d0_imag_reg_2248 <= d0_imag_fu_1389_p3;
                d0_real_reg_2240 <= d0_real_fu_1381_p3;
                d1_22_reg_2404 <= d1_22_fu_1559_p3;
                d1_real_13_reg_2266 <= d1_real_13_fu_1405_p3;
                d1_reg_2356 <= d1_fu_1513_p3;
                    d_reg_2232(29 downto 23) <= d_fu_1369_p3(29 downto 23);
                empty_reg_2008 <= empty_fu_1068_p2;
                icmp_ln10_1_reg_2207 <= icmp_ln10_1_fu_1216_p2;
                icmp_ln368_reg_2220 <= icmp_ln368_fu_1336_p2;
                select_ln10_2_reg_2332 <= select_ln10_2_fu_1483_p3;
                select_ln10_3_reg_2348 <= select_ln10_3_fu_1505_p3;
                select_ln10_4_reg_2364 <= select_ln10_4_fu_1521_p3;
                select_ln10_5_reg_2380 <= select_ln10_5_fu_1535_p3;
                select_ln10_6_reg_2396 <= select_ln10_6_fu_1551_p3;
                select_ln10_reg_2316 <= select_ln10_fu_1463_p3;
                select_ln11_2_reg_2340 <= select_ln11_2_fu_1491_p3;
                select_ln11_4_reg_2372 <= select_ln11_4_fu_1528_p3;
                select_ln11_5_reg_2388 <= select_ln11_5_fu_1543_p3;
                select_ln11_reg_2324 <= select_ln11_fu_1470_p3;
                tmp_5_reg_2029 <= select_ln368_fu_1052_p3(2 downto 2);
                tmp_5_reg_2029_pp0_iter1_reg <= tmp_5_reg_2029;
                tmp_reg_2024 <= m_fu_1060_p3(7 downto 3);
                tmp_reg_2024_pp0_iter1_reg <= tmp_reg_2024;
                tmp_s_reg_2037 <= m_fu_1060_p3(7 downto 4);
                tmp_s_reg_2037_pp0_iter1_reg <= tmp_s_reg_2037;
                trunc_ln378_1_reg_2122 <= trunc_ln378_1_fu_1204_p1;
                trunc_ln378_reg_2019 <= trunc_ln378_fu_1074_p1;
                trunc_ln378_reg_2019_pp0_iter1_reg <= trunc_ln378_reg_2019;
                    tw_21_reg_2308(1 downto 0) <= tw_21_fu_1449_p3(1 downto 0);    tw_21_reg_2308(3) <= tw_21_fu_1449_p3(3);    tw_21_reg_2308(6) <= tw_21_fu_1449_p3(6);    tw_21_reg_2308(11 downto 10) <= tw_21_fu_1449_p3(11 downto 10);    tw_21_reg_2308(14 downto 13) <= tw_21_fu_1449_p3(14 downto 13);    tw_21_reg_2308(19 downto 16) <= tw_21_fu_1449_p3(19 downto 16);    tw_21_reg_2308(21) <= tw_21_fu_1449_p3(21);    tw_21_reg_2308(24 downto 23) <= tw_21_fu_1449_p3(24 downto 23);
                    tw_46_i_reg_2276(1 downto 0) <= tw_46_i_fu_1421_p3(1 downto 0);    tw_46_i_reg_2276(3) <= tw_46_i_fu_1421_p3(3);    tw_46_i_reg_2276(6) <= tw_46_i_fu_1421_p3(6);    tw_46_i_reg_2276(11 downto 10) <= tw_46_i_fu_1421_p3(11 downto 10);    tw_46_i_reg_2276(14 downto 13) <= tw_46_i_fu_1421_p3(14 downto 13);    tw_46_i_reg_2276(19 downto 16) <= tw_46_i_fu_1421_p3(19 downto 16);    tw_46_i_reg_2276(21) <= tw_46_i_fu_1421_p3(21);    tw_46_i_reg_2276(24 downto 23) <= tw_46_i_fu_1421_p3(24 downto 23);    tw_46_i_reg_2276(31) <= tw_46_i_fu_1421_p3(31);
                    tw_47_i_reg_2300(1 downto 0) <= tw_47_i_fu_1442_p3(1 downto 0);    tw_47_i_reg_2300(3) <= tw_47_i_fu_1442_p3(3);    tw_47_i_reg_2300(6) <= tw_47_i_fu_1442_p3(6);    tw_47_i_reg_2300(11 downto 10) <= tw_47_i_fu_1442_p3(11 downto 10);    tw_47_i_reg_2300(14 downto 13) <= tw_47_i_fu_1442_p3(14 downto 13);    tw_47_i_reg_2300(19 downto 16) <= tw_47_i_fu_1442_p3(19 downto 16);    tw_47_i_reg_2300(21) <= tw_47_i_fu_1442_p3(21);    tw_47_i_reg_2300(24 downto 23) <= tw_47_i_fu_1442_p3(24 downto 23);
                    tw_48_i_reg_2284(31) <= tw_48_i_fu_1428_p3(31);
                    tw_reg_2292(1 downto 0) <= tw_fu_1435_p3(1 downto 0);    tw_reg_2292(3) <= tw_fu_1435_p3(3);    tw_reg_2292(6) <= tw_fu_1435_p3(6);    tw_reg_2292(11 downto 10) <= tw_fu_1435_p3(11 downto 10);    tw_reg_2292(14 downto 13) <= tw_fu_1435_p3(14 downto 13);    tw_reg_2292(19 downto 16) <= tw_fu_1435_p3(19 downto 16);    tw_reg_2292(21) <= tw_fu_1435_p3(21);    tw_reg_2292(24 downto 23) <= tw_fu_1435_p3(24 downto 23);    tw_reg_2292(31) <= tw_fu_1435_p3(31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                a_reg_2256_pp0_iter2_reg <= a_reg_2256;
                a_reg_2256_pp0_iter3_reg <= a_reg_2256_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                bc_13_i_reg_2430 <= bc_13_i_fu_936_p2;
                bc_2_i_reg_2442 <= bc_2_i_fu_945_p2;
                bc_5_reg_2454 <= bc_5_fu_953_p2;
                bc_reg_2418 <= bc_fu_928_p2;
                bd_13_i_reg_2424 <= bd_13_i_fu_932_p2;
                bd_2_i_reg_2436 <= bd_2_i_fu_940_p2;
                bd_5_reg_2448 <= bd_5_fu_949_p2;
                bd_reg_2412 <= bd_fu_924_p2;
                    c_reg_2224_pp0_iter2_reg(1) <= c_reg_2224(1);    c_reg_2224_pp0_iter2_reg(5 downto 4) <= c_reg_2224(5 downto 4);    c_reg_2224_pp0_iter2_reg(8) <= c_reg_2224(8);    c_reg_2224_pp0_iter2_reg(13 downto 12) <= c_reg_2224(13 downto 12);    c_reg_2224_pp0_iter2_reg(16) <= c_reg_2224(16);    c_reg_2224_pp0_iter2_reg(19 downto 18) <= c_reg_2224(19 downto 18);    c_reg_2224_pp0_iter2_reg(25 downto 24) <= c_reg_2224(25 downto 24);    c_reg_2224_pp0_iter2_reg(28 downto 27) <= c_reg_2224(28 downto 27);
                d0_imag_reg_2248_pp0_iter2_reg <= d0_imag_reg_2248;
                d0_imag_reg_2248_pp0_iter3_reg <= d0_imag_reg_2248_pp0_iter2_reg;
                d0_imag_reg_2248_pp0_iter4_reg <= d0_imag_reg_2248_pp0_iter3_reg;
                d0_real_reg_2240_pp0_iter2_reg <= d0_real_reg_2240;
                d0_real_reg_2240_pp0_iter3_reg <= d0_real_reg_2240_pp0_iter2_reg;
                d0_real_reg_2240_pp0_iter4_reg <= d0_real_reg_2240_pp0_iter3_reg;
                d1_imag_15_reg_2515 <= grp_fu_979_p4;
                d1_imag_22_i_reg_2483 <= grp_fu_964_p4;
                d1_imag_3_i_reg_2499 <= grp_fu_971_p4;
                d1_imag_reg_2470 <= grp_fu_957_p4;
                d1_real_13_reg_2266_pp0_iter2_reg <= d1_real_13_reg_2266;
                d1_real_13_reg_2266_pp0_iter3_reg <= d1_real_13_reg_2266_pp0_iter2_reg;
                d1_real_15_reg_2507 <= grp_fu_1007_p4;
                d1_real_22_i_reg_2475 <= grp_fu_993_p4;
                d1_real_3_i_reg_2491 <= grp_fu_1000_p4;
                d1_real_reg_2465 <= grp_fu_986_p4;
                d1_reg_2356_pp0_iter2_reg <= d1_reg_2356;
                d3_imag_13_i_reg_2541 <= grp_fu_884_p2;
                d3_imag_2_i_reg_2553 <= grp_fu_902_p2;
                d3_imag_5_reg_2565 <= grp_fu_920_p2;
                d3_imag_reg_2529 <= grp_fu_865_p2;
                d3_real_13_i_reg_2535 <= grp_fu_880_p2;
                d3_real_2_i_reg_2547 <= grp_fu_898_p2;
                d3_real_5_reg_2559 <= grp_fu_916_p2;
                d3_real_reg_2523 <= grp_fu_860_p2;
                    d_reg_2232_pp0_iter2_reg(29 downto 23) <= d_reg_2232(29 downto 23);
                select_ln10_2_reg_2332_pp0_iter2_reg <= select_ln10_2_reg_2332;
                select_ln10_2_reg_2332_pp0_iter3_reg <= select_ln10_2_reg_2332_pp0_iter2_reg;
                select_ln10_2_reg_2332_pp0_iter4_reg <= select_ln10_2_reg_2332_pp0_iter3_reg;
                select_ln10_3_reg_2348_pp0_iter2_reg <= select_ln10_3_reg_2348;
                select_ln10_3_reg_2348_pp0_iter3_reg <= select_ln10_3_reg_2348_pp0_iter2_reg;
                select_ln10_3_reg_2348_pp0_iter4_reg <= select_ln10_3_reg_2348_pp0_iter3_reg;
                select_ln10_4_reg_2364_pp0_iter2_reg <= select_ln10_4_reg_2364;
                select_ln10_4_reg_2364_pp0_iter3_reg <= select_ln10_4_reg_2364_pp0_iter2_reg;
                select_ln10_4_reg_2364_pp0_iter4_reg <= select_ln10_4_reg_2364_pp0_iter3_reg;
                select_ln10_5_reg_2380_pp0_iter2_reg <= select_ln10_5_reg_2380;
                select_ln10_5_reg_2380_pp0_iter3_reg <= select_ln10_5_reg_2380_pp0_iter2_reg;
                select_ln10_5_reg_2380_pp0_iter4_reg <= select_ln10_5_reg_2380_pp0_iter3_reg;
                select_ln10_6_reg_2396_pp0_iter2_reg <= select_ln10_6_reg_2396;
                select_ln10_6_reg_2396_pp0_iter3_reg <= select_ln10_6_reg_2396_pp0_iter2_reg;
                select_ln10_6_reg_2396_pp0_iter4_reg <= select_ln10_6_reg_2396_pp0_iter3_reg;
                select_ln10_reg_2316_pp0_iter2_reg <= select_ln10_reg_2316;
                select_ln10_reg_2316_pp0_iter3_reg <= select_ln10_reg_2316_pp0_iter2_reg;
                select_ln10_reg_2316_pp0_iter4_reg <= select_ln10_reg_2316_pp0_iter3_reg;
                select_ln11_2_reg_2340_pp0_iter2_reg <= select_ln11_2_reg_2340;
                select_ln11_reg_2324_pp0_iter2_reg <= select_ln11_reg_2324;
                tmp_5_reg_2029_pp0_iter2_reg <= tmp_5_reg_2029_pp0_iter1_reg;
                tmp_5_reg_2029_pp0_iter3_reg <= tmp_5_reg_2029_pp0_iter2_reg;
                tmp_5_reg_2029_pp0_iter4_reg <= tmp_5_reg_2029_pp0_iter3_reg;
                tmp_5_reg_2029_pp0_iter5_reg <= tmp_5_reg_2029_pp0_iter4_reg;
                tmp_5_reg_2029_pp0_iter6_reg <= tmp_5_reg_2029_pp0_iter5_reg;
                tmp_5_reg_2029_pp0_iter7_reg <= tmp_5_reg_2029_pp0_iter6_reg;
                tmp_5_reg_2029_pp0_iter8_reg <= tmp_5_reg_2029_pp0_iter7_reg;
                tmp_5_reg_2029_pp0_iter9_reg <= tmp_5_reg_2029_pp0_iter8_reg;
                tmp_reg_2024_pp0_iter2_reg <= tmp_reg_2024_pp0_iter1_reg;
                tmp_reg_2024_pp0_iter3_reg <= tmp_reg_2024_pp0_iter2_reg;
                tmp_reg_2024_pp0_iter4_reg <= tmp_reg_2024_pp0_iter3_reg;
                tmp_reg_2024_pp0_iter5_reg <= tmp_reg_2024_pp0_iter4_reg;
                tmp_reg_2024_pp0_iter6_reg <= tmp_reg_2024_pp0_iter5_reg;
                tmp_reg_2024_pp0_iter7_reg <= tmp_reg_2024_pp0_iter6_reg;
                tmp_reg_2024_pp0_iter8_reg <= tmp_reg_2024_pp0_iter7_reg;
                tmp_s_reg_2037_pp0_iter2_reg <= tmp_s_reg_2037_pp0_iter1_reg;
                tmp_s_reg_2037_pp0_iter3_reg <= tmp_s_reg_2037_pp0_iter2_reg;
                tmp_s_reg_2037_pp0_iter4_reg <= tmp_s_reg_2037_pp0_iter3_reg;
                tmp_s_reg_2037_pp0_iter5_reg <= tmp_s_reg_2037_pp0_iter4_reg;
                tmp_s_reg_2037_pp0_iter6_reg <= tmp_s_reg_2037_pp0_iter5_reg;
                tmp_s_reg_2037_pp0_iter7_reg <= tmp_s_reg_2037_pp0_iter6_reg;
                tmp_s_reg_2037_pp0_iter8_reg <= tmp_s_reg_2037_pp0_iter7_reg;
                tmp_s_reg_2037_pp0_iter9_reg <= tmp_s_reg_2037_pp0_iter8_reg;
                trunc_ln378_reg_2019_pp0_iter2_reg <= trunc_ln378_reg_2019_pp0_iter1_reg;
                trunc_ln378_reg_2019_pp0_iter3_reg <= trunc_ln378_reg_2019_pp0_iter2_reg;
                trunc_ln378_reg_2019_pp0_iter4_reg <= trunc_ln378_reg_2019_pp0_iter3_reg;
                    tw_21_reg_2308_pp0_iter2_reg(1 downto 0) <= tw_21_reg_2308(1 downto 0);    tw_21_reg_2308_pp0_iter2_reg(3) <= tw_21_reg_2308(3);    tw_21_reg_2308_pp0_iter2_reg(6) <= tw_21_reg_2308(6);    tw_21_reg_2308_pp0_iter2_reg(11 downto 10) <= tw_21_reg_2308(11 downto 10);    tw_21_reg_2308_pp0_iter2_reg(14 downto 13) <= tw_21_reg_2308(14 downto 13);    tw_21_reg_2308_pp0_iter2_reg(19 downto 16) <= tw_21_reg_2308(19 downto 16);    tw_21_reg_2308_pp0_iter2_reg(21) <= tw_21_reg_2308(21);    tw_21_reg_2308_pp0_iter2_reg(24 downto 23) <= tw_21_reg_2308(24 downto 23);
                    tw_46_i_reg_2276_pp0_iter2_reg(1 downto 0) <= tw_46_i_reg_2276(1 downto 0);    tw_46_i_reg_2276_pp0_iter2_reg(3) <= tw_46_i_reg_2276(3);    tw_46_i_reg_2276_pp0_iter2_reg(6) <= tw_46_i_reg_2276(6);    tw_46_i_reg_2276_pp0_iter2_reg(11 downto 10) <= tw_46_i_reg_2276(11 downto 10);    tw_46_i_reg_2276_pp0_iter2_reg(14 downto 13) <= tw_46_i_reg_2276(14 downto 13);    tw_46_i_reg_2276_pp0_iter2_reg(19 downto 16) <= tw_46_i_reg_2276(19 downto 16);    tw_46_i_reg_2276_pp0_iter2_reg(21) <= tw_46_i_reg_2276(21);    tw_46_i_reg_2276_pp0_iter2_reg(24 downto 23) <= tw_46_i_reg_2276(24 downto 23);    tw_46_i_reg_2276_pp0_iter2_reg(31) <= tw_46_i_reg_2276(31);
                    tw_47_i_reg_2300_pp0_iter2_reg(1 downto 0) <= tw_47_i_reg_2300(1 downto 0);    tw_47_i_reg_2300_pp0_iter2_reg(3) <= tw_47_i_reg_2300(3);    tw_47_i_reg_2300_pp0_iter2_reg(6) <= tw_47_i_reg_2300(6);    tw_47_i_reg_2300_pp0_iter2_reg(11 downto 10) <= tw_47_i_reg_2300(11 downto 10);    tw_47_i_reg_2300_pp0_iter2_reg(14 downto 13) <= tw_47_i_reg_2300(14 downto 13);    tw_47_i_reg_2300_pp0_iter2_reg(19 downto 16) <= tw_47_i_reg_2300(19 downto 16);    tw_47_i_reg_2300_pp0_iter2_reg(21) <= tw_47_i_reg_2300(21);    tw_47_i_reg_2300_pp0_iter2_reg(24 downto 23) <= tw_47_i_reg_2300(24 downto 23);
                    tw_48_i_reg_2284_pp0_iter2_reg(31) <= tw_48_i_reg_2284(31);
                    tw_reg_2292_pp0_iter2_reg(1 downto 0) <= tw_reg_2292(1 downto 0);    tw_reg_2292_pp0_iter2_reg(3) <= tw_reg_2292(3);    tw_reg_2292_pp0_iter2_reg(6) <= tw_reg_2292(6);    tw_reg_2292_pp0_iter2_reg(11 downto 10) <= tw_reg_2292(11 downto 10);    tw_reg_2292_pp0_iter2_reg(14 downto 13) <= tw_reg_2292(14 downto 13);    tw_reg_2292_pp0_iter2_reg(19 downto 16) <= tw_reg_2292(19 downto 16);    tw_reg_2292_pp0_iter2_reg(21) <= tw_reg_2292(21);    tw_reg_2292_pp0_iter2_reg(24 downto 23) <= tw_reg_2292(24 downto 23);    tw_reg_2292_pp0_iter2_reg(31) <= tw_reg_2292(31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_d1_imag_14_reg_836 <= ap_phi_reg_pp0_iter0_d1_imag_14_reg_836;
                ap_phi_reg_pp0_iter1_d1_real_14_reg_824 <= ap_phi_reg_pp0_iter0_d1_real_14_reg_824;
                xor_ln371_reg_2215 <= xor_ln371_fu_1324_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_d1_imag_14_reg_836 <= ap_phi_reg_pp0_iter2_d1_imag_14_reg_836;
                ap_phi_reg_pp0_iter3_d1_real_14_reg_824 <= ap_phi_reg_pp0_iter2_d1_real_14_reg_824;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_d1_imag_14_reg_836 <= ap_phi_reg_pp0_iter3_d1_imag_14_reg_836;
                ap_phi_reg_pp0_iter4_d1_real_14_reg_824 <= ap_phi_reg_pp0_iter3_d1_real_14_reg_824;
                grp_fu_1000_p1 <= select_ln11_2_reg_2340_pp0_iter2_reg;
                    grp_fu_1000_p2(31) <= tw_48_i_reg_2284_pp0_iter2_reg(31);
                grp_fu_1000_p3 <= bd_2_i_reg_2436;
                grp_fu_1007_p1 <= d1_reg_2356_pp0_iter2_reg;
                    grp_fu_1007_p2(1 downto 0) <= tw_reg_2292_pp0_iter2_reg(1 downto 0);    grp_fu_1007_p2(3) <= tw_reg_2292_pp0_iter2_reg(3);    grp_fu_1007_p2(6) <= tw_reg_2292_pp0_iter2_reg(6);    grp_fu_1007_p2(11 downto 10) <= tw_reg_2292_pp0_iter2_reg(11 downto 10);    grp_fu_1007_p2(14 downto 13) <= tw_reg_2292_pp0_iter2_reg(14 downto 13);    grp_fu_1007_p2(19 downto 16) <= tw_reg_2292_pp0_iter2_reg(19 downto 16);    grp_fu_1007_p2(21) <= tw_reg_2292_pp0_iter2_reg(21);    grp_fu_1007_p2(24 downto 23) <= tw_reg_2292_pp0_iter2_reg(24 downto 23);    grp_fu_1007_p2(31) <= tw_reg_2292_pp0_iter2_reg(31);
                grp_fu_1007_p3 <= bd_5_reg_2448;
                grp_fu_957_p1 <= a_reg_2256_pp0_iter2_reg;
                    grp_fu_957_p2(29 downto 23) <= d_reg_2232_pp0_iter2_reg(29 downto 23);
                grp_fu_957_p3 <= bc_reg_2418;
                grp_fu_964_p1 <= select_ln11_reg_2324_pp0_iter2_reg;
                    grp_fu_964_p2(1 downto 0) <= tw_47_i_reg_2300_pp0_iter2_reg(1 downto 0);    grp_fu_964_p2(3) <= tw_47_i_reg_2300_pp0_iter2_reg(3);    grp_fu_964_p2(6) <= tw_47_i_reg_2300_pp0_iter2_reg(6);    grp_fu_964_p2(11 downto 10) <= tw_47_i_reg_2300_pp0_iter2_reg(11 downto 10);    grp_fu_964_p2(14 downto 13) <= tw_47_i_reg_2300_pp0_iter2_reg(14 downto 13);    grp_fu_964_p2(19 downto 16) <= tw_47_i_reg_2300_pp0_iter2_reg(19 downto 16);    grp_fu_964_p2(21) <= tw_47_i_reg_2300_pp0_iter2_reg(21);    grp_fu_964_p2(24 downto 23) <= tw_47_i_reg_2300_pp0_iter2_reg(24 downto 23);
                grp_fu_964_p3 <= bc_13_i_reg_2430;
                grp_fu_971_p1 <= select_ln11_2_reg_2340_pp0_iter2_reg;
                grp_fu_971_p3 <= bc_2_i_reg_2442;
                grp_fu_979_p1 <= d1_reg_2356_pp0_iter2_reg;
                    grp_fu_979_p2(1 downto 0) <= tw_21_reg_2308_pp0_iter2_reg(1 downto 0);    grp_fu_979_p2(3) <= tw_21_reg_2308_pp0_iter2_reg(3);    grp_fu_979_p2(6) <= tw_21_reg_2308_pp0_iter2_reg(6);    grp_fu_979_p2(11 downto 10) <= tw_21_reg_2308_pp0_iter2_reg(11 downto 10);    grp_fu_979_p2(14 downto 13) <= tw_21_reg_2308_pp0_iter2_reg(14 downto 13);    grp_fu_979_p2(19 downto 16) <= tw_21_reg_2308_pp0_iter2_reg(19 downto 16);    grp_fu_979_p2(21) <= tw_21_reg_2308_pp0_iter2_reg(21);    grp_fu_979_p2(24 downto 23) <= tw_21_reg_2308_pp0_iter2_reg(24 downto 23);
                grp_fu_979_p3 <= bc_5_reg_2454;
                grp_fu_986_p1 <= a_reg_2256_pp0_iter2_reg;
                    grp_fu_986_p2(1) <= c_reg_2224_pp0_iter2_reg(1);    grp_fu_986_p2(5 downto 4) <= c_reg_2224_pp0_iter2_reg(5 downto 4);    grp_fu_986_p2(8) <= c_reg_2224_pp0_iter2_reg(8);    grp_fu_986_p2(13 downto 12) <= c_reg_2224_pp0_iter2_reg(13 downto 12);    grp_fu_986_p2(16) <= c_reg_2224_pp0_iter2_reg(16);    grp_fu_986_p2(19 downto 18) <= c_reg_2224_pp0_iter2_reg(19 downto 18);    grp_fu_986_p2(25 downto 24) <= c_reg_2224_pp0_iter2_reg(25 downto 24);    grp_fu_986_p2(28 downto 27) <= c_reg_2224_pp0_iter2_reg(28 downto 27);
                grp_fu_986_p3 <= bd_reg_2412;
                grp_fu_993_p1 <= select_ln11_reg_2324_pp0_iter2_reg;
                    grp_fu_993_p2(1 downto 0) <= tw_46_i_reg_2276_pp0_iter2_reg(1 downto 0);    grp_fu_993_p2(3) <= tw_46_i_reg_2276_pp0_iter2_reg(3);    grp_fu_993_p2(6) <= tw_46_i_reg_2276_pp0_iter2_reg(6);    grp_fu_993_p2(11 downto 10) <= tw_46_i_reg_2276_pp0_iter2_reg(11 downto 10);    grp_fu_993_p2(14 downto 13) <= tw_46_i_reg_2276_pp0_iter2_reg(14 downto 13);    grp_fu_993_p2(19 downto 16) <= tw_46_i_reg_2276_pp0_iter2_reg(19 downto 16);    grp_fu_993_p2(21) <= tw_46_i_reg_2276_pp0_iter2_reg(21);    grp_fu_993_p2(24 downto 23) <= tw_46_i_reg_2276_pp0_iter2_reg(24 downto 23);    grp_fu_993_p2(31) <= tw_46_i_reg_2276_pp0_iter2_reg(31);
                grp_fu_993_p3 <= bd_13_i_reg_2424;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                grp_fu_848_p0 <= d0_real_reg_2240_pp0_iter4_reg;
                grp_fu_848_p1 <= ap_phi_mux_d1_real_14_phi_fu_827_p6;
                grp_fu_854_p0 <= d0_imag_reg_2248_pp0_iter4_reg;
                grp_fu_854_p1 <= ap_phi_mux_d1_imag_14_phi_fu_839_p6;
                grp_fu_860_p0 <= d0_real_reg_2240_pp0_iter4_reg;
                grp_fu_860_p1 <= ap_phi_mux_d1_real_14_phi_fu_827_p6;
                grp_fu_865_p0 <= d0_imag_reg_2248_pp0_iter4_reg;
                grp_fu_865_p1 <= ap_phi_mux_d1_imag_14_phi_fu_839_p6;
                grp_fu_870_p0 <= select_ln10_reg_2316_pp0_iter4_reg;
                grp_fu_870_p1 <= d1_real_22_i_reg_2475;
                grp_fu_875_p0 <= select_ln10_4_reg_2364_pp0_iter4_reg;
                grp_fu_875_p1 <= d1_imag_22_i_reg_2483;
                grp_fu_880_p0 <= select_ln10_reg_2316_pp0_iter4_reg;
                grp_fu_880_p1 <= d1_real_22_i_reg_2475;
                grp_fu_884_p0 <= select_ln10_4_reg_2364_pp0_iter4_reg;
                grp_fu_884_p1 <= d1_imag_22_i_reg_2483;
                grp_fu_888_p0 <= select_ln10_2_reg_2332_pp0_iter4_reg;
                grp_fu_888_p1 <= d1_real_3_i_reg_2491;
                grp_fu_893_p0 <= select_ln10_5_reg_2380_pp0_iter4_reg;
                grp_fu_893_p1 <= d1_imag_3_i_reg_2499;
                grp_fu_898_p0 <= select_ln10_2_reg_2332_pp0_iter4_reg;
                grp_fu_898_p1 <= d1_real_3_i_reg_2491;
                grp_fu_902_p0 <= select_ln10_5_reg_2380_pp0_iter4_reg;
                grp_fu_902_p1 <= d1_imag_3_i_reg_2499;
                grp_fu_906_p0 <= select_ln10_3_reg_2348_pp0_iter4_reg;
                grp_fu_906_p1 <= d1_real_15_reg_2507;
                grp_fu_911_p0 <= select_ln10_6_reg_2396_pp0_iter4_reg;
                grp_fu_911_p1 <= d1_imag_15_reg_2515;
                grp_fu_916_p0 <= select_ln10_3_reg_2348_pp0_iter4_reg;
                grp_fu_916_p1 <= d1_real_15_reg_2507;
                grp_fu_920_p0 <= select_ln10_6_reg_2396_pp0_iter4_reg;
                grp_fu_920_p1 <= d1_imag_15_reg_2515;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_848_ce = ap_const_logic_1)) then
                pre_grp_fu_848_p2_reg <= pre_grp_fu_848_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_854_ce = ap_const_logic_1)) then
                pre_grp_fu_854_p2_reg <= pre_grp_fu_854_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_860_ce = ap_const_logic_1)) then
                pre_grp_fu_860_p2_reg <= pre_grp_fu_860_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_865_ce = ap_const_logic_1)) then
                pre_grp_fu_865_p2_reg <= pre_grp_fu_865_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_870_ce = ap_const_logic_1)) then
                pre_grp_fu_870_p2_reg <= pre_grp_fu_870_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_875_ce = ap_const_logic_1)) then
                pre_grp_fu_875_p2_reg <= pre_grp_fu_875_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_880_ce = ap_const_logic_1)) then
                pre_grp_fu_880_p2_reg <= pre_grp_fu_880_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_884_ce = ap_const_logic_1)) then
                pre_grp_fu_884_p2_reg <= pre_grp_fu_884_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_888_ce = ap_const_logic_1)) then
                pre_grp_fu_888_p2_reg <= pre_grp_fu_888_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_893_ce = ap_const_logic_1)) then
                pre_grp_fu_893_p2_reg <= pre_grp_fu_893_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_898_ce = ap_const_logic_1)) then
                pre_grp_fu_898_p2_reg <= pre_grp_fu_898_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_902_ce = ap_const_logic_1)) then
                pre_grp_fu_902_p2_reg <= pre_grp_fu_902_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_906_ce = ap_const_logic_1)) then
                pre_grp_fu_906_p2_reg <= pre_grp_fu_906_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_911_ce = ap_const_logic_1)) then
                pre_grp_fu_911_p2_reg <= pre_grp_fu_911_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_916_ce = ap_const_logic_1)) then
                pre_grp_fu_916_p2_reg <= pre_grp_fu_916_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_fu_920_ce = ap_const_logic_1)) then
                pre_grp_fu_920_p2_reg <= pre_grp_fu_920_p2;
            end if;
        end if;
    end process;
    c_reg_2224(0) <= '0';
    c_reg_2224(3 downto 2) <= "00";
    c_reg_2224(7 downto 6) <= "00";
    c_reg_2224(11 downto 9) <= "000";
    c_reg_2224(15 downto 14) <= "00";
    c_reg_2224(17 downto 17) <= "0";
    c_reg_2224(23 downto 20) <= "1000";
    c_reg_2224(26 downto 26) <= "1";
    c_reg_2224(31 downto 29) <= "001";
    c_reg_2224_pp0_iter2_reg(0) <= '0';
    c_reg_2224_pp0_iter2_reg(3 downto 2) <= "00";
    c_reg_2224_pp0_iter2_reg(7 downto 6) <= "00";
    c_reg_2224_pp0_iter2_reg(11 downto 9) <= "000";
    c_reg_2224_pp0_iter2_reg(15 downto 14) <= "00";
    c_reg_2224_pp0_iter2_reg(17 downto 17) <= "0";
    c_reg_2224_pp0_iter2_reg(23 downto 20) <= "1000";
    c_reg_2224_pp0_iter2_reg(26 downto 26) <= "1";
    c_reg_2224_pp0_iter2_reg(31 downto 29) <= "001";
    d_reg_2232(22 downto 0) <= "00000000000000000000000";
    d_reg_2232(31 downto 30) <= "10";
    d_reg_2232_pp0_iter2_reg(22 downto 0) <= "00000000000000000000000";
    d_reg_2232_pp0_iter2_reg(31 downto 30) <= "10";
    tw_46_i_reg_2276(2) <= '1';
    tw_46_i_reg_2276(5 downto 4) <= "01";
    tw_46_i_reg_2276(9 downto 7) <= "110";
    tw_46_i_reg_2276(12 downto 12) <= "0";
    tw_46_i_reg_2276(15 downto 15) <= "1";
    tw_46_i_reg_2276(20 downto 20) <= "0";
    tw_46_i_reg_2276(22 downto 22) <= "1";
    tw_46_i_reg_2276(30 downto 25) <= "011111";
    tw_46_i_reg_2276_pp0_iter2_reg(2) <= '1';
    tw_46_i_reg_2276_pp0_iter2_reg(5 downto 4) <= "01";
    tw_46_i_reg_2276_pp0_iter2_reg(9 downto 7) <= "110";
    tw_46_i_reg_2276_pp0_iter2_reg(12 downto 12) <= "0";
    tw_46_i_reg_2276_pp0_iter2_reg(15 downto 15) <= "1";
    tw_46_i_reg_2276_pp0_iter2_reg(20 downto 20) <= "0";
    tw_46_i_reg_2276_pp0_iter2_reg(22 downto 22) <= "1";
    tw_46_i_reg_2276_pp0_iter2_reg(30 downto 25) <= "011111";
    tw_48_i_reg_2284(30 downto 0) <= "0111111001101010000010011110011";
    tw_48_i_reg_2284_pp0_iter2_reg(30 downto 0) <= "0111111001101010000010011110011";
    tw_reg_2292(2) <= '1';
    tw_reg_2292(5 downto 4) <= "01";
    tw_reg_2292(9 downto 7) <= "110";
    tw_reg_2292(12 downto 12) <= "0";
    tw_reg_2292(15 downto 15) <= "1";
    tw_reg_2292(20 downto 20) <= "0";
    tw_reg_2292(22 downto 22) <= "1";
    tw_reg_2292(30 downto 25) <= "011111";
    tw_reg_2292_pp0_iter2_reg(2) <= '1';
    tw_reg_2292_pp0_iter2_reg(5 downto 4) <= "01";
    tw_reg_2292_pp0_iter2_reg(9 downto 7) <= "110";
    tw_reg_2292_pp0_iter2_reg(12 downto 12) <= "0";
    tw_reg_2292_pp0_iter2_reg(15 downto 15) <= "1";
    tw_reg_2292_pp0_iter2_reg(20 downto 20) <= "0";
    tw_reg_2292_pp0_iter2_reg(22 downto 22) <= "1";
    tw_reg_2292_pp0_iter2_reg(30 downto 25) <= "011111";
    tw_47_i_reg_2300(2) <= '1';
    tw_47_i_reg_2300(5 downto 4) <= "01";
    tw_47_i_reg_2300(9 downto 7) <= "110";
    tw_47_i_reg_2300(12 downto 12) <= "0";
    tw_47_i_reg_2300(15 downto 15) <= "1";
    tw_47_i_reg_2300(20 downto 20) <= "0";
    tw_47_i_reg_2300(22 downto 22) <= "1";
    tw_47_i_reg_2300(31 downto 25) <= "1011111";
    tw_47_i_reg_2300_pp0_iter2_reg(2) <= '1';
    tw_47_i_reg_2300_pp0_iter2_reg(5 downto 4) <= "01";
    tw_47_i_reg_2300_pp0_iter2_reg(9 downto 7) <= "110";
    tw_47_i_reg_2300_pp0_iter2_reg(12 downto 12) <= "0";
    tw_47_i_reg_2300_pp0_iter2_reg(15 downto 15) <= "1";
    tw_47_i_reg_2300_pp0_iter2_reg(20 downto 20) <= "0";
    tw_47_i_reg_2300_pp0_iter2_reg(22 downto 22) <= "1";
    tw_47_i_reg_2300_pp0_iter2_reg(31 downto 25) <= "1011111";
    tw_21_reg_2308(2) <= '1';
    tw_21_reg_2308(5 downto 4) <= "01";
    tw_21_reg_2308(9 downto 7) <= "110";
    tw_21_reg_2308(12 downto 12) <= "0";
    tw_21_reg_2308(15 downto 15) <= "1";
    tw_21_reg_2308(20 downto 20) <= "0";
    tw_21_reg_2308(22 downto 22) <= "1";
    tw_21_reg_2308(31 downto 25) <= "1011111";
    tw_21_reg_2308_pp0_iter2_reg(2) <= '1';
    tw_21_reg_2308_pp0_iter2_reg(5 downto 4) <= "01";
    tw_21_reg_2308_pp0_iter2_reg(9 downto 7) <= "110";
    tw_21_reg_2308_pp0_iter2_reg(12 downto 12) <= "0";
    tw_21_reg_2308_pp0_iter2_reg(15 downto 15) <= "1";
    tw_21_reg_2308_pp0_iter2_reg(20 downto 20) <= "0";
    tw_21_reg_2308_pp0_iter2_reg(22 downto 22) <= "1";
    tw_21_reg_2308_pp0_iter2_reg(31 downto 25) <= "1011111";
    grp_fu_957_p2(22 downto 0) <= "00000000000000000000000";
    grp_fu_957_p2(31 downto 30) <= "10";
    grp_fu_964_p2(2) <= '1';
    grp_fu_964_p2(5 downto 4) <= "01";
    grp_fu_964_p2(9 downto 7) <= "110";
    grp_fu_964_p2(12 downto 12) <= "0";
    grp_fu_964_p2(15 downto 15) <= "1";
    grp_fu_964_p2(20 downto 20) <= "0";
    grp_fu_964_p2(22 downto 22) <= "1";
    grp_fu_964_p2(31 downto 25) <= "1011111";
    grp_fu_979_p2(2) <= '1';
    grp_fu_979_p2(5 downto 4) <= "01";
    grp_fu_979_p2(9 downto 7) <= "110";
    grp_fu_979_p2(12 downto 12) <= "0";
    grp_fu_979_p2(15 downto 15) <= "1";
    grp_fu_979_p2(20 downto 20) <= "0";
    grp_fu_979_p2(22 downto 22) <= "1";
    grp_fu_979_p2(31 downto 25) <= "1011111";
    grp_fu_986_p2(0) <= '0';
    grp_fu_986_p2(3 downto 2) <= "00";
    grp_fu_986_p2(7 downto 6) <= "00";
    grp_fu_986_p2(11 downto 9) <= "000";
    grp_fu_986_p2(15 downto 14) <= "00";
    grp_fu_986_p2(17 downto 17) <= "0";
    grp_fu_986_p2(23 downto 20) <= "1000";
    grp_fu_986_p2(26 downto 26) <= "1";
    grp_fu_986_p2(31 downto 29) <= "001";
    grp_fu_993_p2(2) <= '1';
    grp_fu_993_p2(5 downto 4) <= "01";
    grp_fu_993_p2(9 downto 7) <= "110";
    grp_fu_993_p2(12 downto 12) <= "0";
    grp_fu_993_p2(15 downto 15) <= "1";
    grp_fu_993_p2(20 downto 20) <= "0";
    grp_fu_993_p2(22 downto 22) <= "1";
    grp_fu_993_p2(30 downto 25) <= "011111";
    grp_fu_1000_p2(30 downto 0) <= "0111111001101010000010011110011";
    grp_fu_1007_p2(2) <= '1';
    grp_fu_1007_p2(5 downto 4) <= "01";
    grp_fu_1007_p2(9 downto 7) <= "110";
    grp_fu_1007_p2(12 downto 12) <= "0";
    grp_fu_1007_p2(15 downto 15) <= "1";
    grp_fu_1007_p2(20 downto 20) <= "0";
    grp_fu_1007_p2(22 downto 22) <= "1";
    grp_fu_1007_p2(30 downto 25) <= "011111";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_address0 <= zext_ln7_1_fu_1134_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_address1 <= zext_ln381_1_fu_1096_p1(5 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_address0 <= zext_ln7_fu_1912_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_address1 <= zext_ln381_fu_1828_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_d0 <= d3_real_reg_2523;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_d1 <= grp_fu_848_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_address0 <= zext_ln7_fu_1912_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_address1 <= zext_ln381_fu_1828_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_d0 <= d3_real_13_i_reg_2535;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_d1 <= grp_fu_870_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_address0 <= zext_ln7_fu_1912_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_address1 <= zext_ln381_fu_1828_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_d0 <= d3_real_2_i_reg_2547;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_d1 <= grp_fu_888_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_address0 <= zext_ln7_fu_1912_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_address1 <= zext_ln381_fu_1828_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_d0 <= d3_real_5_reg_2559;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_d1 <= grp_fu_906_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_address0 <= zext_ln7_fu_1912_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_address1 <= zext_ln381_fu_1828_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_d0 <= d3_imag_reg_2529;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_d1 <= grp_fu_854_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_address0 <= zext_ln7_fu_1912_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_address1 <= zext_ln381_fu_1828_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_d0 <= d3_imag_13_i_reg_2541;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_d1 <= grp_fu_875_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_address0 <= zext_ln7_fu_1912_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_address1 <= zext_ln381_fu_1828_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_d0 <= d3_imag_2_i_reg_2553;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_d1 <= grp_fu_893_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_address0 <= zext_ln7_fu_1912_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_address1 <= zext_ln381_fu_1828_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_d0 <= d3_imag_5_reg_2565;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_d1 <= grp_fu_911_p2;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_8ul_0_stream_vector_complex_float_8ul_0_data_2_1_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    a_fu_1397_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_q0 when (icmp_ln10_fu_1376_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q0;
    add_ln368_4_fu_1046_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten286_load) + unsigned(ap_const_lv5_1));
    add_ln368_fu_1330_p2 <= std_logic_vector(unsigned(m_fu_1060_p3) + unsigned(ap_const_lv9_10));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_1609_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln368_reg_2220, ap_block_pp0_stage0)
    begin
                ap_condition_1609 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln368_reg_2220 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_450_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_450 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_711_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_711 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln368_fu_1336_p2, ap_start_int)
    begin
        if (((icmp_ln368_fu_1336_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter10_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter10_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_d1_imag_14_phi_fu_839_p6_assign_proc : process(trunc_ln378_reg_2019_pp0_iter4_reg, d1_imag_reg_2470, ap_phi_reg_pp0_iter5_d1_imag_14_reg_836)
    begin
        if ((not((trunc_ln378_reg_2019_pp0_iter4_reg = ap_const_lv3_0)) and not((trunc_ln378_reg_2019_pp0_iter4_reg = ap_const_lv3_4)))) then 
            ap_phi_mux_d1_imag_14_phi_fu_839_p6 <= d1_imag_reg_2470;
        else 
            ap_phi_mux_d1_imag_14_phi_fu_839_p6 <= ap_phi_reg_pp0_iter5_d1_imag_14_reg_836;
        end if; 
    end process;


    ap_phi_mux_d1_real_14_phi_fu_827_p6_assign_proc : process(trunc_ln378_reg_2019_pp0_iter4_reg, d1_real_reg_2465, ap_phi_reg_pp0_iter5_d1_real_14_reg_824)
    begin
        if ((not((trunc_ln378_reg_2019_pp0_iter4_reg = ap_const_lv3_0)) and not((trunc_ln378_reg_2019_pp0_iter4_reg = ap_const_lv3_4)))) then 
            ap_phi_mux_d1_real_14_phi_fu_827_p6 <= d1_real_reg_2465;
        else 
            ap_phi_mux_d1_real_14_phi_fu_827_p6 <= ap_phi_reg_pp0_iter5_d1_real_14_reg_824;
        end if; 
    end process;


    ap_phi_mux_icmp_ln371289_phi_fu_817_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, xor_ln371_reg_2215, ap_loop_init, ap_condition_1609)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_1609)) then 
                ap_phi_mux_icmp_ln371289_phi_fu_817_p4 <= xor_ln371_reg_2215;
            elsif ((ap_loop_init = ap_const_logic_1)) then 
                ap_phi_mux_icmp_ln371289_phi_fu_817_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_icmp_ln371289_phi_fu_817_p4 <= xor_ln371_reg_2215;
            end if;
        else 
            ap_phi_mux_icmp_ln371289_phi_fu_817_p4 <= xor_ln371_reg_2215;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_d1_imag_14_reg_836 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_d1_real_14_reg_824 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_add_ln368290_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, add_ln368290_fu_210, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_add_ln368290_load <= ap_const_lv9_10;
        else 
            ap_sig_allocacmp_add_ln368290_load <= add_ln368290_fu_210;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten286_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten286_fu_198, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten286_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_indvar_flatten286_load <= indvar_flatten286_fu_198;
        end if; 
    end process;


    ap_sig_allocacmp_k288_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, k288_fu_206, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k288_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_k288_load <= k288_fu_206;
        end if; 
    end process;


    ap_sig_allocacmp_m287_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, m287_fu_202, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_m287_load <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_m287_load <= m287_fu_202;
        end if; 
    end process;

    bit_sel_fu_1692_p3 <= bitcast_ln16_fu_1689_p1(31 downto 31);
    bitcast_ln16_fu_1689_p1 <= a_reg_2256_pp0_iter3_reg;
    c_fu_1362_p3 <= 
        ap_const_lv32_248D3132 when (empty_reg_2008(0) = '1') else 
        ap_const_lv32_3F800000;
    d0_imag_fu_1389_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_q1 when (icmp_ln10_fu_1376_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q1;
    d0_real_fu_1381_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_q1 when (icmp_ln10_fu_1376_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_q1;
    d1_22_fu_1559_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_q0 when (icmp_ln10_3_fu_1499_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_q0;
    d1_fu_1513_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_q0 when (icmp_ln10_3_fu_1499_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_q0;
    d1_imag_13_fu_1718_p1 <= xor_ln_fu_1710_p3;
    d1_real_13_fu_1405_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_q0 when (icmp_ln10_fu_1376_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_q0;
    d_fu_1369_p3 <= 
        ap_const_lv32_BF800000 when (empty_reg_2008(0) = '1') else 
        ap_const_lv32_80000000;
    empty_fu_1068_p2 <= "1" when (select_ln368_fu_1052_p3 = ap_const_lv4_4) else "0";

    grp_fu_848_p2_assign_proc : process(grp_fu_848_ce, pre_grp_fu_848_p2, pre_grp_fu_848_p2_reg)
    begin
        if ((grp_fu_848_ce = ap_const_logic_1)) then 
            grp_fu_848_p2 <= pre_grp_fu_848_p2;
        else 
            grp_fu_848_p2 <= pre_grp_fu_848_p2_reg;
        end if; 
    end process;


    grp_fu_854_p2_assign_proc : process(grp_fu_854_ce, pre_grp_fu_854_p2, pre_grp_fu_854_p2_reg)
    begin
        if ((grp_fu_854_ce = ap_const_logic_1)) then 
            grp_fu_854_p2 <= pre_grp_fu_854_p2;
        else 
            grp_fu_854_p2 <= pre_grp_fu_854_p2_reg;
        end if; 
    end process;


    grp_fu_860_p2_assign_proc : process(grp_fu_860_ce, pre_grp_fu_860_p2, pre_grp_fu_860_p2_reg)
    begin
        if ((grp_fu_860_ce = ap_const_logic_1)) then 
            grp_fu_860_p2 <= pre_grp_fu_860_p2;
        else 
            grp_fu_860_p2 <= pre_grp_fu_860_p2_reg;
        end if; 
    end process;


    grp_fu_865_p2_assign_proc : process(grp_fu_865_ce, pre_grp_fu_865_p2, pre_grp_fu_865_p2_reg)
    begin
        if ((grp_fu_865_ce = ap_const_logic_1)) then 
            grp_fu_865_p2 <= pre_grp_fu_865_p2;
        else 
            grp_fu_865_p2 <= pre_grp_fu_865_p2_reg;
        end if; 
    end process;


    grp_fu_870_p2_assign_proc : process(grp_fu_870_ce, pre_grp_fu_870_p2, pre_grp_fu_870_p2_reg)
    begin
        if ((grp_fu_870_ce = ap_const_logic_1)) then 
            grp_fu_870_p2 <= pre_grp_fu_870_p2;
        else 
            grp_fu_870_p2 <= pre_grp_fu_870_p2_reg;
        end if; 
    end process;


    grp_fu_875_p2_assign_proc : process(grp_fu_875_ce, pre_grp_fu_875_p2, pre_grp_fu_875_p2_reg)
    begin
        if ((grp_fu_875_ce = ap_const_logic_1)) then 
            grp_fu_875_p2 <= pre_grp_fu_875_p2;
        else 
            grp_fu_875_p2 <= pre_grp_fu_875_p2_reg;
        end if; 
    end process;


    grp_fu_880_p2_assign_proc : process(grp_fu_880_ce, pre_grp_fu_880_p2, pre_grp_fu_880_p2_reg)
    begin
        if ((grp_fu_880_ce = ap_const_logic_1)) then 
            grp_fu_880_p2 <= pre_grp_fu_880_p2;
        else 
            grp_fu_880_p2 <= pre_grp_fu_880_p2_reg;
        end if; 
    end process;


    grp_fu_884_p2_assign_proc : process(grp_fu_884_ce, pre_grp_fu_884_p2, pre_grp_fu_884_p2_reg)
    begin
        if ((grp_fu_884_ce = ap_const_logic_1)) then 
            grp_fu_884_p2 <= pre_grp_fu_884_p2;
        else 
            grp_fu_884_p2 <= pre_grp_fu_884_p2_reg;
        end if; 
    end process;


    grp_fu_888_p2_assign_proc : process(grp_fu_888_ce, pre_grp_fu_888_p2, pre_grp_fu_888_p2_reg)
    begin
        if ((grp_fu_888_ce = ap_const_logic_1)) then 
            grp_fu_888_p2 <= pre_grp_fu_888_p2;
        else 
            grp_fu_888_p2 <= pre_grp_fu_888_p2_reg;
        end if; 
    end process;


    grp_fu_893_p2_assign_proc : process(grp_fu_893_ce, pre_grp_fu_893_p2, pre_grp_fu_893_p2_reg)
    begin
        if ((grp_fu_893_ce = ap_const_logic_1)) then 
            grp_fu_893_p2 <= pre_grp_fu_893_p2;
        else 
            grp_fu_893_p2 <= pre_grp_fu_893_p2_reg;
        end if; 
    end process;


    grp_fu_898_p2_assign_proc : process(grp_fu_898_ce, pre_grp_fu_898_p2, pre_grp_fu_898_p2_reg)
    begin
        if ((grp_fu_898_ce = ap_const_logic_1)) then 
            grp_fu_898_p2 <= pre_grp_fu_898_p2;
        else 
            grp_fu_898_p2 <= pre_grp_fu_898_p2_reg;
        end if; 
    end process;


    grp_fu_902_p2_assign_proc : process(grp_fu_902_ce, pre_grp_fu_902_p2, pre_grp_fu_902_p2_reg)
    begin
        if ((grp_fu_902_ce = ap_const_logic_1)) then 
            grp_fu_902_p2 <= pre_grp_fu_902_p2;
        else 
            grp_fu_902_p2 <= pre_grp_fu_902_p2_reg;
        end if; 
    end process;


    grp_fu_906_p2_assign_proc : process(grp_fu_906_ce, pre_grp_fu_906_p2, pre_grp_fu_906_p2_reg)
    begin
        if ((grp_fu_906_ce = ap_const_logic_1)) then 
            grp_fu_906_p2 <= pre_grp_fu_906_p2;
        else 
            grp_fu_906_p2 <= pre_grp_fu_906_p2_reg;
        end if; 
    end process;


    grp_fu_911_p2_assign_proc : process(grp_fu_911_ce, pre_grp_fu_911_p2, pre_grp_fu_911_p2_reg)
    begin
        if ((grp_fu_911_ce = ap_const_logic_1)) then 
            grp_fu_911_p2 <= pre_grp_fu_911_p2;
        else 
            grp_fu_911_p2 <= pre_grp_fu_911_p2_reg;
        end if; 
    end process;


    grp_fu_916_p2_assign_proc : process(grp_fu_916_ce, pre_grp_fu_916_p2, pre_grp_fu_916_p2_reg)
    begin
        if ((grp_fu_916_ce = ap_const_logic_1)) then 
            grp_fu_916_p2 <= pre_grp_fu_916_p2;
        else 
            grp_fu_916_p2 <= pre_grp_fu_916_p2_reg;
        end if; 
    end process;


    grp_fu_920_p2_assign_proc : process(grp_fu_920_ce, pre_grp_fu_920_p2, pre_grp_fu_920_p2_reg)
    begin
        if ((grp_fu_920_ce = ap_const_logic_1)) then 
            grp_fu_920_p2 <= pre_grp_fu_920_p2;
        else 
            grp_fu_920_p2 <= pre_grp_fu_920_p2_reg;
        end if; 
    end process;

    grp_fu_971_p2 <= ap_const_lv32_BF3504F3;
    icmp_ln10_1_fu_1216_p2 <= "1" when (or_ln_fu_1196_p3 = ap_const_lv3_5) else "0";
    icmp_ln10_2_fu_1477_p2 <= "1" when (or_ln378_1_fu_1413_p4 = ap_const_lv3_6) else "0";
    icmp_ln10_3_fu_1499_p2 <= "1" when (or_ln378_2_fu_1456_p3 = ap_const_lv3_7) else "0";
    icmp_ln10_fu_1376_p2 <= "0" when (trunc_ln378_reg_2019 = ap_const_lv3_0) else "1";
    icmp_ln368_fu_1336_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten286_load = ap_const_lv5_1F) else "0";
    k_fu_1310_p2 <= std_logic_vector(unsigned(select_ln368_fu_1052_p3) + unsigned(ap_const_lv4_4));
    lshr_ln7_1_fu_1126_p3 <= (tmp_s_fu_1116_p4 & ap_const_lv1_1);
    lshr_ln7_fu_1904_p4 <= ((tmp_s_reg_2037_pp0_iter9_reg & ap_const_lv1_1) & tmp_5_reg_2029_pp0_iter9_reg);
    lshr_ln_fu_1822_p3 <= (tmp_reg_2024_pp0_iter8_reg & tmp_5_reg_2029_pp0_iter8_reg);
    m_fu_1060_p3 <= 
        ap_sig_allocacmp_m287_load when (ap_phi_mux_icmp_ln371289_phi_fu_817_p4(0) = '1') else 
        ap_sig_allocacmp_add_ln368290_load;
    or_ln378_1_fu_1413_p4 <= ((tmp_5_reg_2029 & ap_const_lv1_1) & trunc_ln378_1_reg_2122);
    or_ln378_2_fu_1456_p3 <= (tmp_5_reg_2029 & ap_const_lv2_3);
    or_ln_fu_1196_p3 <= (tmp_226_fu_1186_p4 & ap_const_lv1_1);
    select_ln10_2_fu_1483_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_q1 when (icmp_ln10_2_fu_1477_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_q1;
    select_ln10_3_fu_1505_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_q1 when (icmp_ln10_3_fu_1499_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_q1;
    select_ln10_4_fu_1521_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_q1 when (icmp_ln10_1_reg_2207(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q1;
    select_ln10_5_fu_1535_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_q1 when (icmp_ln10_2_fu_1477_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_q1;
    select_ln10_6_fu_1551_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_q1 when (icmp_ln10_3_fu_1499_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_q1;
    select_ln10_fu_1463_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_q1 when (icmp_ln10_1_reg_2207(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q1;
    select_ln11_2_fu_1491_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_q0 when (icmp_ln10_2_fu_1477_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_q0;
    select_ln11_4_fu_1528_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_q0 when (icmp_ln10_1_reg_2207(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_q0;
    select_ln11_5_fu_1543_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_q0 when (icmp_ln10_2_fu_1477_p2(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_q0;
    select_ln11_fu_1470_p3 <= 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_q0 when (icmp_ln10_1_reg_2207(0) = '1') else 
        FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_q0;
    select_ln368_fu_1052_p3 <= 
        ap_sig_allocacmp_k288_load when (ap_phi_mux_icmp_ln371289_phi_fu_817_p4(0) = '1') else 
        ap_const_lv4_0;
    tmp_226_fu_1186_p4 <= select_ln368_fu_1052_p3(2 downto 1);
    tmp_6_fu_1316_p3 <= k_fu_1310_p2(3 downto 3);
    tmp_fu_1078_p4 <= m_fu_1060_p3(7 downto 3);
    tmp_s_fu_1116_p4 <= m_fu_1060_p3(7 downto 4);
    trunc_ln16_fu_1706_p1 <= bitcast_ln16_fu_1689_p1(31 - 1 downto 0);
    trunc_ln378_1_fu_1204_p1 <= select_ln368_fu_1052_p3(1 - 1 downto 0);
    trunc_ln378_fu_1074_p1 <= select_ln368_fu_1052_p3(3 - 1 downto 0);
    tw_21_fu_1449_p3 <= 
        ap_const_lv32_BEC3EF15 when (empty_reg_2008(0) = '1') else 
        ap_const_lv32_BF6C835E;
    tw_46_i_fu_1421_p3 <= 
        ap_const_lv32_BEC3EF15 when (empty_reg_2008(0) = '1') else 
        ap_const_lv32_3F6C835E;
    tw_47_i_fu_1442_p3 <= 
        ap_const_lv32_BF6C835E when (empty_reg_2008(0) = '1') else 
        ap_const_lv32_BEC3EF15;
    tw_48_i_fu_1428_p3 <= 
        ap_const_lv32_BF3504F3 when (empty_reg_2008(0) = '1') else 
        ap_const_lv32_3F3504F3;
    tw_fu_1435_p3 <= 
        ap_const_lv32_BF6C835E when (empty_reg_2008(0) = '1') else 
        ap_const_lv32_3EC3EF15;
    xor_ln16_fu_1700_p2 <= (bit_sel_fu_1692_p3 xor ap_const_lv1_1);
    xor_ln371_fu_1324_p2 <= (tmp_6_fu_1316_p3 xor ap_const_lv1_1);
    xor_ln_fu_1710_p3 <= (xor_ln16_fu_1700_p2 & trunc_ln16_fu_1706_p1);
    zext_ln381_1_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1078_p4),64));
    zext_ln381_fu_1828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_1822_p3),64));
    zext_ln7_1_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln7_1_fu_1126_p3),64));
    zext_ln7_fu_1912_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln7_fu_1904_p4),64));
end behav;
