
*** Running vivado
    with args -log top_layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_layer.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_layer.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 414.113 ; gain = 97.297
Command: link_design -top top_layer -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 818.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0-slowed/cortex_m0.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 962.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 966.395 ; gain = 547.582
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.937 . Memory (MB): peak = 985.367 ; gain = 18.973

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1150d7a32

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1529.480 ; gain = 544.113

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1150d7a32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1865.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1150d7a32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1865.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 927fbdc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1865.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 927fbdc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.327 . Memory (MB): peak = 1865.684 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 927fbdc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 1865.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 927fbdc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 1865.684 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1865.684 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b34a5c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1865.684 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b34a5c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1865.684 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b34a5c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1865.684 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1865.684 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b34a5c6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1865.684 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1865.684 ; gain = 899.289
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1865.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0/cortex_m0.runs/impl_1/top_layer_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_layer_drc_opted.rpt -pb top_layer_drc_opted.pb -rpx top_layer_drc_opted.rpx
Command: report_drc -file top_layer_drc_opted.rpt -pb top_layer_drc_opted.pb -rpx top_layer_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0/cortex_m0.runs/impl_1/top_layer_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1865.684 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b7e1239e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1865.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1716607cb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 212a9004b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 212a9004b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1865.684 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 212a9004b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 214dabd06

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a53aa1eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a53aa1eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17b8d51a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 58 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 14 nets or LUTs. Breaked 0 LUT, combined 14 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1865.684 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             14  |                    14  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             14  |                    14  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20496839d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1865.684 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2183b7f1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1865.684 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2183b7f1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26ded17dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 229701998

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23ad3968a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2810a86f6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c2f76a6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14feb4c75

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 20d323c91

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.684 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 20d323c91

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1865.684 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1360b3938

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-252.680 | TNS=-125541.686 |
Phase 1 Physical Synthesis Initialization | Checksum: 2095ba9fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1868.637 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1378066fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1868.637 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1360b3938

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1868.637 ; gain = 2.953

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-239.715. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10d15e174

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953
Phase 4.1 Post Commit Optimization | Checksum: 10d15e174

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10d15e174

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10d15e174

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953
Phase 4.3 Placer Reporting | Checksum: 10d15e174

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.637 ; gain = 0.000

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11ecfa3e8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953
Ending Placer Task | Checksum: 26cc0987

Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1868.637 ; gain = 2.953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.790 . Memory (MB): peak = 1871.539 ; gain = 2.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0/cortex_m0.runs/impl_1/top_layer_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_layer_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1871.539 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_layer_utilization_placed.rpt -pb top_layer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_layer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1872.492 ; gain = 0.953
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.745 . Memory (MB): peak = 1904.832 ; gain = 32.340
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.78s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1904.832 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.715 | TNS=-118451.848 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f1904098

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1904.859 ; gain = 0.027
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.715 | TNS=-118451.848 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1f1904098

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1904.859 ; gain = 0.027

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.715 | TNS=-118451.848 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit_inst/i_addr1_mux_datapath[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit_inst/i_addr1_mux_datapath[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.709 | TNS=-118446.194 |
INFO: [Physopt 32-702] Processed net control_unit_inst/i_addr1_mux_datapath[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.646 | TNS=-118446.136 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/o_data1[30]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.607 | TNS=-118446.093 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/o_data1[30]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.580 | TNS=-118446.020 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[1][30]_C_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][30]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][30]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][30]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.531 | TNS=-118445.270 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][30]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][30]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][30]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.481 | TNS=-118445.227 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][30]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][30]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][30]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.468 | TNS=-118445.183 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][30]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][30]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][30]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.464 | TNS=-118445.256 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][30]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][30]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.464 | TNS=-118444.965 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][30]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][30]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.462 | TNS=-118444.266 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][30]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_77.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][30]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_77. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.462 | TNS=-118444.252 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][30]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][30]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][30]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.457 | TNS=-118444.128 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_77. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][29]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][29]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][29]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.380 | TNS=-118440.250 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__6_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__6_i_19
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.376 | TNS=-118440.119 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][29]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][29]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.326 | TNS=-118437.594 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][29]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][29]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][29]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.305 | TNS=-118437.158 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][29]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.140 | TNS=-118426.266 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__6_i_21
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.123 | TNS=-118425.145 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_27. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__6_i_12_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.122 | TNS=-118425.080 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-239.098 | TNS=-118422.773 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__6_i_21_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__6_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.942 | TNS=-118412.478 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.875 | TNS=-118407.894 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.866 | TNS=-118406.773 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_75.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][28]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_75. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.807 | TNS=-118402.480 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.801 | TNS=-118401.957 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][28]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][28]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][28]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.792 | TNS=-118400.538 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_25. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__5_i_10_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.781 | TNS=-118399.446 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_16
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.682 | TNS=-118389.646 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.669 | TNS=-118388.365 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.602 | TNS=-118381.729 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][26]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_18
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.502 | TNS=-118368.531 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.209 | TNS=-118329.852 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][25]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][25]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][25]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.190 | TNS=-118326.738 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_19
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.178 | TNS=-118325.159 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][25]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][25]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][25]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.173 | TNS=-118324.671 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_24. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__5_i_11_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.168 | TNS=-118324.009 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][25]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][25]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][25]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.036 | TNS=-118306.270 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][25]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][25]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][25]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-238.035 | TNS=-118305.215 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_104.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[2][25]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_104. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.992 | TNS=-118298.958 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][25]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][25]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][25]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.913 | TNS=-118288.430 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_88.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][25]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_88. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.895 | TNS=-118284.552 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_104. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.858 | TNS=-118278.811 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_20
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.821 | TNS=-118272.706 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_21
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.793 | TNS=-118268.086 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.686 | TNS=-118250.427 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_23. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__5_i_12_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.660 | TNS=-118246.135 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_21_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.341 | TNS=-118193.508 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.334 | TNS=-118192.278 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.326 | TNS=-118190.444 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__5_i_21_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.288 | TNS=-118184.180 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_103.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[2][24]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_103. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.223 | TNS=-118173.339 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.212 | TNS=-118171.112 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_103. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.129 | TNS=-118156.720 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.027 | TNS=-118139.113 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.011 | TNS=-118135.584 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][24]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][24]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-237.007 | TNS=-118134.820 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.982 | TNS=-118130.571 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.982 | TNS=-118129.617 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][24]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][24]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.981 | TNS=-118129.014 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_103. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_21. Net driver datapath_inst/core_register/i__carry__4_i_10 was replaced.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.796 | TNS=-118092.416 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_data_reg[2]_21.  Re-placed instance datapath_inst/core_register/i__carry__4_i_10
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.760 | TNS=-118085.292 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.633 | TNS=-118060.147 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_17
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.479 | TNS=-118029.653 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_21. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_10_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.355 | TNS=-118005.111 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_16
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.133 | TNS=-117961.150 |
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_17_comp_1
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-236.058 | TNS=-117946.300 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.841 | TNS=-117903.335 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.831 | TNS=-117902.964 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.823 | TNS=-117901.378 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.790 | TNS=-117895.164 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[1][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.770 | TNS=-117890.813 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.727 | TNS=-117881.733 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.630 | TNS=-117862.750 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][22]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.586 | TNS=-117853.837 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.571 | TNS=-117851.909 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][22]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.558 | TNS=-117849.180 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_93.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][22]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_93. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.532 | TNS=-117843.032 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][22]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][22]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.527 | TNS=-117842.690 |
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][22]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.510 | TNS=-117839.023 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.508 | TNS=-117836.236 |
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.504 | TNS=-117835.145 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_29.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[7][22]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.490 | TNS=-117832.133 |
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_18
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.319 | TNS=-117792.639 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.116 | TNS=-117745.745 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_20. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_11_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-235.109 | TNS=-117744.123 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.956 | TNS=-117708.776 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.909 | TNS=-117696.880 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[2][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.873 | TNS=-117688.316 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[0][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.800 | TNS=-117670.825 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[3][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.625 | TNS=-117629.737 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][21]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][21]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.595 | TNS=-117622.585 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__4_i_21
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.287 | TNS=-117541.269 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.255 | TNS=-117532.822 |
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_19. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_12_comp.
INFO: [Physopt 32-735] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.115 | TNS=-117495.852 |
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.101 | TNS=-117491.465 |
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[6][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-234.077 | TNS=-117484.989 |
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][20]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_43.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[6][20]_LDC_i_2
INFO: [Physopt 32-735] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_43. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-233.977 | TNS=-117458.374 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[5][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][20]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][20]_C_i_1__0
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][20]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net datapath_inst/r_reg[7][20]_C_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][20]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_data_reg[2]_17.  Re-placed instance datapath_inst/core_register/i__carry__3_i_10
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_16
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_17
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_17. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_10_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_17_comp_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][18]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[1][18]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][18]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][18]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][18]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][18]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][18]_C_i_1__0
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_9.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[1][18]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][18]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][18]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][18]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_89.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[3][18]_LDC_i_2
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][18]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_73.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][18]_LDC_i_2
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][18]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_105.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[2][18]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_16. Net driver datapath_inst/core_register/i__carry__3_i_11 was replaced.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_data_reg[2]_16.  Re-placed instance datapath_inst/core_register/i__carry__3_i_11
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_16. Net driver datapath_inst/core_register/i__carry__3_i_11 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_19
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_16. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_11_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_19_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_19_comp_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[5][17]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[5][17]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][17]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][17]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_56.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[5][17]_LDC_i_2
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[6][17]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[6][17]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[3][17]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[3][17]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_72.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][17]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_15. Net driver datapath_inst/core_register/i__carry__3_i_12 was replaced.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/r_data_reg[2]_15.  Re-placed instance datapath_inst/core_register/i__carry__3_i_12
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_15. Net driver datapath_inst/core_register/i__carry__3_i_12 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_15. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_12_comp.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_20
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__3_i_21_n_0.  Re-placed instance datapath_inst/core_register/i__carry__3_i_21_comp_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[2][16]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[2][16]_C_i_1__0
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[7][16]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[7][16]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[4][16]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[4][16]_C_i_1__0
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][16]_C_i_1__0_n_0. Replicated 3 times.
INFO: [Physopt 32-663] Processed net datapath_inst/r_reg[0][16]_C_i_1__0_n_0.  Re-placed instance datapath_inst/r_reg[0][16]_C_i_1__0
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][16]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_71.  Re-placed instance datapath_inst/instruction_register/r_reg_reg[4][16]_LDC_i_2
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][16]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__2_i_17
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__2_i_16_n_0.  Re-placed instance datapath_inst/core_register/i__carry__2_i_16
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_13. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_10_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-663] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0.  Re-placed instance datapath_inst/core_register/i__carry__2_i_17_comp_1
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][14]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][14]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][14]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][14]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][14]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_12. Net driver datapath_inst/core_register/i__carry__2_i_11 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_12. Net driver datapath_inst/core_register/i__carry__2_i_11 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_12. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_11_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][13]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][13]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][13]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_107. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_9. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_10_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][10]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][10]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][10]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_121. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_7. Net driver datapath_inst/core_register/i__carry__1_i_12 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_7. Net driver datapath_inst/core_register/i__carry__1_i_12 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][8]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][8]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][8]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_60. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_6. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][7]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][7]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_126. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_126. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[0][7]_LDC_i_2_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][7]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_94. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_94. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][7]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][7]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][7]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][7]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][7]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_14. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][7]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[6][7]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_46. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_46. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[6][7]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][7]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[4][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_4. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_11_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][5]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][5]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][5]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_3. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_12_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_11_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][3]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][3]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_122. Net driver datapath_inst/instruction_register/r_reg_reg[0][3]_LDC_i_2 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][3]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][3]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][3]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_122. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_data_reg[2]_2. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/i__carry_i_25_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_25_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/o_bits_OBUF[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_59. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_9. Net driver datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_2 was replaced.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_2_repN. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_12_replica_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_9. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][2]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_26_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_89. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][2]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[7][2]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][2]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][2]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_data_reg[2]_1. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/i__carry_i_27_n_0. Net driver datapath_inst/core_register/i__carry_i_27 was replaced.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_1. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_13_comp.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/i__carry_i_27_n_0. Net driver datapath_inst/core_register/i__carry_i_27 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net control_unit_inst/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/i__carry_i_27_n_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_27_comp.
INFO: [Physopt 32-710] Processed net control_unit_inst/DI[0]. Critical path length was reduced through logic transformation on cell control_unit_inst/i__carry_i_4_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_28_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_72. Net driver datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_2 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_72. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_0. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry_i_14_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][0]_C_i_1__0_n_0. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][0]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_119. Net driver datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_2 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-81] Processed net datapath_inst/o_bits_OBUF[0]. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_87. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_87. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_119. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/r_data_reg[2]_30. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_30_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_30_repN. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__6_i_9_replica_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_15_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_62. Net driver datapath_inst/instruction_register/r_reg_reg[5][31]_LDC_i_2 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_26. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__5_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][27]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][27]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][27]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_122. Net driver datapath_inst/instruction_register/r_reg_reg[0][27]_LDC_i_2 was replaced.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_122. Net driver datapath_inst/instruction_register/r_reg_reg[0][27]_LDC_i_2 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][27]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_122. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/r_data_reg[2]_22. Net driver datapath_inst/core_register/i__carry__4_i_9 was replaced.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][23]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][23]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_59. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_22. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__4_i_9_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_18. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__3_i_9_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][19]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][19]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_14. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__2_i_9_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][15]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_10. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_9_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][11]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][11]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][11]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/w_addr1_mux[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/w_addr1_mux[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/w_addr1_mux[1]_repN. Replicated 1 times.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/w_addr1_mux[1]_repN_1. Net driver datapath_inst/instruction_register/o_data1[31]_i_3_replica_1 was replaced.
INFO: [Physopt 32-81] Processed net control_unit_inst/i_addr1_mux_datapath[1]. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_addr1_mux_datapath[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/w_addr1_mux[0]_repN. Replicated 2 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/w_addr1_mux[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[6][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_addr1_mux_datapath[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][30]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][30]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_93. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][29]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][26]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_121. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_60. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_103. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_54. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][20]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][20]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][16]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_119. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][14]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_107. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_121. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_60. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][7]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_110. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][5]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][3]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_122. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_25_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_59. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_28_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_72. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_119. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_30_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_122. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_59. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][19]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_90. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][15]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][11]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/w_addr1_mux[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[6][30]_P_0. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 1d68b714b

Time (s): cpu = 00:01:15 ; elapsed = 00:02:55 . Memory (MB): peak = 1913.938 ; gain = 9.105

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_addr1_mux_datapath[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[3][30]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][30]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_93. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][29]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][26]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][26]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_121. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_60. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][24]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][20]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[0][16]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][16]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_119. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][14]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_107. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Critical path length was reduced through logic transformation on cell datapath_inst/alu_inst/i__carry__1_i_27_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_9_repN. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_10_comp_3.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/i__carry__1_i_17_n_0. Replicated 1 times.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_9_repN. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__1_i_10_comp_4.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[2][7]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_62. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][7]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][7]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_110. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_110. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][7]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/core_register/r_data_reg[2]_5. Critical path length was reduced through logic transformation on cell datapath_inst/core_register/i__carry__0_i_10_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_13. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][6]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[5][6]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_61. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[5][6]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_77. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_77. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][6]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_109. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[2][6]_LDC_i_2_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_93. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_93. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_93. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[3][6]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][5]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][3]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_122. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_25_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_59. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_89. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_28_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/instruction_register/r_we_cr_reg_72. Net driver datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_2 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_72. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_72. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[4][1]_LDC_i_2_comp.
INFO: [Physopt 32-81] Processed net datapath_inst/core_register/i__carry_i_27_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_27_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/instruction_register/r_we_cr_reg_8. Critical path length was reduced through logic transformation on cell datapath_inst/instruction_register/r_reg_reg[1][1]_LDC_i_2_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_119. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_30_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_14. Replicated 1 times.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_122. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_59. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Critical path length was reduced through logic transformation on cell datapath_inst/alu_inst/i__carry__3_i_26_comp.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_18_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net datapath_inst/core_register/i__carry__3_i_15_n_0. Net driver datapath_inst/core_register/i__carry__3_i_15_comp_1 was replaced.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][19]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][19]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][15]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][11]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/w_addr1_mux[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[6][30]_P_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/i_addr1_mux_datapath[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/o_data1[30]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[3][30]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_93. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][29]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_13[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][28]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][26]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_121. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][25]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_60. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_12[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][24]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][22]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_61. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][21]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_11[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][20]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][18]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][17]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_56. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_10[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][16]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_119. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][14]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][13]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][12]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_107. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_9_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][10]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_50. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_73. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][8]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Common 17-14] Message 'Physopt 32-608' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][7]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][7]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[6][6]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][6]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][5]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__0_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][4]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_57. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][4]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][3]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_122. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][3]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_2_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_25_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_26_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[2][2]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_59. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][2]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_28_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[4][1]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_52. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_72. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][1]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_data_reg[6]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry_i_29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][0]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_119. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_reg_reg[1][0]_LDC_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/data1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_62. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_alu_opcode_reg[1]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[32]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_6[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_30_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__6_i_14_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][31]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/flags/r_data_reg[1]_LDC_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_5[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][27]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__1_122. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_4[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__4_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[0][23]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__1_59. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_3[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_18_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[5][19]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_55. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep__0_58. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_2[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__2_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][15]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep__0_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[1][11]_C_i_1__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit_inst/r_rgf[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/data0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/alu_inst/r_alu_input_reg[0]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_data_reg[2]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/i__carry__1_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/r_reg[7][9]_C_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/r_we_cr_reg_rep_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/instruction_register/w_addr1_mux[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_we_cr_reg_rep_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net datapath_inst/core_register/r_reg_reg[6][30]_P_0. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 11b5421ab

Time (s): cpu = 00:01:57 ; elapsed = 00:04:36 . Memory (MB): peak = 1914.844 ; gain = 10.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1914.844 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-209.062 | TNS=-101241.894 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |         30.653  |      17209.953  |           84  |              0  |                   584  |           0  |           2  |  00:04:36  |
|  Total          |         30.653  |      17209.953  |           84  |              0  |                   584  |           0  |           3  |  00:04:36  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1914.844 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 12ae0e7df

Time (s): cpu = 00:01:57 ; elapsed = 00:04:36 . Memory (MB): peak = 1914.844 ; gain = 10.012
INFO: [Common 17-83] Releasing license: Implementation
2022 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:57 ; elapsed = 00:04:37 . Memory (MB): peak = 1914.844 ; gain = 42.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.836 . Memory (MB): peak = 1922.582 ; gain = 7.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0/cortex_m0.runs/impl_1/top_layer_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 486b6d5b ConstDB: 0 ShapeSum: 6181e119 RouteDB: 0
Post Restoration Checksum: NetGraph: 439110bf NumContArr: 890c7035 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: cc9d80f4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1958.035 ; gain = 26.309

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: cc9d80f4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1964.070 ; gain = 32.344

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: cc9d80f4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1964.070 ; gain = 32.344
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 193b9aa40

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1981.703 ; gain = 49.977
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-205.085| TNS=-99051.977| WHS=-0.106 | THS=-13.056|


Router Utilization Summary
  Global Vertical Routing Utilization    = 4.08333 %
  Global Horizontal Routing Utilization  = 3.19095 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5940
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4950
  Number of Partially Routed Nets     = 990
  Number of Node Overlaps             = 4122

Phase 2 Router Initialization | Checksum: 1f0ff37e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1981.949 ; gain = 50.223

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f0ff37e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1981.949 ; gain = 50.223
Phase 3 Initial Routing | Checksum: 24450efe1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1985.973 ; gain = 54.246
INFO: [Route 35-580] Design has 22 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                              |
+====================+===================+==================================================+
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[5][29]_C/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[2][28]_C/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[6][25]_C/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[7][22]_C/D |
| sys_clk_pin        | sys_clk_pin       | datapath_inst/core_register/r_reg_reg[6][21]_P/D |
+--------------------+-------------------+--------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 976
 Number of Nodes with overlaps = 299
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-216.508| TNS=-105739.666| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22b6ceb06

Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1985.973 ; gain = 54.246

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-219.613| TNS=-107471.096| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 176664a22

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1985.973 ; gain = 54.246
Phase 4 Rip-up And Reroute | Checksum: 176664a22

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1985.973 ; gain = 54.246

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17e7cff9e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 1985.973 ; gain = 54.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-216.393| TNS=-105642.255| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: de5560b8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1992.027 ; gain = 60.301

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: de5560b8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1992.027 ; gain = 60.301
Phase 5 Delay and Skew Optimization | Checksum: de5560b8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1992.027 ; gain = 60.301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11d0962a9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1992.027 ; gain = 60.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-216.267| TNS=-105560.532| WHS=0.088  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11d0962a9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1992.027 ; gain = 60.301
Phase 6 Post Hold Fix | Checksum: 11d0962a9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1992.027 ; gain = 60.301

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.01309 %
  Global Horizontal Routing Utilization  = 5.18313 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 130c258b7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1992.027 ; gain = 60.301

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 130c258b7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1992.027 ; gain = 60.301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 128939cd5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1992.027 ; gain = 60.301

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-216.267| TNS=-105560.532| WHS=0.088  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 128939cd5

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1992.027 ; gain = 60.301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1992.027 ; gain = 60.301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
2041 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1992.027 ; gain = 69.445
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.855 . Memory (MB): peak = 1999.438 ; gain = 7.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0/cortex_m0.runs/impl_1/top_layer_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_layer_drc_routed.rpt -pb top_layer_drc_routed.pb -rpx top_layer_drc_routed.rpx
Command: report_drc -file top_layer_drc_routed.rpt -pb top_layer_drc_routed.pb -rpx top_layer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0/cortex_m0.runs/impl_1/top_layer_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_layer_methodology_drc_routed.rpt -pb top_layer_methodology_drc_routed.pb -rpx top_layer_methodology_drc_routed.rpx
Command: report_methodology -file top_layer_methodology_drc_routed.rpt -pb top_layer_methodology_drc_routed.pb -rpx top_layer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/aluno/Documents/cortex-m0-v4/cortex-m0/cortex_m0.runs/impl_1/top_layer_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2022.543 ; gain = 8.941
INFO: [runtcl-4] Executing : report_power -file top_layer_power_routed.rpt -pb top_layer_power_summary_routed.pb -rpx top_layer_power_routed.rpx
Command: report_power -file top_layer_power_routed.rpt -pb top_layer_power_summary_routed.pb -rpx top_layer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2053 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_layer_route_status.rpt -pb top_layer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_layer_timing_summary_routed.rpt -pb top_layer_timing_summary_routed.pb -rpx top_layer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_layer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_layer_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_layer_bus_skew_routed.rpt -pb top_layer_bus_skew_routed.pb -rpx top_layer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_layer.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net control_unit_inst/r_we_cr_reg_0 is a gated clock net sourced by a combinational pin control_unit_inst/r_data_reg[1]_LDC_i_1/O, cell control_unit_inst/r_data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 898 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_layer.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2496.234 ; gain = 462.910
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 04:30:58 2024...

*** Running vivado
    with args -log top_layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_layer.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_layer.tcl -notrace
Command: open_checkpoint top_layer_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 817.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1527.727 ; gain = 7.645
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.723 . Memory (MB): peak = 1527.727 ; gain = 7.645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1527.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 19f4747d1
----- Checksum: PlaceDB: f69c242d ShapeSum: 6181e119 RouteDB: 4729428b 
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1527.727 ; gain = 1212.863
Command: write_bitstream -force top_layer.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net control_unit_inst/r_we_cr_reg_0 is a gated clock net sourced by a combinational pin control_unit_inst/r_data_reg[1]_LDC_i_1/O, cell control_unit_inst/r_data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][0]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[0]_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[7][0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][10]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[10]_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[7][10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][11]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[11]_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[7][11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][12]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[12]_9 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[7][12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_15 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[11][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[11][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_16 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[13][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[13][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_17 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[9][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[9][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_18 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[8][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[8][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_22 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[0][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_23 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[6][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_26 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[10][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[10][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_27 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[12][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[12][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_28 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[14][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[14][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_3 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[1][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_30 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[16][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[16][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_31 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[17][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[17][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_32 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[19][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[19][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_33 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[15][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[15][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_36 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[18][13]_LDC_i_1/O, cell datapath_inst/instruction_register/r_reg_reg[18][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_4 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[2][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_5 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[3][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_6 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[4][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net datapath_inst/instruction_register/o_data1_reg[13]_7 is a gated clock net sourced by a combinational pin datapath_inst/instruction_register/r_reg_reg[5][13]_LDC_i_1__0/O, cell datapath_inst/instruction_register/r_reg_reg[5][13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 898 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_layer.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2035.500 ; gain = 507.773
INFO: [Common 17-206] Exiting Vivado at Wed Jan 17 04:37:31 2024...
