# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../OctaBit.srcs/sources_1/imports/new/pkg_processor.vhd" \
"../../../../OctaBit.srcs/sources_1/new/alu.vhd" \
"../../../../OctaBit.srcs/sources_1/new/branch_controller.vhd" \
"../../../../OctaBit.srcs/sources_1/new/data_memory_1024B.vhd" \
"../../../../OctaBit.srcs/sources_1/new/decoder.vhd" \
"../../../../OctaBit.srcs/sources_1/imports/new/pkg_io.vhd" \
"../../../../OctaBit.srcs/sources_1/new/mem_mapped_io.vhd" \
"../../../../OctaBit.srcs/sources_1/imports/new/pkg_instrmem.vhd" \
"../../../../OctaBit.srcs/sources_1/new/program_counter.vhd" \
"../../../../OctaBit.srcs/sources_1/new/program_memory.vhd" \
"../../../../OctaBit.srcs/sources_1/new/register_file.vhd" \
"../../../../OctaBit.srcs/sources_1/new/seg_view_controller.vhd" \
"../../../../OctaBit.srcs/sources_1/new/stackpointer.vhd" \
"../../../../OctaBit.srcs/sources_1/new/status_registry.vhd" \
"../../../../OctaBit.srcs/sources_1/new/toplevel.vhd" \
"../../../../OctaBit.srcs/sources_1/new/z_address.vhd" \
"../../../../OctaBit.srcs/sim_1/new/top_testbench.vhd" \

# Do not sort compile order
nosort
