
---------- Begin Simulation Statistics ----------
host_inst_rate                                 121289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 322704                       # Number of bytes of host memory used
host_seconds                                   164.90                       # Real time elapsed on the host
host_tick_rate                              599303216                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.098823                       # Number of seconds simulated
sim_ticks                                 98822772000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4721170                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 87168.504997                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 85590.269813                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1843558                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   250837136000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.609512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2877612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            297568                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 220826576500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.546484                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580043                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 131698.304715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 135010.397599                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983014                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   76951451143                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40027                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  73482649143                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347265                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544274                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 23761.132823                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 48761.345541                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.288751                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            191721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4555508146                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    734931000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6288485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 94684.235896                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 94199.540457                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2826572                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    327788587143                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.550516                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3461913                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             337595                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 294309225643                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.496831                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124317                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999762                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000265                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.755857                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.271531                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6288485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 94684.235896                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 94199.540457                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2826572                       # number of overall hits
system.cpu.dcache.overall_miss_latency   327788587143                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.550516                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3461913                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            337595                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 294309225643                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.496831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124317                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599041                       # number of replacements
system.cpu.dcache.sampled_refs                2600065                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.620092                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3350837                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500955778000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13700437                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 71136.718750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 67968.253968                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13700309                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        9105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      8564000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               107876.448819                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13700437                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 71136.718750                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 67968.253968                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13700309                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         9105500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      8564000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.184725                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             94.579151                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13700437                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 71136.718750                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 67968.253968                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13700309                       # number of overall hits
system.cpu.icache.overall_miss_latency        9105500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      8564000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 94.579151                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13700309                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 81553.271453                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    114217232395                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               1400523                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     83178.063205                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 108484.920366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        14612                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            450076500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.270239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       5411                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    2460                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       320139000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.147381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  2951                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       172083.359403                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  162670.137231                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        1400634                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           202978689500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.457155                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      1179537                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     69581                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      180556369500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.430186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 1109954                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524253                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    136864.826572                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 121624.881355                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         71751795925                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524253                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    63762208925                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524253                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs   12791.942953                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.762013                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                       298                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs            3811999                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600194                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        171677.378248                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   162526.458682                       # average overall mshr miss latency
system.l2.demand_hits                         1415246                       # number of demand (read+write) hits
system.l2.demand_miss_latency            203428766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.455715                       # miss rate for demand accesses
system.l2.demand_misses                       1184948                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      72041                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       180876508500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.428008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  1112905                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.583405                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.211423                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9558.500271                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3463.961458                       # Average occupied blocks per context
system.l2.overall_accesses                    2600194                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       171677.378248                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  117406.880521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        1415246                       # number of overall hits
system.l2.overall_miss_latency           203428766000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.455715                       # miss rate for overall accesses
system.l2.overall_misses                      1184948                       # number of overall misses
system.l2.overall_mshr_hits                     72041                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      295093740895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.966631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2513428                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.923452                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       1293316                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      4186109                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted          353320                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      6791886                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1473499                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       778946                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2501994                       # number of replacements
system.l2.sampled_refs                        2512916                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13022.461729                       # Cycle average of tags in use
system.l2.total_refs                          1914875                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   501454577500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           509556                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                119392690                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1430746                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1564593                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       151149                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1619725                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1686855                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          25030                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       480958                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     61207086                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.166410                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.889884                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     57543876     94.02%     94.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1729564      2.83%     96.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       705321      1.15%     97.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       237369      0.39%     98.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       282645      0.46%     98.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        54120      0.09%     98.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       128290      0.21%     99.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        44943      0.07%     99.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       480958      0.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     61207086                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185498                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       151140                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185498                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7989958                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     7.825281                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.825281                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     49131657                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        41686                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     27062058                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7584221                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4398067                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1337349                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        93140                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5054042                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4935097                       # DTB hits
system.switch_cpus_1.dtb.data_misses           118945                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        4055136                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3938344                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           116792                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        998906                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            996753                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2153                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1686855                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3682487                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8277794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       182050                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             27716179                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        742585                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.021556                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3682487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1455776                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.354187                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     62544435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.443144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.699069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       57949140     92.65%     92.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          71717      0.11%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         649083      1.04%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          89569      0.14%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         730751      1.17%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         123689      0.20%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         322183      0.52%     95.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         263382      0.42%     96.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2344921      3.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     62544435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              15708419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1205223                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              255497                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.177707                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6706652                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           998906                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8218637                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            12258553                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.801565                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6587772                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.156653                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12378567                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       151233                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      40092395                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      6480494                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2233108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1761951                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18197265                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5707746                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1062635                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13906055                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        42839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       195963                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1337349                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       644417                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1476884                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52822                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         8075                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3473946                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       968143                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         8075                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       130860                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.127791                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127791                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4941204     33.01%     33.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     33.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     33.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1415373      9.46%     42.47% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       175402      1.17%     43.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37570      0.25%     43.89% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1378738      9.21%     53.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     53.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     53.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5881632     39.29%     92.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1138749      7.61%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14968691                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       464389                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.031024                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           17      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          585      0.13%      0.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp         1334      0.29%      0.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.42% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       136092     29.31%     29.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     29.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     29.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       250583     53.96%     83.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        75778     16.32%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     62544435                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.239329                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.698953                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     52862418     84.52%     84.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      6891637     11.02%     95.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1534279      2.45%     97.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       435021      0.70%     98.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       520797      0.83%     99.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       200999      0.32%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        83527      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        11968      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         3789      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     62544435                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.191286                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17941768                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14968691                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7910444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       328685                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7465632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3682499                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3682487                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       826465                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       266095                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      6480494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1761951                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               78252854                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     46255977                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339942                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       145274                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8209384                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2648147                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        67570                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     37153822                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24748738                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16804571                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3912029                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1337349                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2829695                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9464559                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      4968191                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                359887                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
