// Seed: 2765509597
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input reg id_2,
    input id_3,
    input id_4
    , id_6,
    output id_5
);
  always @(posedge 1) id_5 <= 1;
  assign id_5 = id_2;
endmodule
