// Seed: 2605168878
module module_0 (
    .id_9(id_1),
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_10 = -1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout logic [7:0] id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  module_0 modCall_1 (
      id_15,
      id_12,
      id_12,
      id_4,
      id_19,
      id_12,
      id_6,
      id_12
  );
  input wire id_11;
  output reg id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output reg id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire module_1;
  always @(*) begin : LABEL_0
    id_5 <= -1;
    wait (-1 == -1 >= id_12) begin : LABEL_1
      $clog2(29);
      ;
    end
    id_10 <= 1 + id_4;
  end
  wire [-1 : -1] id_21;
  assign id_17[-1] = -1;
endmodule
