datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
nRF52810,What is the bit_offset of CH3 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,3,30,3,30,3,0.57566285,0.57566285,1.0000001,1.0000001
nRF52810,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[1] register from EGU1 peripheral for nrf52810 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[n] (n=0..15),TRIGGERED Event generated by TRIGGER[1] task from EGU1 peripheral.,EVENTS_TRIGGERED[n] (n=0..15),TRIGGERED Event generated by TRIGGER[1] task from EGU1 peripheral.,0.6432011,0.6432011,0.61709154,0.61709154
nRF52810,What is the description of EVENTS_STOPPED register from SPIM0 peripheral for nrf52810 microcontroller?,SPI transaction has stopped,Context:,Stopped SPI transaction event.,Context:,Stopped SPI transaction event.,0.06949873,0.06949873,0.8640176,0.8640176
nRF52810,List all the fields of MODE register from TIMER2 peripheral for nrf52810 microcontroller.,MODE,"MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MODE144, MODE145, MODE","MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODECOMP, MODEDEC, MODEIND, MODEINDCOMP, MODESUPER, MODETIMER, MODETIMERCOMP, MODETIMERDEC, MODETIMERIND, MODETIMERINDCOMP, MODETIMERSUPER, MODEUSB, MODEUSBCOMP, MODEUSBIND, MODEUSBINDCOMP, MODEUSBSUPER, MODEUSBTIMER, MODEUSBTIMERCOMP, MODEUSBTIMERDEC, MODEUSBTIMERIND, MODEUSBTIMERINDCOMP, MODEUSBTIMERSUPER, MODEUSBUSB, MODEUSBUSBCOMP, MODEUSBUSBIND, MODEUSBUSBINDCOMP, MODEUSBUSBSUPER, MODEUSBUSBTIMER, MODEUSBUSBTIMERCOMP, MODEUSBUSBTIMERDEC, MODEUSBUSBTIMERIND, MODEUSBUSBTIMERINDCOMP, MODEUSBUSBTIMERSUPER, MODEUSBUSBUSB, MODEUSBUSBUSBCOMP, MODEUSBUSBUSBIND, MODEUSBUSBUSBINDCOMP, MODEUSBUSBUSBSUPER, MODEUSBUSBUSBTIMER, MODEUSBUSBUSBTIMERCOMP, MODEUSBUSBUSBTIMERDEC, MODEUSBUSBUSBTIMERIND, MODEUSBUSBUSBTIMERINDCOMP, MODEUSBUSBUSBTIMERSUPER, MODEUSBUSBUSBUSB, MODEUSBUSBUSBUSBCOMP, MODEUSBUSBUSBUSBIND, MODEUSBUSBUSBUSBINDCOMP, MODEUSBUSBUSBUSBSUPER, MODEUSBUSBUSBUSBTIMER, MODEUSBUSBUSBUSBTIMERCOMP, MODEUSBUSBUSBUSBTIMERDEC, MODEUSBUSBUSBUSBTIMERIND, MODEUSBUSBUSBUSBTIMERINDCOMP, MODEUSBUSBUSBUSBTIMERSUPER, MODEUSBUSBUSBUSBUSB, MODEUSBUSBUSBUSBUSBCOMP, MODEUSBUSBUSBUSBUSBIND, MODEUSBUSBUSBUSBUSBINDCOMP, MODEUSBUSBUSBUSBUSBSUPER, MODEUSBUSBUSBUSBUSBTIMER, MODEUSBUSBUSBUSBUSBTIMERCOMP, MODEUSBUSBUSBUSBUSBTIMERDEC, MODEUSBUSBUSBUSBUSBTIMERIND, MODEUSBUSB","MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODE16, MODE17, MODE18, MODE19, MODE20, MODE21, MODE22, MODE23, MODE24, MODE25, MODE26, MODE27, MODE28, MODE29, MODE30, MODE31, MODE32, MODE33, MODE34, MODE35, MODE36, MODE37, MODE38, MODE39, MODE40, MODE41, MODE42, MODE43, MODE44, MODE45, MODE46, MODE47, MODE48, MODE49, MODE50, MODE51, MODE52, MODE53, MODE54, MODE55, MODE56, MODE57, MODE58, MODE59, MODE60, MODE61, MODE62, MODE63, MODE64, MODE65, MODE66, MODE67, MODE68, MODE69, MODE70, MODE71, MODE72, MODE73, MODE74, MODE75, MODE76, MODE77, MODE78, MODE79, MODE80, MODE81, MODE82, MODE83, MODE84, MODE85, MODE86, MODE87, MODE88, MODE89, MODE90, MODE91, MODE92, MODE93, MODE94, MODE95, MODE96, MODE97, MODE98, MODE99, MODE100, MODE101, MODE102, MODE103, MODE104, MODE105, MODE106, MODE107, MODE108, MODE109, MODE110, MODE111, MODE112, MODE113, MODE114, MODE115, MODE116, MODE117, MODE118, MODE119, MODE120, MODE121, MODE122, MODE123, MODE124, MODE125, MODE126, MODE127, MODE128, MODE129, MODE130, MODE131, MODE132, MODE133, MODE134, MODE135, MODE136, MODE137, MODE138, MODE139, MODE140, MODE141, MODE142, MODE143, MODE144, MODE145, MODE","MODE0, MODE1, MODE2, MODE3, MODE4, MODE5, MODE6, MODE7, MODE8, MODE9, MODE10, MODE11, MODE12, MODE13, MODE14, MODE15, MODECOMP, MODEDEC, MODEIND, MODEINDCOMP, MODESUPER, MODETIMER, MODETIMERCOMP, MODETIMERDEC, MODETIMERIND, MODETIMERINDCOMP, MODETIMERSUPER, MODEUSB, MODEUSBCOMP, MODEUSBIND, MODEUSBINDCOMP, MODEUSBSUPER, MODEUSBTIMER, MODEUSBTIMERCOMP, MODEUSBTIMERDEC, MODEUSBTIMERIND, MODEUSBTIMERINDCOMP, MODEUSBTIMERSUPER, MODEUSBUSB, MODEUSBUSBCOMP, MODEUSBUSBIND, MODEUSBUSBINDCOMP, MODEUSBUSBSUPER, MODEUSBUSBTIMER, MODEUSBUSBTIMERCOMP, MODEUSBUSBTIMERDEC, MODEUSBUSBTIMERIND, MODEUSBUSBTIMERINDCOMP, MODEUSBUSBTIMERSUPER, MODEUSBUSBUSB, MODEUSBUSBUSBCOMP, MODEUSBUSBUSBIND, MODEUSBUSBUSBINDCOMP, MODEUSBUSBUSBSUPER, MODEUSBUSBUSBTIMER, MODEUSBUSBUSBTIMERCOMP, MODEUSBUSBUSBTIMERDEC, MODEUSBUSBUSBTIMERIND, MODEUSBUSBUSBTIMERINDCOMP, MODEUSBUSBUSBTIMERSUPER, MODEUSBUSBUSBUSB, MODEUSBUSBUSBUSBCOMP, MODEUSBUSBUSBUSBIND, MODEUSBUSBUSBUSBINDCOMP, MODEUSBUSBUSBUSBSUPER, MODEUSBUSBUSBUSBTIMER, MODEUSBUSBUSBUSBTIMERCOMP, MODEUSBUSBUSBUSBTIMERDEC, MODEUSBUSBUSBUSBTIMERIND, MODEUSBUSBUSBUSBTIMERINDCOMP, MODEUSBUSBUSBUSBTIMERSUPER, MODEUSBUSBUSBUSBUSB, MODEUSBUSBUSBUSBUSBCOMP, MODEUSBUSBUSBUSBUSBIND, MODEUSBUSBUSBUSBUSBINDCOMP, MODEUSBUSBUSBUSBUSBSUPER, MODEUSBUSBUSBUSBUSBTIMER, MODEUSBUSBUSBUSBUSBTIMERCOMP, MODEUSBUSBUSBUSBUSBTIMERDEC, MODEUSBUSBUSBUSBUSBTIMERIND, MODEUSBUSB",0.34690487,0.34690487,0.4336822,0.4336822
nRF52810,What is the description of TRIGGERED12 field from INTENSET register from EGU0 peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[12],"TRIGGERED12 event, Activate TRIGGERED12 output, Write 1 to clear, Read back [0] 0x108 EVENTS_DOWN 0x10c SHORTS_TRIGGERED12 0x200 INTEN 0x300 INTENSET 0x304 INTENCLR 0x308 RESULT 0x400 ENABLE 0x500 PSEL 0x504 REFSEL 0x508 EXTREFSEL 0x50c TH 0x530 MODE 0x534 Description Stop comparator Sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration",TRIGGERED12 Interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 CCM CCM interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 CRYPTO CRYPTO interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 SAADC SAADC interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 SWI SW interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 PPI PPI interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 CLOCK CLOCK interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 PWM0 PWM0 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 PWM1 PWM1 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 PWM2 PWM2 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 PWM3 PWM3 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 LESENSE LESENSE interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 LCD LCD interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 SPIM0 SPIM0 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 SPIS0 SPIS0 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 GPIOTE GPIOTE interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 CCL CCL interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 CCM CCM interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 CRYPTO CRYPTO interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 SAADC SAADC interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 SWI SW interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 PPI PPI interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 CLOCK CLOCK interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x400,"TRIGGERED12 event, Activate TRIGGERED12 output, Write 1 to clear, Read back [0] 0x108 EVENTS_DOWN 0x10c SHORTS_TRIGGERED12 0x200 INTEN 0x300 INTENSET 0x304 INTENCLR 0x308 RESULT 0x400 ENABLE 0x500 PSEL 0x504 REFSEL 0x508 EXTREFSEL 0x50c TH 0x530 MODE 0x534 Description Stop comparator Sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration",TRIGGERED12 Interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 CCM CCM interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 CRYPTO CRYPTO interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 SAADC SAADC interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 SWI SW interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 PPI PPI interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 CLOCK CLOCK interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 PWM0 PWM0 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 PWM1 PWM1 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 PWM2 PWM2 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 PWM3 PWM3 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 LESENSE LESENSE interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 LCD LCD interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 SPIM0 SPIM0 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 SPIS0 SPIS0 interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 GPIOTE GPIOTE interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 CCL CCL interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 CCM CCM interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 CRYPTO CRYPTO interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x40000000 SAADC SAADC interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x80000000 SWI SW interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x10000000 PPI PPI interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x20000000 CLOCK CLOCK interrupt 12 Enable. Enable interrupt for TRIGGERED event. 0x400,0.52302843,0.52302843,0.5672487,0.5672487
nRF52810,What is the bit_width of CH13 field from CHG[4] register from PPI peripheral for nrf52810 microcontroller?,1,10,16,10,16,0.61559385,0.61559385,0.4854614,0.4854614
nRF52810,What is the address_offset of EVENTS_END register from RADIO peripheral for nrf52810 microcontroller?,0x10c,0x10C,0x10C,0x10C,0x10C,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of PULL field from PIN_CNF[2] register from P0 peripheral for nrf52810 microcontroller?,2,1,16,1,16,0.80541563,0.80541563,0.5123863,0.5123863
nRF52810,What is the size of LFCLKSTAT register from CLOCK peripheral for nrf52810 microcontroller?,32,32/32,16,32/32,16,0.77247965,0.77247965,0.69824684,0.69824684
nRF52810,What is the bit_width of CUSTOMER field from CUSTOMER[3] register from UICR peripheral for nrf52810 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52810,What is the size of TASKS_TRIGGER[7] register from EGU1 peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the bit_width of EVENTS_NCTS field from EVENTS_NCTS register from UARTE0 peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,What is the bit_width of NRFHW field from NRFHW[7] register from UICR peripheral for nrf52810 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52810,What is the address_offset of CUSTOMER[21] register from UICR peripheral for nrf52810 microcontroller?,0xd4,0x14c,0x104c,0x14c,0x104c,0.60243964,0.60243964,0.78895307,0.78895307
nRF52810,What is the bit_offset of DAP field from DAP[2] register from RADIO peripheral for nrf52810 microcontroller?,0,0x61c,2,0x61c,2,0.54825735,0.54825735,0.529222,0.529222
nRF52810,What is the size of CC[1] register from TIMER0 peripheral for nrf52810 microcontroller?,None,0x40,32,0x40,32,0.3498407,0.3498407,0.43902802,0.43902802
nRF52810,List all the fields of CUSTOMER[3] register from UICR peripheral for nrf52810 microcontroller.,CUSTOMER,0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 2,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.04508297,0.04508297,0.059402306,0.059402306
nRF52810,What is the bit_width of CUSTOMER field from CUSTOMER[7] register from UICR peripheral for nrf52810 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52810,What is the description of SAMPLERDY_READCLRACC field from SHORTS register from QDEC peripheral for nrf52810 microcontroller?,Shortcut between event SAMPLERDY and task READCLRACC,Read and clear ACC and ACCDBL TASKS_RDCLRACC Register starting erase of all user information configuration registers. Note that the erase must be enabled using CONFIG.WEN before the UICR can be erased. NoOperation 0 No operation Erase 1 Start erase of UICR A,"Read and clear ACC and ACCDBL TASKS_RDCLRACC 0x008 Read and clear ACC TASKS_RDCLRDBL 0x010 Read and clear ACCDBL EVENTS_SAMPLERDY 0x104 Non-null report ready EVENTS_REPORTRDY 0x10c Double displacement(s) detected EVENTS_STOPPED 0x110 QDEC has been stopped SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x500 Enable the quadrature decoder LEDPOL 0x504 LED output pin polarity SAMPLEPER 0x508 Sample period SAMPLE 0x50C Motion sample value REPORTPER 0x510 Number of samples to be taken before REPORTRDY and DBLRDY events can be generated ACC 0x514 Register accumulating the valid transitions ACCREAD 0x518 Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task PSEL.LED 0x51C Pin select for LED signal PSEL.A 0x520 Pin select for A signal PSEL.B 0x524 Pin select for B signal DBFEN 0x528 Enable input debounce filters LEDPRE 0x540 Time period the LED is switched ON prior to sampling ACCDBL 0x544 Register accumulating the number of detected double transitions",Read and clear ACC and ACCDBL TASKS_RDCLRACC Register starting erase of all user information configuration registers. Note that the erase must be enabled using CONFIG.WEN before the UICR can be erased. NoOperation 0 No operation Erase 1 Start erase of UICR A,"Read and clear ACC and ACCDBL TASKS_RDCLRACC 0x008 Read and clear ACC TASKS_RDCLRDBL 0x010 Read and clear ACCDBL EVENTS_SAMPLERDY 0x104 Non-null report ready EVENTS_REPORTRDY 0x10c Double displacement(s) detected EVENTS_STOPPED 0x110 QDEC has been stopped SHORTS 0x200 Shortcuts between local events and tasks INTENSET 0x304 Enable interrupt INTENCLR 0x308 Disable interrupt ENABLE 0x500 Enable the quadrature decoder LEDPOL 0x504 LED output pin polarity SAMPLEPER 0x508 Sample period SAMPLE 0x50C Motion sample value REPORTPER 0x510 Number of samples to be taken before REPORTRDY and DBLRDY events can be generated ACC 0x514 Register accumulating the valid transitions ACCREAD 0x518 Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task PSEL.LED 0x51C Pin select for LED signal PSEL.A 0x520 Pin select for A signal PSEL.B 0x524 Pin select for B signal DBFEN 0x528 Enable input debounce filters LEDPRE 0x540 Time period the LED is switched ON prior to sampling ACCDBL 0x544 Register accumulating the number of detected double transitions",0.25024197,0.25024197,0.40171742,0.40171742
nRF52810,What is the bit_width of EVENTS_ENDECB field from EVENTS_ENDECB register from ECB peripheral for nrf52810 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
nRF52810,What is the description of EVENTS_RXSTARTED field from EVENTS_RXSTARTED register from UARTE0 peripheral for nrf52810 microcontroller?,UART receiver has started,Start UART receiver,RX Started,Start UART receiver,RX Started,0.8983072,0.8983072,0.35037425,0.35037425
nRF52810,What is the bit_offset of PIN17 field from DIR register from P0 peripheral for nrf52810 microcontroller?,17,23,17,23,17,0.7909142,0.7909142,1.0000001,1.0000001
nRF52810,What is the bit_width of PARITY field from CONFIG register from UART0 peripheral for nrf52810 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
nRF52810,What is the bit_offset of CH24 field from CHG[0] register from PPI peripheral for nrf52810 microcontroller?,24,24,24,24,24,0.99999994,0.99999994,0.99999994,0.99999994
nRF52810,What is the description of ADDRESS[0] register from TWIS0 peripheral for nrf52810 microcontroller?,Description collection: TWI slave address n,Address used in the TWI transfer,Address used in the TWI transfer,Address used in the TWI transfer,Address used in the TWI transfer,0.6615349,0.6615349,0.6615349,0.6615349
nRF52810,What is the description of PIN12 field from OUTCLR register from P0 peripheral for nrf52810 microcontroller?,Pin 12,P0.12 Output Data 0/1/Z/HV/OD/PU/DBEN/DE/DS/M0/M1/M2/M3/SLP/IOSET/PULLEN/DRVSTR/PRST/ICOMP/ISEL/ISINK/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPR,"P0.12 Output Value Set, Deprecated with PRSCONF.OUTASYNC field present, Always 0 in Series-20 microcontrollers.",P0.12 Output Data 0/1/Z/HV/OD/PU/DBEN/DE/DS/M0/M1/M2/M3/SLP/IOSET/PULLEN/DRVSTR/PRST/ICOMP/ISEL/ISINK/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPRST/ICDEC/ICPR,"P0.12 Output Value Set, Deprecated with PRSCONF.OUTASYNC field present, Always 0 in Series-20 microcontrollers.",0.21991609,0.21991609,0.18364899,0.18364899
nRF52810,List all the fields of NRFFW[1] register from UICR peripheral for nrf52810 microcontroller.,NRFFW,"ERASEUICR, NORDICSSMCONN, NETWORKMODE, NETWORKMODECONF, NETWORKMODECONF2, NETWORKMODECONF3, NETWORKMODECONF4, NETWORKMODECONF5, NETWORKMODECONF6, NETWORKMODECONF7, NETWORKMODECONF8, NETWORKMODECONF9, NETWORKMODECONFA, NETWORKMODECONFB, NETWORKMODECONFC, NETWORKMODECONFD, NETWORKMODECONFE, NETWORKMODECONFF, NETWORKMODECONFG, NETWORKMODECONFH, NETWORKMODECONFI, NETWORKMODECONFJ, NETWORKMODECONFK, NETWORKMODECONFL, NETWORKMODECONFM, NETWORKMODECONFN, NETWORKMODECONFO, NETWORKMODECONFP, NETWORKMODECONFQ, NETWORKMODECONFR, NETWORKMODECONFS, NETWORKMODECONFT, NETWORKMODECONFU, NETWORKMODECONFV, NETWORKMODECONFW, NETWORKMODECONFX, NETWORKMODECONFY, NETWORKMODECONFZ, NETWORKMODECONFAccess, NETWORKMODECONFBAccess, NETWORKMODECONFCAccess, NETWORKMODECONFDAccess, NETWORKMODECONFEAccess, NETWORKMODECONFFAccess, NETWORKMODECONFGAccess, NETWORKMODECONFHAccess, NETWORKMODECONFIAccess, NETWORKMODECONFJAccess, NETWORKMODECONFKAccess, NETWORKMODECONFLAccess, NETWORKMODECONFMAccess, NETWORKMODECONFNAccess, NETWORKMODECONFOAccess, NETWORKMODECONFPAccess, NETWORKMODECONFQAccess, NETWORKMODECONFRAccess, NETWORKMODECONFSAccess, NETWORKMODECONFTAccess, NETWORKMODECONFUAccess, NETWORKMODECONFVAccess, NETWORKMODECONFWAccess, NETWORKMODECONFXAccess, NETWORKMODECONFYAccess, NETWORKMODECONFZAccess, NETWORKMODECONFAField, NETWORKMODECONFBField, NETWORKMODECONFCField, NETWORKMODECONFDField, NETWORKMODECONFEField, NETWORKMODECONFFField, NETWORKMODECONFGField, NETWORKMODECONFHField, NETWORKMODECONFIField, NETWORKMODECONFJField, NETWORKMODECONFKField, NETWORKMODECONFLField, NETWORKMODECONFMField, NETWORKMODECONFNField, NETWORKMODECONFOField, NETWORKMODECONFPField, NETWORKMODECONFQField, NETWORKMODECONFRField, NETWORKMODECONFSField, NETWORKMODECONFTField, NETWORKMODECONFUField, NETWORKMODECONF","DPLL0, DPLL1, DPLL2, DPLL3, DPLL4, DPLL5, DPLL6, DPLL7, DPLL8, DPLL9, DPLL10, DPLL11, DPLL12, DPLL13, DPLL14, DPLL15, DPLL16, DPLL17, DPLL18, DPLL19, DPLL20, DPLL21, DPLL22, DPLL23, DPLL24, DPLL25, DPLL26, DPLL27, DPLL28, DPLL29, DPLL30, DPLL31, DPLL32, DPLL33, DPLL34, DPLL35, DPLL36, DPLL37, DPLL38, DPLL39, DPLL40, DPLL41, DPLL42, DPLL43, DPLL44, DPLL45, DPLL46, DPLL47, DPLL48, DPLL49, DPLL50, DPLL51, DPLL52, DPLL53, DPLL54, DPLL55, DPLL56, DPLL57, DPLL58, DPLL59, DPLL60, DPLL61, DPLL62, DPLL63, DPLL64, DPLL65, DPLL66, DPLL67, DPLL68, DPLL69, DPLL70, DPLL71, DPLL72, DPLL73, DPLL74, DPLL75, DPLL76, DPLL77, DPLL78, DPLL79, DPLL80, DPLL81, DPLL82, DPLL83, DPLL84, DPLL85, DPLL86, DPLL87, DPLL88, DPLL89, DPLL90, DPLL91, DPLL92, DPLL93, DPLL94, DPLL95, DPLL96, DPLL97, DPLL98, DPLL99, DPLL100, DPLL101, DPLL102, DPLL103, DPLL104, DPLL105, DPLL106, DPLL107, DPLL108, DPLL109, DPLL110, DPLL111, DPLL112, DPLL113, DPLL114, DPLL115, DPLL116, DPLL117, DPLL118, DPLL119, DPLL120, DPLL121, DPLL122, DPLL123, DPLL124, DPLL","ERASEUICR, NORDICSSMCONN, NETWORKMODE, NETWORKMODECONF, NETWORKMODECONF2, NETWORKMODECONF3, NETWORKMODECONF4, NETWORKMODECONF5, NETWORKMODECONF6, NETWORKMODECONF7, NETWORKMODECONF8, NETWORKMODECONF9, NETWORKMODECONFA, NETWORKMODECONFB, NETWORKMODECONFC, NETWORKMODECONFD, NETWORKMODECONFE, NETWORKMODECONFF, NETWORKMODECONFG, NETWORKMODECONFH, NETWORKMODECONFI, NETWORKMODECONFJ, NETWORKMODECONFK, NETWORKMODECONFL, NETWORKMODECONFM, NETWORKMODECONFN, NETWORKMODECONFO, NETWORKMODECONFP, NETWORKMODECONFQ, NETWORKMODECONFR, NETWORKMODECONFS, NETWORKMODECONFT, NETWORKMODECONFU, NETWORKMODECONFV, NETWORKMODECONFW, NETWORKMODECONFX, NETWORKMODECONFY, NETWORKMODECONFZ, NETWORKMODECONFAccess, NETWORKMODECONFBAccess, NETWORKMODECONFCAccess, NETWORKMODECONFDAccess, NETWORKMODECONFEAccess, NETWORKMODECONFFAccess, NETWORKMODECONFGAccess, NETWORKMODECONFHAccess, NETWORKMODECONFIAccess, NETWORKMODECONFJAccess, NETWORKMODECONFKAccess, NETWORKMODECONFLAccess, NETWORKMODECONFMAccess, NETWORKMODECONFNAccess, NETWORKMODECONFOAccess, NETWORKMODECONFPAccess, NETWORKMODECONFQAccess, NETWORKMODECONFRAccess, NETWORKMODECONFSAccess, NETWORKMODECONFTAccess, NETWORKMODECONFUAccess, NETWORKMODECONFVAccess, NETWORKMODECONFWAccess, NETWORKMODECONFXAccess, NETWORKMODECONFYAccess, NETWORKMODECONFZAccess, NETWORKMODECONFAField, NETWORKMODECONFBField, NETWORKMODECONFCField, NETWORKMODECONFDField, NETWORKMODECONFEField, NETWORKMODECONFFField, NETWORKMODECONFGField, NETWORKMODECONFHField, NETWORKMODECONFIField, NETWORKMODECONFJField, NETWORKMODECONFKField, NETWORKMODECONFLField, NETWORKMODECONFMField, NETWORKMODECONFNField, NETWORKMODECONFOField, NETWORKMODECONFPField, NETWORKMODECONFQField, NETWORKMODECONFRField, NETWORKMODECONFSField, NETWORKMODECONFTField, NETWORKMODECONFUField, NETWORKMODECONF","DPLL0, DPLL1, DPLL2, DPLL3, DPLL4, DPLL5, DPLL6, DPLL7, DPLL8, DPLL9, DPLL10, DPLL11, DPLL12, DPLL13, DPLL14, DPLL15, DPLL16, DPLL17, DPLL18, DPLL19, DPLL20, DPLL21, DPLL22, DPLL23, DPLL24, DPLL25, DPLL26, DPLL27, DPLL28, DPLL29, DPLL30, DPLL31, DPLL32, DPLL33, DPLL34, DPLL35, DPLL36, DPLL37, DPLL38, DPLL39, DPLL40, DPLL41, DPLL42, DPLL43, DPLL44, DPLL45, DPLL46, DPLL47, DPLL48, DPLL49, DPLL50, DPLL51, DPLL52, DPLL53, DPLL54, DPLL55, DPLL56, DPLL57, DPLL58, DPLL59, DPLL60, DPLL61, DPLL62, DPLL63, DPLL64, DPLL65, DPLL66, DPLL67, DPLL68, DPLL69, DPLL70, DPLL71, DPLL72, DPLL73, DPLL74, DPLL75, DPLL76, DPLL77, DPLL78, DPLL79, DPLL80, DPLL81, DPLL82, DPLL83, DPLL84, DPLL85, DPLL86, DPLL87, DPLL88, DPLL89, DPLL90, DPLL91, DPLL92, DPLL93, DPLL94, DPLL95, DPLL96, DPLL97, DPLL98, DPLL99, DPLL100, DPLL101, DPLL102, DPLL103, DPLL104, DPLL105, DPLL106, DPLL107, DPLL108, DPLL109, DPLL110, DPLL111, DPLL112, DPLL113, DPLL114, DPLL115, DPLL116, DPLL117, DPLL118, DPLL119, DPLL120, DPLL121, DPLL122, DPLL123, DPLL124, DPLL",0.09842175,0.09842175,-0.016769385,-0.016769385
nRF52810,List all the fields of TASKS_CLR[0] register from GPIOTE peripheral for nrf52810 microcontroller.,TASKS_CLR,"SET, CLR, Toggle, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE,",RDCLR0 Task for writing to pin speciﬁed in CONFIG[0].PSEL. Action on pin is to set it low. RDCLR1 Task for writing to pin speciﬁed in CONFIG[1].PSEL. Action on pin is to set it low. RDCLR2 Task for writing to pin speciﬁed in CONFIG[2].PSEL. Action on pin is to set it low. RDCLR3 Task for writing to pin speciﬁed in CONFIG[3].PSEL. Action on pin is to set it low. RDCLR4 Task for writing to pin speciﬁed in CONFIG[4].PSEL. Action on pin is to set it low. RDCLR5 Task for writing to pin speciﬁed in CONFIG[5].PSEL. Action on pin is to set it low. RDCLR6 Task for writing to pin speciﬁed in CONFIG[6].PSEL. Action on pin is to set it low. RDCLR7 Task for writing to pin speciﬁed in CONFIG[7].PSEL. Action on pin is to set it low. RDCLR8 Task for writing to pin speciﬁed in CONFIG[8].PSEL. Action on pin is to set it low. RDCLR9 Task for writing to pin speciﬁed in CONFIG[9].PSEL. Action on pin is to set it low. RDCLR10 Task for writing to pin speciﬁed in CONFIG[10].PSEL. Action on pin is to set it low. RDCLR11 Task for writing to pin speciﬁed in CONFIG[11].PSEL. Action on pin is to set it low. RDCLR12 Task for writing to pin speciﬁed in CONFIG[12].PSEL. Action on pin is to set it low. RDCLR13 Task for writing to pin speciﬁed in CONFIG[13].PSEL. Action on pin is to set it low. RDCLR14 Task for writing to pin speciﬁed in CONFIG[14].PSEL. Action on pin is to set it low. RDCLR15 Task for writing to pin speciﬁed in CONFIG[15].PSEL. Action on pin is to set it low. RDCLR16 Task for writing to pin speciﬁed in CONFIG[16].PSEL. Action on pin is to set it low. RDCLR17 Task for writing to pin speciﬁed in CONFIG[17].PSEL. Action on pin is to set it low. RDCLR18 Task for writing to pin speciﬁed in CONFIG[18].PSEL. Action on pin is to set it low. RDCLR19 Task for writing to pin speciﬁed in CONFIG[19].PSEL. Action on pin is to set it low. RDCLR20 Task for writing to pin speciﬁed in CONFIG[20].PSEL. Action on pin is to set it low. RDCLR21 Task for writing to pin speciﬁed in CONFIG[21].PSEL. Action on pin is to set it low. RDCLR22 Task for writing to pin speciﬁed in CONFIG,"SET, CLR, Toggle, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE, TOGGLE,",RDCLR0 Task for writing to pin speciﬁed in CONFIG[0].PSEL. Action on pin is to set it low. RDCLR1 Task for writing to pin speciﬁed in CONFIG[1].PSEL. Action on pin is to set it low. RDCLR2 Task for writing to pin speciﬁed in CONFIG[2].PSEL. Action on pin is to set it low. RDCLR3 Task for writing to pin speciﬁed in CONFIG[3].PSEL. Action on pin is to set it low. RDCLR4 Task for writing to pin speciﬁed in CONFIG[4].PSEL. Action on pin is to set it low. RDCLR5 Task for writing to pin speciﬁed in CONFIG[5].PSEL. Action on pin is to set it low. RDCLR6 Task for writing to pin speciﬁed in CONFIG[6].PSEL. Action on pin is to set it low. RDCLR7 Task for writing to pin speciﬁed in CONFIG[7].PSEL. Action on pin is to set it low. RDCLR8 Task for writing to pin speciﬁed in CONFIG[8].PSEL. Action on pin is to set it low. RDCLR9 Task for writing to pin speciﬁed in CONFIG[9].PSEL. Action on pin is to set it low. RDCLR10 Task for writing to pin speciﬁed in CONFIG[10].PSEL. Action on pin is to set it low. RDCLR11 Task for writing to pin speciﬁed in CONFIG[11].PSEL. Action on pin is to set it low. RDCLR12 Task for writing to pin speciﬁed in CONFIG[12].PSEL. Action on pin is to set it low. RDCLR13 Task for writing to pin speciﬁed in CONFIG[13].PSEL. Action on pin is to set it low. RDCLR14 Task for writing to pin speciﬁed in CONFIG[14].PSEL. Action on pin is to set it low. RDCLR15 Task for writing to pin speciﬁed in CONFIG[15].PSEL. Action on pin is to set it low. RDCLR16 Task for writing to pin speciﬁed in CONFIG[16].PSEL. Action on pin is to set it low. RDCLR17 Task for writing to pin speciﬁed in CONFIG[17].PSEL. Action on pin is to set it low. RDCLR18 Task for writing to pin speciﬁed in CONFIG[18].PSEL. Action on pin is to set it low. RDCLR19 Task for writing to pin speciﬁed in CONFIG[19].PSEL. Action on pin is to set it low. RDCLR20 Task for writing to pin speciﬁed in CONFIG[20].PSEL. Action on pin is to set it low. RDCLR21 Task for writing to pin speciﬁed in CONFIG[21].PSEL. Action on pin is to set it low. RDCLR22 Task for writing to pin speciﬁed in CONFIG,0.12418337,0.12418337,0.3097363,0.3097363
nRF52810,What is the description of TASKS_BCSTART register from RADIO peripheral for nrf52810 microcontroller?,Start the bit counter,Starnhe RSSI and take one singie sample ofthe receive signai strength.,Starnhe RSSI and take one singie sample ofthe receive signai strength.,Starnhe RSSI and take one singie sample ofthe receive signai strength.,Starnhe RSSI and take one singie sample ofthe receive signai strength.,0.15989551,0.15989551,0.15989551,0.15989551
nRF52810,What is the description of CH10 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 10,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Channel 10 PPI Channel Grant Field Access Bit Description A RW ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Channel 10 PPI Channel Grant Field Access Bit Description A RW ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,0.05542455,0.05542455,0.34766746,0.34766746
nRF52810,What is the bit_offset of CH2LIMITH field from INTEN register from SAADC peripheral for nrf52810 microcontroller?,10,0x534,2,0x534,2,0.39780933,0.39780933,0.6143246,0.6143246
nRF52810,What is the bit_width of DRIVE field from PIN_CNF[31] register from P0 peripheral for nrf52810 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
nRF52810,What is the description of EVENTS_END field from EVENTS_END register from SPIS0 peripheral for nrf52810 microcontroller?,Granted transaction completed,PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM,Packet sent or received,PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM,Packet sent or received,0.1174535,0.1174535,0.36079443,0.36079443
nRF52810,What is the bit_offset of TXSTARTED field from INTENCLR register from UARTE0 peripheral for nrf52810 microcontroller?,20,20,20,20,20,0.99999994,0.99999994,0.99999994,0.99999994
nRF52810,What is the description of CUSTOMER field from CUSTOMER[19] register from UICR peripheral for nrf52810 microcontroller?,Reserved for customer,Customer information.,Customer information.,Customer information.,Customer information.,0.5351842,0.5351842,0.5351842,0.5351842
nRF52810,What is the description of DBFEN field from DBFEN register from QDEC peripheral for nrf52810 microcontroller?,Enable input debounce filters,DBFEN Enable Debouncing of Decoder Inputs,DBFEN Enable Debouncing of Decoder Inputs,DBFEN Enable Debouncing of Decoder Inputs,DBFEN Enable Debouncing of Decoder Inputs,0.539777,0.539777,0.539777,0.539777
nRF52810,What is the bit_width of LOOPSDONE_STOP field from SHORTS register from PWM0 peripheral for nrf52810 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52810,What is the description of TRIGGERED11 field from INTEN register from EGU0 peripheral for nrf52810 microcontroller?,Enable or disable interrupt for event TRIGGERED[11],"EVENTS_TRIGGERED11 Event generated from OUT pin 11, corresponding START task generated, STOP task generated, SAMPLE task generated, and sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration",TRIGGERED11 Interrupt 11 Enable 0x304 INTENSET 0x304 INTENCLR 0x308 RESULT 0x400 ENABLE 0x500 PSEL 0x504 REFSEL 0x508 EXTREFSEL 0x50C TH 0x530 MODE 0x534 Description Stop comparator Sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,"EVENTS_TRIGGERED11 Event generated from OUT pin 11, corresponding START task generated, STOP task generated, SAMPLE task generated, and sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration",TRIGGERED11 Interrupt 11 Enable 0x304 INTENSET 0x304 INTENCLR 0x308 RESULT 0x400 ENABLE 0x500 PSEL 0x504 REFSEL 0x508 EXTREFSEL 0x50C TH 0x530 MODE 0x534 Description Stop comparator Sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,0.58766055,0.58766055,0.48627263,0.48627263
nRF52810,What is the description of CUSTOMER field from CUSTOMER[31] register from UICR peripheral for nrf52810 microcontroller?,Reserved for customer,Customer information.,Customer information.,Customer information.,Customer information.,0.5351842,0.5351842,0.5351842,0.5351842
nRF52810,List all the fields of TASKS_SHUTDOWN register from TIMER1 peripheral for nrf52810 microcontroller.,TASKS_SHUTDOWN,"TASKS_SHUTDOWN, EVENTS_COMPARE[0], EVENTS_COMPARE[1], EVENTS_COMPARE[2], EVENTS_COMPARE[3], EVENTS_COMPARE[4], EVENTS_COMPARE[5], SHUTDOWN, INTENSET, INTENCLR, MODE, BITMODE, PRESCALER, CC0_CC, CC1_CC, CC2_CC, CC3_CC, CC4_CC, CC5_CC, CAPTURETIMER, COUNT, STARTTIMER, STOPTIMER, RESTARTTIMER, SUSPENDTIMER, RESUMETIMER, TIMERSTARTED, TIMERSTOPPED, TIMERCOUNT, TIMERPRESCALER, TIMERCC0, TIMERCC1, TIMERCC2, TIMERCC3, TIMERCC4, TIMERCC5, TIMERSHUTDOWN, TIMERSHUTDOWNSTATUS, TIMERMODE, TIMERBITMODE, TIMERPRESCALER, TIMERCC0, TIMERCC1, TIMERCC2, TIMERCC3, TIMERCC4, TIMERCC5, TIMERCAPTURETIMER, TIMERCOUNT, TIMERSTARTTIMER, TIMERSTOPTIMER, TIMERRESTARTTIMER, TIMERSUSPENDTIMER, TIMERRESUMETIMER, TIMERSTARTED, TIMERSTOPPED, TIMERCOUNT, TIMERPRESCALER, TIMERCC0, TIMERCC1, TIMERCC2, TIMERCC3, TIMERCC4, TIMERCC5, TIMERCAPTURETIMER, TIMERCOUNT, TIMERSTARTTIMER, TIMERSTOPTIMER, TIMERRESTARTTIMER, TIMERSUSPENDTIMER, TIMERRESUMETIMER, TIMERSTARTED, TIMERSTOPPED, TIMERCOUNT, TIMERPRESCALER, TIMERCC0, TIMERCC1, TIMERCC2, TIMERCC3, TIMERCC4, TIMERCC5, TIMERSHUTDOWN, TIMERSHUTDOWNSTATUS, TIMERMODE, TIMERBITMODE, TIMERPRESCALER, CC0_CC, CC1_CC, CC2_CC, CC3_CC, CC4_CC, CC5_CC, CAPTURETIMER, COUNT, STARTTIMER, STOPTIMER, RESTARTTIMER, SUSPENDTIMER, RESUMETIMER, TIMERSTARTED, TIMERSTOPPED, TIMERCOUNT, TIMERPRESCALER, CC0_CC, CC1_CC, CC2_CC, CC3_CC, CC4_CC, CC5_CC, CAPTURETIMER, COUNT, STARTTIMER, STOPTIMER, RESTARTTIMER, SUSPENDTIMER, RESUME","TRIGGER, CLEAR, START, STOP, COUNT, CLEARUP, SHUTDOWN, PRESCALER, CC0, CC1, CC2, CC3, CC4, CC5, DAP, PRESCALERLOAD, PRESCALERRUN, PRESCALERRUNLIMITED, PRESCALERRUNLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED,","TASKS_SHUTDOWN, EVENTS_COMPARE[0], EVENTS_COMPARE[1], EVENTS_COMPARE[2], EVENTS_COMPARE[3], EVENTS_COMPARE[4], EVENTS_COMPARE[5], SHUTDOWN, INTENSET, INTENCLR, MODE, BITMODE, PRESCALER, CC0_CC, CC1_CC, CC2_CC, CC3_CC, CC4_CC, CC5_CC, CAPTURETIMER, COUNT, STARTTIMER, STOPTIMER, RESTARTTIMER, SUSPENDTIMER, RESUMETIMER, TIMERSTARTED, TIMERSTOPPED, TIMERCOUNT, TIMERPRESCALER, TIMERCC0, TIMERCC1, TIMERCC2, TIMERCC3, TIMERCC4, TIMERCC5, TIMERSHUTDOWN, TIMERSHUTDOWNSTATUS, TIMERMODE, TIMERBITMODE, TIMERPRESCALER, TIMERCC0, TIMERCC1, TIMERCC2, TIMERCC3, TIMERCC4, TIMERCC5, TIMERCAPTURETIMER, TIMERCOUNT, TIMERSTARTTIMER, TIMERSTOPTIMER, TIMERRESTARTTIMER, TIMERSUSPENDTIMER, TIMERRESUMETIMER, TIMERSTARTED, TIMERSTOPPED, TIMERCOUNT, TIMERPRESCALER, TIMERCC0, TIMERCC1, TIMERCC2, TIMERCC3, TIMERCC4, TIMERCC5, TIMERCAPTURETIMER, TIMERCOUNT, TIMERSTARTTIMER, TIMERSTOPTIMER, TIMERRESTARTTIMER, TIMERSUSPENDTIMER, TIMERRESUMETIMER, TIMERSTARTED, TIMERSTOPPED, TIMERCOUNT, TIMERPRESCALER, TIMERCC0, TIMERCC1, TIMERCC2, TIMERCC3, TIMERCC4, TIMERCC5, TIMERSHUTDOWN, TIMERSHUTDOWNSTATUS, TIMERMODE, TIMERBITMODE, TIMERPRESCALER, CC0_CC, CC1_CC, CC2_CC, CC3_CC, CC4_CC, CC5_CC, CAPTURETIMER, COUNT, STARTTIMER, STOPTIMER, RESTARTTIMER, SUSPENDTIMER, RESUMETIMER, TIMERSTARTED, TIMERSTOPPED, TIMERCOUNT, TIMERPRESCALER, CC0_CC, CC1_CC, CC2_CC, CC3_CC, CC4_CC, CC5_CC, CAPTURETIMER, COUNT, STARTTIMER, STOPTIMER, RESTARTTIMER, SUSPENDTIMER, RESUME","TRIGGER, CLEAR, START, STOP, COUNT, CLEARUP, SHUTDOWN, PRESCALER, CC0, CC1, CC2, CC3, CC4, CC5, DAP, PRESCALERLOAD, PRESCALERRUN, PRESCALERRUNLIMITED, PRESCALERRUNLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED, PRESCALERRUNLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITEDLIMITED,",0.37230974,0.37230974,0.23356918,0.23356918
nRF52810,What is the bit_width of SENSE field from PIN_CNF[26] register from P0 peripheral for nrf52810 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
nRF52810,What is the bit_width of INPUT field from PIN_CNF[15] register from P0 peripheral for nrf52810 microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
nRF52810,What is the bit_width of CH4LIMITL field from INTENSET register from SAADC peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the description of TASKS_CLR[7] register from GPIOTE peripheral for nrf52810 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.,Clear pin low.,Clear pin specified by CONFIG[7].PSEL.,Clear pin low.,Clear pin specified by CONFIG[7].PSEL.,0.47081533,0.47081533,0.661017,0.661017
nRF52810,What is the bit_width of PULL field from PIN_CNF[24] register from P0 peripheral for nrf52810 microcontroller?,2,1,16,1,16,0.80541563,0.80541563,0.5123863,0.5123863
nRF52810,What is the bit_offset of COMPARE5_CLEAR field from SHORTS register from TIMER0 peripheral for nrf52810 microcontroller?,5,256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 25,20,256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 256 + 28 + 25,20,0.2295168,0.2295168,0.64838886,0.64838886
nRF52810,List all the fields of CC[1] register from TIMER2 peripheral for nrf52810 microcontroller.,CC,"CC, COV, PER, REV, DIR, DITHEN, DITHERRMSB, DITHERRFULL, DITHERRCURRENT, DITHERRNEXT, DITHERRNEXTNEXT, DITHERRNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTN","CC, COV, PER, REV, DIR, IEN, STOP, PRESCALER, SEL, MODE, RUNSTDBY, RREN, RRPOL, CNTMODE, LOCK, RESOLVE, NEXT, EXDEC, CPUSEL, CAL, CCIS, COFOA, COCOMP, COPRS, COINIT, ICEDGE, ICEVT, IRQTYPE, IRQRETRIG, IRQRETRIGEN, NEXTCCV0, NEXTCCV1, NEXTCCV2, NEXTCCV3, NEXTCCV4, NEXTCCV5, NEXTCCV6, NEXTCCV7, NEXTCCV8, NEXTCCV9, NEXTCCV10, NEXTCCV11, NEXTCCV12, NEXTCCV13, NEXTCCV14, NEXTCCV15, NEXTSTATE0, NEXTSTATE1, NEXTSTATE2, NEXTSTATE3, NEXTSTATE4, NEXTSTATE5, NEXTSTATE6, NEXTSTATE7, NEXTSTATE8, NEXTSTATE9, NEXTSTATE10, NEXTSTATE11, NEXTSTATE12, NEXTSTATE13, NEXTSTATE14, NEXTSTATE15, PRESCALER, SEL, MODE, RUNSTDBY, RREN, RRPOL, CNTMODE, LOCK, RESOLVE, NEXT, EXDEC, CPUSEL, CAL, CCIS, COFOA, COCOMP, COPRS, COINIT, ICEDGE, ICEVT, IRQTYPE, IRQRETRIG, IRQRETRIGEN, NEXTCCV0, NEXTCCV1, NEXTCCV2, NEXTCCV3, NEXTCCV4, NEXTCCV5, NEXTCCV6, NEXTCCV7, NEXTCCV8, NEXTCCV9, NEXTCCV10, NEXTCCV11, NEXTCCV12, NEXTCCV13, NEXTCCV14, NEXTCCV15, NEXTSTATE0, NEXTSTATE1, NEXTSTATE2, NEXTSTATE3, NEXTSTATE4, NEXTSTATE5, NEXTSTATE6, NEXTSTATE7, NEXTSTATE8, NEXTSTATE9, NEXTSTATE10, NEXTSTATE11, NEXTSTATE12, NEXTSTATE13, NEXTSTATE14, NEXTSTATE15, PRESCALER, SEL, MODE, RUNSTDBY, RREN, RRPOL, CNTMODE, LOCK, RESOLVE, NEXT, EXDEC, CPUSEL, CAL, CCIS, COFOA, COCOMP, COPRS, COINIT, ICEDGE, ICEVT, IRQTYPE, IRQRETRIG, IRQRETRIGEN, NEXTCCV0, NEXTCCV1, NEXTCCV2, NEXTCCV3, NEXTCCV4, NEXTCCV5, NEXTCCV6, NEXTCCV7, NEXTCCV8, NEXTCCV9, NEXTCCV10, NEXTCCV11, NEXTCCV12, NEXTCCV13","CC, COV, PER, REV, DIR, DITHEN, DITHERRMSB, DITHERRFULL, DITHERRCURRENT, DITHERRNEXT, DITHERRNEXTNEXT, DITHERRNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXTNEXT, DITHERRNEXTNEXTNEXTNEXTNEXTNEXTNEXTN","CC, COV, PER, REV, DIR, IEN, STOP, PRESCALER, SEL, MODE, RUNSTDBY, RREN, RRPOL, CNTMODE, LOCK, RESOLVE, NEXT, EXDEC, CPUSEL, CAL, CCIS, COFOA, COCOMP, COPRS, COINIT, ICEDGE, ICEVT, IRQTYPE, IRQRETRIG, IRQRETRIGEN, NEXTCCV0, NEXTCCV1, NEXTCCV2, NEXTCCV3, NEXTCCV4, NEXTCCV5, NEXTCCV6, NEXTCCV7, NEXTCCV8, NEXTCCV9, NEXTCCV10, NEXTCCV11, NEXTCCV12, NEXTCCV13, NEXTCCV14, NEXTCCV15, NEXTSTATE0, NEXTSTATE1, NEXTSTATE2, NEXTSTATE3, NEXTSTATE4, NEXTSTATE5, NEXTSTATE6, NEXTSTATE7, NEXTSTATE8, NEXTSTATE9, NEXTSTATE10, NEXTSTATE11, NEXTSTATE12, NEXTSTATE13, NEXTSTATE14, NEXTSTATE15, PRESCALER, SEL, MODE, RUNSTDBY, RREN, RRPOL, CNTMODE, LOCK, RESOLVE, NEXT, EXDEC, CPUSEL, CAL, CCIS, COFOA, COCOMP, COPRS, COINIT, ICEDGE, ICEVT, IRQTYPE, IRQRETRIG, IRQRETRIGEN, NEXTCCV0, NEXTCCV1, NEXTCCV2, NEXTCCV3, NEXTCCV4, NEXTCCV5, NEXTCCV6, NEXTCCV7, NEXTCCV8, NEXTCCV9, NEXTCCV10, NEXTCCV11, NEXTCCV12, NEXTCCV13, NEXTCCV14, NEXTCCV15, NEXTSTATE0, NEXTSTATE1, NEXTSTATE2, NEXTSTATE3, NEXTSTATE4, NEXTSTATE5, NEXTSTATE6, NEXTSTATE7, NEXTSTATE8, NEXTSTATE9, NEXTSTATE10, NEXTSTATE11, NEXTSTATE12, NEXTSTATE13, NEXTSTATE14, NEXTSTATE15, PRESCALER, SEL, MODE, RUNSTDBY, RREN, RRPOL, CNTMODE, LOCK, RESOLVE, NEXT, EXDEC, CPUSEL, CAL, CCIS, COFOA, COCOMP, COPRS, COINIT, ICEDGE, ICEVT, IRQTYPE, IRQRETRIG, IRQRETRIGEN, NEXTCCV0, NEXTCCV1, NEXTCCV2, NEXTCCV3, NEXTCCV4, NEXTCCV5, NEXTCCV6, NEXTCCV7, NEXTCCV8, NEXTCCV9, NEXTCCV10, NEXTCCV11, NEXTCCV12, NEXTCCV13",0.32665783,0.32665783,0.39902505,0.39902505
nRF52810,What is the address_offset of EVENTS_TRIGGERED[0] register from EGU0 peripheral for nrf52810 microcontroller?,0x100,0x100,0x100,0x100,0x100,1.0,1.0,1.0,1.0
nRF52810,What is the description of TXSTOPPED field from INTENCLR register from UARTE0 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event TXSTOPPED,TXSTOPPED Interrupt Disable. Clearing an interrupt causes INTENCLR.TXSTOPPED to be cleared. Setting an interrupt causes INTENCLR.TXSTOPPED to be set. 0 = Interrupt disabled. 1 = Interrupt enabled. 0x0 (TXSTOPPED) 0x0 (TCC0_SYNCH) 0x0 (CC0_SYNC) 0x0 (CC1_SYNC) 0x0 (CC2_SYNC) 0x0 (CC3_SYNC) 0x0 (CC4_SYNC) 0x0 (CC5_SYNC) 0x0 (CC6_SYNC) 0x0 (CC7_SYNC) 0x0 (CC8_SYNC) 0x0 (CC9_SYNC) 0x0 (CC10_SYNC) 0x0 (CC11_SYNC) 0x0 (CC12_SYNC) 0x0 (CC13_SYNC) 0x0 (CC14_SYNC) 0x0 (CC15_SYNC) 0x0 (CC16_SYNC) 0x0 (CC17_SYNC) 0x0 (CC18_SYNC) 0x0 (CC19_SYNC) 0x0 (CC20_SYNC) 0x0 (CC21_SYNC) 0x0 (CC22_SYNC) 0x0 (CC23_SYNC) 0x0 (CC24_SYNC) 0x0 (CC25_SYNC) 0x0 (CC26_SYNC) 0x0 (CC27_SYNC) 0x0 (CC28_SYNC) 0x0 (CC29_SYNC) 0x0 (CC30_SYNC) 0x0 (CC31_SYNC) 0x0 (CC32_SYNC) 0x0 (CC33_SYNC) 0x0 (CC34_SYNC) 0x0 (CC35_SYNC) 0x0 (CC36_SYNC) 0x0 (CC37_SYNC) 0x0 (CC38_SYNC) 0x0 (CC39_SYNC) 0x0 (CC40_SYNC) 0x0 (CC41_SYNC) 0x0 (CC42_SYNC) 0x0 (CC43_SYNC) 0x0 (CC44_SYNC) 0x0 (CC45_SYNC) 0x0 (CC46_SYNC) 0x0 (CC47_SYNC) 0x0 (CC48_SYNC) 0x0 (CC49_SYNC) 0x0 (CC50_SYNC) 0x0 (CC51_SYNC) 0x0 (CC52_SYNC) 0x0 (CC53_SYNC) 0x0 (CC54_SYNC) 0x0 (CC55_SYNC) 0x0 (CC56_SYNC) 0x0 (CC5,TXSTOPPED interrupt disable.,TXSTOPPED Interrupt Disable. Clearing an interrupt causes INTENCLR.TXSTOPPED to be cleared. Setting an interrupt causes INTENCLR.TXSTOPPED to be set. 0 = Interrupt disabled. 1 = Interrupt enabled. 0x0 (TXSTOPPED) 0x0 (TCC0_SYNCH) 0x0 (CC0_SYNC) 0x0 (CC1_SYNC) 0x0 (CC2_SYNC) 0x0 (CC3_SYNC) 0x0 (CC4_SYNC) 0x0 (CC5_SYNC) 0x0 (CC6_SYNC) 0x0 (CC7_SYNC) 0x0 (CC8_SYNC) 0x0 (CC9_SYNC) 0x0 (CC10_SYNC) 0x0 (CC11_SYNC) 0x0 (CC12_SYNC) 0x0 (CC13_SYNC) 0x0 (CC14_SYNC) 0x0 (CC15_SYNC) 0x0 (CC16_SYNC) 0x0 (CC17_SYNC) 0x0 (CC18_SYNC) 0x0 (CC19_SYNC) 0x0 (CC20_SYNC) 0x0 (CC21_SYNC) 0x0 (CC22_SYNC) 0x0 (CC23_SYNC) 0x0 (CC24_SYNC) 0x0 (CC25_SYNC) 0x0 (CC26_SYNC) 0x0 (CC27_SYNC) 0x0 (CC28_SYNC) 0x0 (CC29_SYNC) 0x0 (CC30_SYNC) 0x0 (CC31_SYNC) 0x0 (CC32_SYNC) 0x0 (CC33_SYNC) 0x0 (CC34_SYNC) 0x0 (CC35_SYNC) 0x0 (CC36_SYNC) 0x0 (CC37_SYNC) 0x0 (CC38_SYNC) 0x0 (CC39_SYNC) 0x0 (CC40_SYNC) 0x0 (CC41_SYNC) 0x0 (CC42_SYNC) 0x0 (CC43_SYNC) 0x0 (CC44_SYNC) 0x0 (CC45_SYNC) 0x0 (CC46_SYNC) 0x0 (CC47_SYNC) 0x0 (CC48_SYNC) 0x0 (CC49_SYNC) 0x0 (CC50_SYNC) 0x0 (CC51_SYNC) 0x0 (CC52_SYNC) 0x0 (CC53_SYNC) 0x0 (CC54_SYNC) 0x0 (CC55_SYNC) 0x0 (CC56_SYNC) 0x0 (CC5,TXSTOPPED interrupt disable.,0.48368135,0.48368135,0.7215581,0.7215581
nRF52810,What is the description of EVENTS_ENDTX field from EVENTS_ENDTX register from SPIM0 peripheral for nrf52810 microcontroller?,End of TXD buffer reached,Packet sent or received,Packet sent or received,Packet sent or received,Packet sent or received,0.21274793,0.21274793,0.21274793,0.21274793
nRF52810,What is the address_offset of B1 register from TEMP peripheral for nrf52810 microcontroller?,0x544,0x014,0x004,0x014,0x004,0.83447015,0.83447015,0.8249746,0.8249746
nRF52810,What is the description of CH24 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,Channel 24 enable clear register.  Writing '0' has no effect,Channel 24 Enable Clear Register from PPI.,Channel 24 Disable,Channel 24 Enable Clear Register from PPI.,Channel 24 Disable,0.6956774,0.6956774,0.59885097,0.59885097
nRF52810,What is the bit_offset of A4 field from A4 register from TEMP peripheral for nrf52810 microcontroller?,0,0x14,12,0x14,12,0.6166622,0.6166622,0.43830746,0.43830746
nRF52810,What is the description of CH10 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,Channel 10 enable clear register.  Writing '0' has no effect,Channel 10 Enable,Channel 10 Enable/Disable,Channel 10 Enable,Channel 10 Enable/Disable,0.52694845,0.52694845,0.5709528,0.5709528
nRF52810,What is the bit_offset of TASKS_LOWPWR field from TASKS_LOWPWR register from POWER peripheral for nrf52810 microcontroller?,0,0x00000002,0x000,0x00000002,0x000,0.55011487,0.55011487,0.6484395,0.6484395
nRF52810,What is the bit_offset of PIN13 field from DIR register from P0 peripheral for nrf52810 microcontroller?,13,13,13,13,13,1.0000001,1.0000001,1.0000001,1.0000001
nRF52810,What is the address_offset of INTEN register from TWIS0 peripheral for nrf52810 microcontroller?,0x300,0x308,0x380,0x308,0x380,0.9159667,0.9159667,0.8169161,0.8169161
nRF52810,What is the description of CUSTOMER[1] register from UICR peripheral for nrf52810 microcontroller?,Description collection: Reserved for customer,0x14c0000c 0x14c00010 0x14c00014 0x14c00018 0x14c0001c 0x14c00020 0x14c00024 0x14c00028 0x14c0002c 0x14c00030 0x14c00034 0x14c00038 0x14c0003c 0x14c00040 0x14c00044 0x14c00048 0x14c0004c 0x14c00050 0x14c00054 0x14c00058 0x14c0005c 0x14c00060 0x14c00064 0x14c00068 0x14c0006c 0x14c00070 0x14c00074 0x14c00078 0x14c0007c 0x14c00080 0x14c00084 0x14c00088 0x14c0008c 0x14c00090 0x14c00094 0x14c00098 0x14c0009c 0x14c000a0 0x14c000a4 0x14c000a8 0x14c000ac 0x14c000b0 0x14c000b4 0x14c000b8 0x14c000bc 0x14c000c0 0x14c000c4 0x14c000c8 0x14c000cc 0x14c000d0 0x14c000d4 0x14c000d8 0x14c000dc 0x14c000e0 0x14c000e4 0x14c000e8 0x14c000ec 0x14c000f0 0x14c000f4 0x14c000f8 0x14c000fc 0x14c00100 0x14c00104 0x14c00108 0x14c0010c 0x14c00110 0x14c00114 0x14c00118 0x14c0011c 0x14c00120 0x1,0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x104000,0x14c0000c 0x14c00010 0x14c00014 0x14c00018 0x14c0001c 0x14c00020 0x14c00024 0x14c00028 0x14c0002c 0x14c00030 0x14c00034 0x14c00038 0x14c0003c 0x14c00040 0x14c00044 0x14c00048 0x14c0004c 0x14c00050 0x14c00054 0x14c00058 0x14c0005c 0x14c00060 0x14c00064 0x14c00068 0x14c0006c 0x14c00070 0x14c00074 0x14c00078 0x14c0007c 0x14c00080 0x14c00084 0x14c00088 0x14c0008c 0x14c00090 0x14c00094 0x14c00098 0x14c0009c 0x14c000a0 0x14c000a4 0x14c000a8 0x14c000ac 0x14c000b0 0x14c000b4 0x14c000b8 0x14c000bc 0x14c000c0 0x14c000c4 0x14c000c8 0x14c000cc 0x14c000d0 0x14c000d4 0x14c000d8 0x14c000dc 0x14c000e0 0x14c000e4 0x14c000e8 0x14c000ec 0x14c000f0 0x14c000f4 0x14c000f8 0x14c000fc 0x14c00100 0x14c00104 0x14c00108 0x14c0010c 0x14c00110 0x14c00114 0x14c00118 0x14c0011c 0x14c00120 0x1,0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x1040000c 0x104000,-0.0056540854,-0.0056540854,-0.07858753,-0.07858753
nRF52810,What is the description of TASKS_READCLRACC register from QDEC peripheral for nrf52810 microcontroller?,Read and clear ACC and ACCDBL,TASKS_READCLRACC Task starting the quadrature decoder,Read and clear ACC and ACCDBL register,TASKS_READCLRACC Task starting the quadrature decoder,Read and clear ACC and ACCDBL register,0.179068,0.179068,0.91807926,0.91807926
nRF52810,What is the address_offset of PACKETPTR register from RADIO peripheral for nrf52810 microcontroller?,0x504,0x340,0x304,0x340,0x304,0.7366952,0.7366952,0.8142994,0.8142994
nRF52810,What is the size of TASKS_STOP register from AAR peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the bit_width of SEQEND1_STOP field from SHORTS register from PWM0 peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the bit_offset of COMPARE field from CC[2] register from RTC1 peripheral for nrf52810 microcontroller?,0,0x140 + 0x4 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 +,2,0x140 + 0x4 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 + 0x20 +,2,0.26708168,0.26708168,0.529222,0.529222
nRF52810,What is the bit_width of EVENTS_COMPARE field from EVENTS_COMPARE[2] register from RTC1 peripheral for nrf52810 microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
nRF52810,What is the bit_width of PIN10 field from DIRCLR register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of PIN22 field from OUT register from P0 peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the description of STOPPED field from INTEN register from PWM0 peripheral for nrf52810 microcontroller?,Enable or disable interrupt for event STOPPED,"EVENTS_STOPPED Response to STOP task, emitted when PWM pulses are no longer generated NotGenerated 0 Event not generated Generated 1 Event generated","Response to STOP task, emitted when PWM pulses are no longer generated NotGenerated 0 Event not generated Generated 1 Event generated","EVENTS_STOPPED Response to STOP task, emitted when PWM pulses are no longer generated NotGenerated 0 Event not generated Generated 1 Event generated","Response to STOP task, emitted when PWM pulses are no longer generated NotGenerated 0 Event not generated Generated 1 Event generated",0.5207284,0.5207284,0.48318428,0.48318428
nRF52810,What is the description of CH13 field from CHG[2] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 13,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Channel 13 PPI Channel Grant Field Access Enable. 0 No access 1 Access enabled. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Channel 13 PPI Channel Grant Field Access Enable. 0 No access 1 Access enabled. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.044355452,0.044355452,0.41374913,0.41374913
nRF52810,What is the bit_width of DCDCEN field from DCDCEN register from POWER peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the size of TASKS_STOPTX register from UARTE0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the description of SHORTS register from SPIS0 peripheral for nrf52810 microcontroller?,Shortcuts between local events and tasks,SHORTS,Shortcuts for SPIS peripheral.,SHORTS,Shortcuts for SPIS peripheral.,0.1073235,0.1073235,0.4247011,0.4247011
nRF52810,What is the size of SHORTS register from TWI0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the size of INTENSET register from CLOCK peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the bit_width of CH5LIMITL field from INTENSET register from SAADC peripheral for nrf52810 microcontroller?,1,16,32,16,32,0.4854614,0.4854614,0.49268645,0.49268645
nRF52810,What is the bit_width of TRIGGERED15 field from INTENSET register from EGU0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_offset of TRIGGERED10 field from INTEN register from EGU0 peripheral for nrf52810 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0
nRF52810,What is the description of CRV register from WDT peripheral for nrf52810 microcontroller?,Counter reload value,"CRV Register Access Address, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-","CRV Register Access Description, Address, and Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset","CRV Register Access Address, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-bit Register, Accessed as 32-bit Register, Address, 0x1000000c, 32-","CRV Register Access Description, Address, and Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset, Bit_width, Bit_offset",0.111034274,0.111034274,0.11400592,0.11400592
nRF52810,What is the description of CH16 field from CHG[5] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 16,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Channel 16 PPI Channel Grant Field Access Enable. 0 No access 1 Access enabled. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Channel 16 PPI Channel Grant Field Access Enable. 0 No access 1 Access enabled. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.0663158,0.0663158,0.46903792,0.46903792
nRF52810,What is the bit_offset of TRIGGERED12 field from INTEN register from EGU1 peripheral for nrf52810 microcontroller?,12,0x30c,12,0x30c,12,0.2252261,0.2252261,1.0000001,1.0000001
nRF52810,What is the description of LASTRX field from INTENCLR register from TWIM0 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event LASTRX,LAST RX Interrupt Disable,Last RX Interrupt Disable,LAST RX Interrupt Disable,Last RX Interrupt Disable,0.6439587,0.6439587,0.6439587,0.6439587
nRF52810,What is the size of TASKS_CAPTURE[1] register from TIMER2 peripheral for nrf52810 microcontroller?,None,0x44,16,0x44,16,0.36398807,0.36398807,0.4124743,0.4124743
nRF52810,What is the description of TASKS_CAPTURE field from TASKS_CAPTURE[1] register from TIMER2 peripheral for nrf52810 microcontroller?,Capture Timer value to CC[n] register,"CC0_CCV, CC1_CCV, CC2_CCV, CC3_CCV, CC4_CCV, CC5_CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV,",Capture Timer value to CC[1] register,"CC0_CCV, CC1_CCV, CC2_CCV, CC3_CCV, CC4_CCV, CC5_CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV, CCV,",Capture Timer value to CC[1] register,0.17388007,0.17388007,0.98284006,0.98284006
nRF52810,What is the bit_offset of TXADD1 field from DACNF register from RADIO peripheral for nrf52810 microcontroller?,9,0x10,0x10,0x10,0x10,0.46050814,0.46050814,0.46050814,0.46050814
nRF52810,What is the bit_offset of COMPARE4 field from INTENCLR register from TIMER2 peripheral for nrf52810 microcontroller?,20,24,24,24,24,0.735579,0.735579,0.735579,0.735579
nRF52810,What is the description of PIN22 field from IN register from P0 peripheral for nrf52810 microcontroller?,Pin 22,PIN22 Pin state. Reads the current level of PIN22. 0: Low 1: High.,PIN22 Pin state. Reads the state of the pin. 0: Low level detected. 1: High level detected.,PIN22 Pin state. Reads the current level of PIN22. 0: Low 1: High.,PIN22 Pin state. Reads the state of the pin. 0: Low level detected. 1: High level detected.,0.5912386,0.5912386,0.5706768,0.5706768
nRF52810,What is the base address of PWM0 peripheral for nrf52810 microcontroller?,0x4001c000,0x40004000,0x40004000,0x40004000,0x40004000,0.9278656,0.9278656,0.9278656,0.9278656
nRF52810,What is the bit_offset of CUSTOMER field from CUSTOMER[11] register from UICR peripheral for nrf52810 microcontroller?,0,0x000,0x100,0x000,0x100,0.6484395,0.6484395,0.63574564,0.63574564
nRF52810,What is the description of COMPARE3 field from EVTENSET register from RTC0 peripheral for nrf52810 microcontroller?,Write '1' to enable event routing for event COMPARE[3],A Compare 3 Event Activation Selected. Note that the event must be enabled using CONFIG.EVTEN before it can be generated. NoOperation 0 No operation Set 1 Generate an event. NoOperation 1 No operation Set 0 No operation Clear 0 No operation Clear 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0,Compare 3 Interrupt Enable,A Compare 3 Event Activation Selected. Note that the event must be enabled using CONFIG.EVTEN before it can be generated. NoOperation 0 No operation Set 1 Generate an event. NoOperation 1 No operation Set 0 No operation Clear 0 No operation Clear 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0 No operation Set 1 No operation Set 0,Compare 3 Interrupt Enable,0.3493213,0.3493213,0.3686388,0.3686388
nRF52810,What is the bit_offset of PIN11 field from OUT register from P0 peripheral for nrf52810 microcontroller?,11,0x564,11,0x564,11,0.30636305,0.30636305,0.9999999,0.9999999
nRF52810,What is the bit_width of UPDOWN field from MODE register from PWM0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_offset of LASTTX_SUSPEND field from SHORTS register from TWIM0 peripheral for nrf52810 microcontroller?,8,0x11c,15,0x11c,15,0.3446396,0.3446396,0.69163036,0.69163036
nRF52810,What is the address_offset of EVENTS_TRIGGERED[5] register from EGU1 peripheral for nrf52810 microcontroller?,0x114,0x100,0x100 + (5 × 0x4),0x100,0x100 + (5 × 0x4),0.73501533,0.73501533,0.6672822,0.6672822
nRF52810,What is the bit_offset of PIN15 field from LATCH register from P0 peripheral for nrf52810 microcontroller?,15,15,15,15,15,0.9999998,0.9999998,0.9999998,0.9999998
nRF52810,What is the bit_width of CH15 field from CHG[3] register from PPI peripheral for nrf52810 microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
nRF52810,What is the bit_width of ACCREAD field from ACCREAD register from QDEC peripheral for nrf52810 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52810,What is the description of TASKS_COUNT register from TIMER2 peripheral for nrf52810 microcontroller?,Increment Timer (Counter mode only),TASKS_COUNT Register Offset 0x008 TASKS_START 0x000 TASKS_STOP 0x004 TASKS_CLEAR 0x00C TASKS_SHUTDOWN 0x010 TASKS_CAPTURE 0x040 TASKS_NEXTTOPOLOGY 0x044 TASKS_SWCOUNTER 0x048 TASKS_SETPRESCALER 0x04c TASKS_SETMODE 0x050 TASKS_SETCOMPARE 0x054 TASKS_SETCLEAR 0x05c TASKS_SETCLEAR 0x060 TASKS_SETCOMPARE 0x064 TASKS_SETCOMPARE 0x068 TASKS_SETCOMPARE 0x06c TASKS_SETCOMPARE 0x070 TASKS_SETCOMPARE 0x074 TASKS_SETCOMPARE 0x078 TASKS_SETCOMPARE 0x07c TASKS_SETCOMPARE 0x080 TASKS_SETCOMPARE 0x084 TASKS_SETCOMPARE 0x088 TASKS_SETCOMPARE 0x08c TASKS_SETCOMPARE 0x090 TASKS_SETCOMPARE 0x094 TASKS_SETCOMPARE 0x098 TASKS_SETCOMPARE 0x09c TASKS_SETCOMPARE 0x0a0 TASKS_SETCOMPARE 0x0a4 TASKS_SETCOMPARE 0x0a8 TASKS_SETCOMPARE 0x0ac TASKS_SETCOMPARE 0x0b0 TASKS_SETCOMPARE 0x0b4 TASKS_SETCOMPARE 0x0b8 TASKS_SETCOMPARE 0x0bc TASKS_SETCOMPARE 0x0c0 TASKS_SETCOMPARE 0x0c4 TASKS_SETCOMPARE 0x0c8 TASKS_SETCOMPARE 0x0cc TASKS_SETCOMPARE 0x0d0 TASKS_SETCOMPARE 0x0d4 TASKS_SETCOMPARE 0x0d8 TASKS_SETCOMPARE 0x0dc TASKS_SETCOMPARE 0x0e0 TASKS_SETCOMPARE 0x0e4 TASKS_SETCOMPARE 0x0e8 TASKS_SETCOMPARE 0x0ec TASKS_SETCOMPARE 0x0f0 TASKS_SETCOMPARE 0x0f4 TASKS_SETCOMPARE 0x0f8 TASKS_SETCOMPARE 0x0fc TASKS_SETCOMPARE 0x100 TASKS_SETCOMPARE 0x104 TASKS_SETCOMPARE 0x108 TASKS_SETCOMPA,TASKS_COUNT Register Description Start Timer (Counter mode only) Start Timer (Timer mode only) Increment Timer (Counter mode only) Clear time Shut down timer Capture Timer value to CC[0] register Capture Timer value to CC[1] register Capture Timer value to CC[2] register Capture Timer value to CC[3] register Capture Timer value to CC[4] register Capture Timer value to CC[5] register,TASKS_COUNT Register Offset 0x008 TASKS_START 0x000 TASKS_STOP 0x004 TASKS_CLEAR 0x00C TASKS_SHUTDOWN 0x010 TASKS_CAPTURE 0x040 TASKS_NEXTTOPOLOGY 0x044 TASKS_SWCOUNTER 0x048 TASKS_SETPRESCALER 0x04c TASKS_SETMODE 0x050 TASKS_SETCOMPARE 0x054 TASKS_SETCLEAR 0x05c TASKS_SETCLEAR 0x060 TASKS_SETCOMPARE 0x064 TASKS_SETCOMPARE 0x068 TASKS_SETCOMPARE 0x06c TASKS_SETCOMPARE 0x070 TASKS_SETCOMPARE 0x074 TASKS_SETCOMPARE 0x078 TASKS_SETCOMPARE 0x07c TASKS_SETCOMPARE 0x080 TASKS_SETCOMPARE 0x084 TASKS_SETCOMPARE 0x088 TASKS_SETCOMPARE 0x08c TASKS_SETCOMPARE 0x090 TASKS_SETCOMPARE 0x094 TASKS_SETCOMPARE 0x098 TASKS_SETCOMPARE 0x09c TASKS_SETCOMPARE 0x0a0 TASKS_SETCOMPARE 0x0a4 TASKS_SETCOMPARE 0x0a8 TASKS_SETCOMPARE 0x0ac TASKS_SETCOMPARE 0x0b0 TASKS_SETCOMPARE 0x0b4 TASKS_SETCOMPARE 0x0b8 TASKS_SETCOMPARE 0x0bc TASKS_SETCOMPARE 0x0c0 TASKS_SETCOMPARE 0x0c4 TASKS_SETCOMPARE 0x0c8 TASKS_SETCOMPARE 0x0cc TASKS_SETCOMPARE 0x0d0 TASKS_SETCOMPARE 0x0d4 TASKS_SETCOMPARE 0x0d8 TASKS_SETCOMPARE 0x0dc TASKS_SETCOMPARE 0x0e0 TASKS_SETCOMPARE 0x0e4 TASKS_SETCOMPARE 0x0e8 TASKS_SETCOMPARE 0x0ec TASKS_SETCOMPARE 0x0f0 TASKS_SETCOMPARE 0x0f4 TASKS_SETCOMPARE 0x0f8 TASKS_SETCOMPARE 0x0fc TASKS_SETCOMPARE 0x100 TASKS_SETCOMPARE 0x104 TASKS_SETCOMPARE 0x108 TASKS_SETCOMPA,TASKS_COUNT Register Description Start Timer (Counter mode only) Start Timer (Timer mode only) Increment Timer (Counter mode only) Clear time Shut down timer Capture Timer value to CC[0] register Capture Timer value to CC[1] register Capture Timer value to CC[2] register Capture Timer value to CC[3] register Capture Timer value to CC[4] register Capture Timer value to CC[5] register,0.22178939,0.22178939,0.62501174,0.62501174
nRF52810,What is the address_offset of TASKS_START register from SPIM0 peripheral for nrf52810 microcontroller?,0x10,0x54C,0x548,0x54C,0x548,0.6442084,0.6442084,0.68479705,0.68479705
nRF52810,List all the fields of TASKS_CAPTURE[1] register from TIMER2 peripheral for nrf52810 microcontroller.,TASKS_CAPTURE,"CC, ICEVT, CAPTURE, CCVB, CCVP, CCV, CCPOL, CCINV, CCX, CCXP, CCXVB, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX","CC, EDGE, IEN, RUNNING, RDY, PRSCONF, PRSCONF1, PRSCONF0, MODE, BITMODE, PRESCALER, CC, CCV, CCPOL, CC, CCBPOL, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CC","CC, ICEVT, CAPTURE, CCVB, CCVP, CCV, CCPOL, CCINV, CCX, CCXP, CCXVB, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX, CCXP, CCXVBP, CCXVP, CCX","CC, EDGE, IEN, RUNNING, RDY, PRSCONF, PRSCONF1, PRSCONF0, MODE, BITMODE, PRESCALER, CC, CCV, CCPOL, CC, CCBPOL, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CCB, CC",0.16775881,0.16775881,-0.04290574,-0.04290574
nRF52810,What is the bit_offset of ENDRX_STARTRX field from SHORTS register from UARTE0 peripheral for nrf52810 microcontroller?,5,0x00000004,0,0x00000004,0,0.25530466,0.25530466,0.46309713,0.46309713
nRF52810,What is the description of ERROR field from INTEN register from TWIS0 peripheral for nrf52810 microcontroller?,Enable or disable interrupt for event ERROR,"Enable TWI error TWI byte boundary, generated before each byte that is sent or received TWI entered the suspended state Shortcuts between local events and tasks Enable interrupt Disable interrupt Error source Enable TWI Pin select for SCL Pin select for SDA RXD register TXD register TWI frequency. Accuracy depends on the HFCLK source selected. Address used in the TWI transfer","Enable TWI error TWI byte boundary, generated before each byte that is sent or received TWI entered the suspended state Shortcuts between local events and tasks Enable interrupt Disable interrupt Error source Enable TWI Pin select for SCL Pin select for SDA RXD register TXD register TWI frequency. Accuracy depends on the HFCLK source selected. Address used in the TWI transfer","Enable TWI error TWI byte boundary, generated before each byte that is sent or received TWI entered the suspended state Shortcuts between local events and tasks Enable interrupt Disable interrupt Error source Enable TWI Pin select for SCL Pin select for SDA RXD register TXD register TWI frequency. Accuracy depends on the HFCLK source selected. Address used in the TWI transfer","Enable TWI error TWI byte boundary, generated before each byte that is sent or received TWI entered the suspended state Shortcuts between local events and tasks Enable interrupt Disable interrupt Error source Enable TWI Pin select for SCL Pin select for SDA RXD register TXD register TWI frequency. Accuracy depends on the HFCLK source selected. Address used in the TWI transfer",0.3219034,0.3219034,0.3219034,0.3219034
nRF52810,What is the description of CH12 field from CHG[5] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 12,"Channel 12 PPI Channel Grant Field from CHEN register. Writing a bit to a SET field grants Unprivileged mode access to that channel, clearing a bit has no effect. Reading the bit returns the current [29] Channel Grant State. 0 No access [30] Channel Grant State. 1 Privileged mode access Only. 1 Privileged mode access Only. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No",TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SE,"Channel 12 PPI Channel Grant Field from CHEN register. Writing a bit to a SET field grants Unprivileged mode access to that channel, clearing a bit has no effect. Reading the bit returns the current [29] Channel Grant State. 0 No access [30] Channel Grant State. 1 Privileged mode access Only. 1 Privileged mode access Only. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No access. 0 No",TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SEL CONNECTED TO TIMER0 PPI CH12 SRC SE,0.3085567,0.3085567,0.22857761,0.22857761
nRF52810,What is the bit_offset of TASKS_SHUTDOWN field from TASKS_SHUTDOWN register from TIMER1 peripheral for nrf52810 microcontroller?,0,0x00000000,0x00000000,0x00000000,0x00000000,0.58084786,0.58084786,0.58084786,0.58084786
nRF52810,What is the description of CC field from CC[1] register from TIMER2 peripheral for nrf52810 microcontroller?,Capture/Compare value,CC Channel 1 Compare/Capture Value,CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [,CC Channel 1 Compare/Capture Value,CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [CC Channel 1 Compare/Capture Value Register] CC Channel 1 Compare/Capture Value Register. Description [,0.6621858,0.6621858,0.51537,0.51537
nRF52810,What is the size of EVENTS_RXTO register from UART0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the description of SAMPLE field from SAMPLE register from QDEC peripheral for nrf52810 microcontroller?,Last motion sample,Start sampling of QDEC A Channel,Sample comparator value,Start sampling of QDEC A Channel,Sample comparator value,0.21860828,0.21860828,0.31947467,0.31947467
nRF52810,What is the description of PULL field from PIN_CNF[30] register from P0 peripheral for nrf52810 microcontroller?,Pull configuration,Pull configuration of GPIO pins.,Pull configuration of GPIO pins.,Pull configuration of GPIO pins.,Pull configuration of GPIO pins.,0.6697159,0.6697159,0.6697159,0.6697159
nRF52810,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[2] register from EGU1 peripheral for nrf52810 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[2] Triggered by triggering the corresponding TRIGGER[2] task.,EVENTS_ACQUIRED Semaphore acquired,EVENTS_TRIGGERED[2] Triggered by triggering the corresponding TRIGGER[2] task.,EVENTS_ACQUIRED Semaphore acquired,0.702045,0.702045,0.2590659,0.2590659
nRF52810,What is the size of PIN_CNF[5] register from P0 peripheral for nrf52810 microcontroller?,None,0x4,32,0x4,32,0.37645102,0.37645102,0.43902802,0.43902802
nRF52810,What is the description of STARTED field from INTENCLR register from SPIM0 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event STARTED,Started event interrupt enable. Write 1 to disable.,"Started transfer, cleared by host as final transfer part has been sent out. Cleared by peripheral as transfer completes. Read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled",Started event interrupt enable. Write 1 to disable.,"Started transfer, cleared by host as final transfer part has been sent out. Cleared by peripheral as transfer completes. Read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled, 1 is enabled. Slave select line started transfer. DAP read only, not implemented on write. 0 is disabled",0.78975546,0.78975546,0.103975415,0.103975415
nRF52810,What is the bit_width of CH28 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,1,10,16,10,16,0.61559385,0.61559385,0.4854614,0.4854614
nRF52810,What is the description of PIN2 field from DIRCLR register from P0 peripheral for nrf52810 microcontroller?,Set as input pin 2,DIR of P0.2 pin.,PIN2 Output Value Set 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,DIR of P0.2 pin.,PIN2 Output Value Set 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.30100942,0.30100942,0.4791493,0.4791493
nRF52810,What is the bit_offset of OVRFLW field from EVTENSET register from RTC1 peripheral for nrf52810 microcontroller?,1,0x34c,30,0x34c,30,0.38579023,0.38579023,0.5095481,0.5095481
nRF52810,What is the description of PIN29 field from OUTSET register from P0 peripheral for nrf52810 microcontroller?,Pin 29,QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0,SRC Source of HFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0 QDEC0,SRC Source of HFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,0.14515507,0.14515507,0.11979632,0.11979632
nRF52810,What is the description of TASKS_CAPTURE[5] register from TIMER0 peripheral for nrf52810 microcontroller?,Description collection: Capture Timer value to CC[n] register,CC Register n for Timer peripheral.,CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Task,CC Register n for Timer peripheral.,CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Tasks. Read only. Writing zero has no effect. Writing one sets CAPTURETRIGGERED field to 1 and TRIGGERED field to 0. Reading this register returns CC5 current state. 0x554 CC Channel 5 Current State of CAPTURE Task,0.5919428,0.5919428,0.45555127,0.45555127
nRF52810,What is the description of EVENTS_TRIGGERED[13] register from EGU1 peripheral for nrf52810 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,"EVENTS_TRIGGERED[13] Event generated from PPI peripheral 13, Trigger on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write,",TRIGGERED[13] Event generated from PPI channel 13.,"EVENTS_TRIGGERED[13] Event generated from PPI peripheral 13, Trigger on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_DOWN 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_UP 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_CROSS 13, Interrupt on EVENTS_TRIGGERED[13] write, EVENTS_READY 13, Interrupt on EVENTS_TRIGGERED[13] write,",TRIGGERED[13] Event generated from PPI channel 13.,0.44624054,0.44624054,0.42700285,0.42700285
nRF52810,What is the description of ENDIAN field from PCNF1 register from RADIO peripheral for nrf52810 microcontroller?,"On air endianness of packet, this applies to the S0, LENGTH, S1 and the PAYLOAD fields.",Endianness of the radio packet.,Endianness configuration,Endianness of the radio packet.,Endianness configuration,0.59575725,0.59575725,0.452142,0.452142
nRF52810,What is the description of CH3 field from CHG[2] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 3,"Channel 3 PPI CHEN Set, Channel 3 PPI CHEN Clr, Channel 3 PPI TEP, Channel 3 PPI EVT, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3","TIMER3 CH3 Output Pull-up Enable, TIMER3 CH3 Output Pull-down Enable, TIMER3 CH3 Output, TIMER3 CH3 NanoPull-up Enable, TIMER3 CH3 NanoPull-down Enable, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 Nano","Channel 3 PPI CHEN Set, Channel 3 PPI CHEN Clr, Channel 3 PPI TEP, Channel 3 PPI EVT, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3 PPI STRVW, Channel 3","TIMER3 CH3 Output Pull-up Enable, TIMER3 CH3 Output Pull-down Enable, TIMER3 CH3 Output, TIMER3 CH3 NanoPull-up Enable, TIMER3 CH3 NanoPull-down Enable, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 Nano",0.44720182,0.44720182,0.19417307,0.19417307
nRF52810,What is the bit_offset of CH14 field from CHG[0] register from PPI peripheral for nrf52810 microcontroller?,14,14,14,14,14,0.99999994,0.99999994,0.99999994,0.99999994
nRF52810,What is the bit_offset of ENABLE field from ENABLE register from QDEC peripheral for nrf52810 microcontroller?,0,0x500,0,0x500,0,0.5928775,0.5928775,1.0000001,1.0000001
nRF52810,What is the base address of RTC0 peripheral for nrf52810 microcontroller?,0x4000b000,0x4000C000,0x4000C000,0x4000C000,0x4000C000,0.9606602,0.9606602,0.9606602,0.9606602
nRF52810,What is the bit_width of DIR field from PIN_CNF[16] register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_offset of ENDRX field from INTENSET register from SPIM0 peripheral for nrf52810 microcontroller?,4,0x534,12,0x534,12,0.5924727,0.5924727,0.6974304,0.6974304
nRF52810,What is the bit_width of PIN5 field from DIRSET register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_offset of REGION34 field from CONFIG1 register from BPROT peripheral for nrf52810 microcontroller?,2,28,34,28,34,0.55663043,0.55663043,0.5226749,0.5226749
nRF52810,What is the description of INTEN register from EGU0 peripheral for nrf52810 microcontroller?,Enable or disable interrupt,EasyDMA interrupt enable register.,EasyDMA interrupt enable set register.,EasyDMA interrupt enable register.,EasyDMA interrupt enable set register.,0.6145388,0.6145388,0.6012582,0.6012582
nRF52810,What is the address_offset of LEDPOL register from QDEC peripheral for nrf52810 microcontroller?,0x504,0x504,0x504,0x504,0x504,1.0,1.0,1.0,1.0
nRF52810,What is the description of PACKETPTR register from RADIO peripheral for nrf52810 microcontroller?,Packet pointer,0x40002000 PACKETPTR Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Packet pointer register. Points to the current packet in the queue.,0x40002000 PACKETPTR Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Packet pointer register. Points to the current packet in the queue.,0.40305275,0.40305275,0.76122814,0.76122814
nRF52810,What is the size of EVENTS_RSSIEND register from RADIO peripheral for nrf52810 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52810,What is the bit_offset of EVENTS_END field from EVENTS_END register from RADIO peripheral for nrf52810 microcontroller?,0,0x108,0,0x108,0,0.6002692,0.6002692,1.0000001,1.0000001
nRF52810,List all the fields of EVENTS_ERROR register from TWIM0 peripheral for nrf52810 microcontroller.,EVENTS_ERROR,"ERRORSRC, ADDRESS, TXD, RXD, FREQUENCY, PSEL, SCL, SDA, EVENTS_ERROR, EVENTS_BB, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_",0x124 EVENTSiERROR,"ERRORSRC, ADDRESS, TXD, RXD, FREQUENCY, PSEL, SCL, SDA, EVENTS_ERROR, EVENTS_BB, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_ERROR, EVENTS_",0x124 EVENTSiERROR,0.3746543,0.3746543,0.75752413,0.75752413
nRF52810,What is the size of ERASEPCR1 register from NVMC peripheral for nrf52810 microcontroller?,32,32,4,32,4,0.9999999,0.9999999,0.6150483,0.6150483
nRF52810,What is the bit_width of ENDRX field from INTENCLR register from SPIS0 peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the bit_width of CH12 field from CHG[4] register from PPI peripheral for nrf52810 microcontroller?,1,10,16,10,16,0.61559385,0.61559385,0.4854614,0.4854614
nRF52810,What is the description of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[3] register from EGU0 peripheral for nrf52810 microcontroller?,Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[3] (n=3),TRIGGERED Event generated by triggering the corresponding TRIGGER[n] task.,EVENTS_TRIGGERED[3] (n=3),TRIGGERED Event generated by triggering the corresponding TRIGGER[n] task.,0.65121007,0.65121007,0.8802041,0.8802041
nRF52810,List all the fields of CC[3] register from TIMER0 peripheral for nrf52810 microcontroller.,CC,"CC, EVENTS_COMPARE, TASKS_CAPTURE, TASKS_STOP, TASKS_CLEAR, TASKS_SHUTDOWN, TASKS_START, EVENTS_COMPARE, BITMODE, PRESCALER, CC, MODE, COUNTER, PERIOD, PPI, PPIS, TIMER, BITCNT, BITMODE, CCBUF, COMP, COMPBUF, CCV, CCVBUF, CC, EVTCOMP, EVTCOMPBUF, EVTCONF, EVTCONFBuf, EVTCONFBUF, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf","CC, EVT, PRESCALER, STOP, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE,","CC, EVENTS_COMPARE, TASKS_CAPTURE, TASKS_STOP, TASKS_CLEAR, TASKS_SHUTDOWN, TASKS_START, EVENTS_COMPARE, BITMODE, PRESCALER, CC, MODE, COUNTER, PERIOD, PPI, PPIS, TIMER, BITCNT, BITMODE, CCBUF, COMP, COMPBUF, CCV, CCVBUF, CC, EVTCOMP, EVTCOMPBUF, EVTCONF, EVTCONFBuf, EVTCONFBUF, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf, EVTCONF, EVTCONFBuf","CC, EVT, PRESCALER, STOP, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE, THRES, CCBUF, CC, DITH, CNT, REV, START, SEL, MODE, IEN, RUN, PRSCONF, COMP, EDGE,",0.40857893,0.40857893,0.2651372,0.2651372
nRF52810,What is the bit_width of TRIGGERED14 field from INTEN register from EGU1 peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the description of EVENTS_IN[3] register from GPIOTE peripheral for nrf52810 microcontroller?,Description collection: Event generated from pin specified in CONFIG[n].PSEL,IN[3] Event generated from pin 3. 0x108 EVENTS_UP 0x10c EVENTS_CROSS 0x110 SHORTS 0x200 INTEN 0x300 INTENSET 0x304 INTENCLR 0x308 RESULT 0x400 ENABLE 0x500 PSEL 0x504 REFSEL 0x508 EXTREFSEL 0x50c TH 0x530 MODE 0x534 Description Stop comparator Sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,IN[3] Event generated from GPIOTE channel 3.,IN[3] Event generated from pin 3. 0x108 EVENTS_UP 0x10c EVENTS_CROSS 0x110 SHORTS 0x200 INTEN 0x300 INTENSET 0x304 INTENCLR 0x308 RESULT 0x400 ENABLE 0x500 PSEL 0x504 REFSEL 0x508 EXTREFSEL 0x50c TH 0x530 MODE 0x534 Description Stop comparator Sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,IN[3] Event generated from GPIOTE channel 3.,0.3792683,0.3792683,0.45303595,0.45303595
nRF52810,What is the bit_width of CH12 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of REGION21 field from CONFIG0 register from BPROT peripheral for nrf52810 microcontroller?,Enable protection for region 21. Write '0' has no effect.,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Region 21 Configuration.,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Region 21 Configuration.,0.27043676,0.27043676,0.54671305,0.54671305
nRF52810,What is the bit_width of ADDR2 field from RXADDRESSES register from RADIO peripheral for nrf52810 microcontroller?,1,32,24,32,24,0.49268645,0.49268645,0.526642,0.526642
nRF52810,List all the fields of TASKS_STOP register from QDEC peripheral for nrf52810 microcontroller.,TASKS_STOP,"CC, MODE, BITMODE, PRESCALER, CC0, CC1, CC2, CC3, CC4, CC5, TRIGGER, PRSCONF, PRSCONF1, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, PRSCONF16, PRSCONF17, PRSCONF18, PRSCONF19, PRSCONF20, PRSCONF21, PRSCONF22, PRSCONF23, PRSCONF24, PRSCONF25, PRSCONF26, PRSCONF27, PRSCONF28, PRSCONF29, PRSCONF30, PRSCONF31, PRSCONF32, PRSCONF33, PRSCONF34, PRSCONF35, PRSCONF36, PRSCONF37, PRSCONF38, PRSCONF39, PRSCONF40, PRSCONF41, PRSCONF42, PRSCONF43, PRSCONF44, PRSCONF45, PRSCONF46, PRSCONF47, PRSCONF48, PRSCONF49, PRSCONF50, PRSCONF51, PRSCONF52, PRSCONF53, PRSCONF54, PRSCONF55, PRSCONF56, PRSCONF57, PRSCONF58, PRSCONF59, PRSCONF60, PRSCONF61, PRSCONF62, PRSCONF63, PRSCONF64, PRSCONF65, PRSCONF66, PRSCONF67, PRSCONF68, PRSCONF69, PRSCONF70, PRSCONF71, PRSCONF72, PRSCONF73, PRSCONF74, PRSCONF75, PRSCONF76, PRSCONF77, PRSCONF78, PRSCONF79, PRSCONF80, PRSCONF81, PRSCONF82, PRSCONF83, PRSCONF84, PRSCONF85, PRSCONF86, PRSCONF87, PRSCONF88, PRSCONF89, PRSCONF90, PRSCONF91, PRSCONF92, PRSCONF93, PRSCONF94, PRSCONF95, PRSCONF96, PRSCONF97, PRSCONF98, PRSCONF99, PRSCONF100, PRSCONF101, PRSCONF102, PRSCONF103, PRSCONF104, PRS","CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SH","CC, MODE, BITMODE, PRESCALER, CC0, CC1, CC2, CC3, CC4, CC5, TRIGGER, PRSCONF, PRSCONF1, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, PRSCONF16, PRSCONF17, PRSCONF18, PRSCONF19, PRSCONF20, PRSCONF21, PRSCONF22, PRSCONF23, PRSCONF24, PRSCONF25, PRSCONF26, PRSCONF27, PRSCONF28, PRSCONF29, PRSCONF30, PRSCONF31, PRSCONF32, PRSCONF33, PRSCONF34, PRSCONF35, PRSCONF36, PRSCONF37, PRSCONF38, PRSCONF39, PRSCONF40, PRSCONF41, PRSCONF42, PRSCONF43, PRSCONF44, PRSCONF45, PRSCONF46, PRSCONF47, PRSCONF48, PRSCONF49, PRSCONF50, PRSCONF51, PRSCONF52, PRSCONF53, PRSCONF54, PRSCONF55, PRSCONF56, PRSCONF57, PRSCONF58, PRSCONF59, PRSCONF60, PRSCONF61, PRSCONF62, PRSCONF63, PRSCONF64, PRSCONF65, PRSCONF66, PRSCONF67, PRSCONF68, PRSCONF69, PRSCONF70, PRSCONF71, PRSCONF72, PRSCONF73, PRSCONF74, PRSCONF75, PRSCONF76, PRSCONF77, PRSCONF78, PRSCONF79, PRSCONF80, PRSCONF81, PRSCONF82, PRSCONF83, PRSCONF84, PRSCONF85, PRSCONF86, PRSCONF87, PRSCONF88, PRSCONF89, PRSCONF90, PRSCONF91, PRSCONF92, PRSCONF93, PRSCONF94, PRSCONF95, PRSCONF96, PRSCONF97, PRSCONF98, PRSCONF99, PRSCONF100, PRSCONF101, PRSCONF102, PRSCONF103, PRSCONF104, PRS","CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, MODE, BITMODE, PRESCALER, CC, RESOLVE, START, SAMPLE, STOP, SH",0.04428427,0.04428427,0.11679542,0.11679542
nRF52810,What is the bit_offset of TASKS_CAPTURE field from TASKS_CAPTURE[1] register from TIMER2 peripheral for nrf52810 microcontroller?,0,0x554,0x554,0x554,0x554,0.5577533,0.5577533,0.5577533,0.5577533
nRF52810,What is the base address of RNG peripheral for nrf52810 microcontroller?,0x4000d000,0x4000E000,0x4000E000,0x4000E000,0x4000E000,0.9730707,0.9730707,0.9730707,0.9730707
nRF52810,What is the description of RSSIEND field from INTENCLR register from RADIO peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event RSSIEND,RSSI end of packet interrupt enable.,RSSI end of transmission.,RSSI end of packet interrupt enable.,RSSI end of transmission.,0.52962506,0.52962506,0.21393256,0.21393256
nRF52810,What is the description of TRIGGERED5 field from INTENSET register from EGU1 peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event TRIGGERED[5],TRIGGERED5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 En,TRIGGERED5 Interrupt Enable Set,TRIGGERED5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 Enable TRIGGERED5 Interrupt 5 Triggered5 Interrupt Enable 5 En,TRIGGERED5 Interrupt Enable Set,0.51744676,0.51744676,0.73390687,0.73390687
nRF52810,What is the description of LASTRX field from INTEN register from TWIM0 peripheral for nrf52810 microcontroller?,Enable or disable interrupt for event LASTRX,LAST RX Interrupt Enable,Last RX Interrupt Enable,LAST RX Interrupt Enable,Last RX Interrupt Enable,0.6601547,0.6601547,0.6601547,0.6601547
nRF52810,What is the bit_offset of MAXPACKETSIZE field from MAXPACKETSIZE register from CCM peripheral for nrf52810 microcontroller?,0,0x538,0x100,0x538,0x100,0.59556174,0.59556174,0.63574564,0.63574564
nRF52810,What is the description of MODE field from CONFIG[3] register from GPIOTE peripheral for nrf52810 microcontroller?,Mode,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Mode Disabled Disabled. PSELwilI not be the GPIOTE module. specified acqulred by Event Event The speclfied by PSEL will be configured as an input and the event will be generated if operation specified in POLAle the occurs on pin. Task Task The specified by PSEL will conﬁgured as an output and triggerlng the 55th CLR[n] or ourlh] POLARITV task will the perform operation specified by on pin. When enabled as a task the GPIOTE module will acquire the pin and pin can no longer be written as a regular output pin from GPIO module. B RW PSEL [0.31] GPIO number associated with 5ET[I1], CLR[n] and 0UT[n] D tasks IN[n] event RW POLAle When task to be an mode10peratl0n performed output when OUT[n] task is triggered. When |n event mode: On that shall IN[n] event. Operathn input trigger",0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Mode Disabled Disabled. PSELwilI not be the GPIOTE module. specified acqulred by Event Event The speclfied by PSEL will be configured as an input and the event will be generated if operation specified in POLAle the occurs on pin. Task Task The specified by PSEL will conﬁgured as an output and triggerlng the 55th CLR[n] or ourlh] POLARITV task will the perform operation specified by on pin. When enabled as a task the GPIOTE module will acquire the pin and pin can no longer be written as a regular output pin from GPIO module. B RW PSEL [0.31] GPIO number associated with 5ET[I1], CLR[n] and 0UT[n] D tasks IN[n] event RW POLAle When task to be an mode10peratl0n performed output when OUT[n] task is triggered. When |n event mode: On that shall IN[n] event. Operathn input trigger",0.14792709,0.14792709,0.31016833,0.31016833
nRF52810,What is the description of T0 register from TEMP peripheral for nrf52810 microcontroller?,End point of 1st piece wise linear function,TEMP T0 Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access,Temperature sample value.,TEMP T0 Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access Data Register Access,Temperature sample value.,0.032052413,0.032052413,0.070138395,0.070138395
nRF52810,What is the size of EVENTS_COMPARE[5] register from TIMER2 peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the bit_offset of DRIVE field from PIN_CNF[14] register from P0 peripheral for nrf52810 microcontroller?,8,28,15,28,15,0.6536318,0.6536318,0.69163036,0.69163036
nRF52810,What is the address_offset of TASKS_STOP register from QDEC peripheral for nrf52810 microcontroller?,0x4,0x008,0x004,0x008,0x004,0.7413645,0.7413645,0.9276035,0.9276035
nRF52810,What is the description of EVENTS_IN field from EVENTS_IN[6] register from GPIOTE peripheral for nrf52810 microcontroller?,Event generated from pin specified in CONFIG[n].PSEL,GPIOTE Event In Enable. Enable Event Generation. 0x00000000 Disabled. 0x00000001 Enabled. 0x00000002 Enabled. 0x00000003 Enabled. 0x00000004 Enabled. 0x00000005 Enabled. 0x00000006 Enabled. 0x00000007 Enabled. 0x00000008 Enabled. 0x00000009 Enabled. 0x0000000a Enabled. 0x0000000b Enabled. 0x0000000c Enabled. 0x0000000d Enabled. 0x0000000e Enabled. 0x0000000f Enabled. 0x00000010 Enabled. 0x00000011 Enabled. 0x00000012 Enabled. 0x00000013 Enabled. 0x00000014 Enabled. 0x00000015 Enabled. 0x00000016 Enabled. 0x00000017 Enabled. 0x00000018 Enabled. 0x00000019 Enabled. 0x0000001a Enabled. 0x0000001b Enabled. 0x0000001c Enabled. 0x0000001d Enabled. 0x0000001e Enabled. 0x0000001f Enabled. 0x00000020 Enabled. 0x00000021 Enabled. 0x00000022 Enabled. 0x00000023 Enabled. 0x00000024 Enabled. 0x00000025 Enabled. 0x00000026 Enabled. 0x00000027 Enabled. 0x00000028 Enabled. 0x00000029 Enabled. 0x0000002a Enabled. 0x0000002b Enabled. 0x0000002c Enabled. 0x0000002d Enabled. 0x0000002e Enabled. 0x0000002f Enabled. 0x00000030 Enabled. 0x00000031 Enabled. 0x00000032 Enabled. 0x00000033 Enabled. 0x00000034 Enabled. 0x00000035 En,GPIOTE Event In 6.9.8.10 EVENTS_IN[6] Registers,GPIOTE Event In Enable. Enable Event Generation. 0x00000000 Disabled. 0x00000001 Enabled. 0x00000002 Enabled. 0x00000003 Enabled. 0x00000004 Enabled. 0x00000005 Enabled. 0x00000006 Enabled. 0x00000007 Enabled. 0x00000008 Enabled. 0x00000009 Enabled. 0x0000000a Enabled. 0x0000000b Enabled. 0x0000000c Enabled. 0x0000000d Enabled. 0x0000000e Enabled. 0x0000000f Enabled. 0x00000010 Enabled. 0x00000011 Enabled. 0x00000012 Enabled. 0x00000013 Enabled. 0x00000014 Enabled. 0x00000015 Enabled. 0x00000016 Enabled. 0x00000017 Enabled. 0x00000018 Enabled. 0x00000019 Enabled. 0x0000001a Enabled. 0x0000001b Enabled. 0x0000001c Enabled. 0x0000001d Enabled. 0x0000001e Enabled. 0x0000001f Enabled. 0x00000020 Enabled. 0x00000021 Enabled. 0x00000022 Enabled. 0x00000023 Enabled. 0x00000024 Enabled. 0x00000025 Enabled. 0x00000026 Enabled. 0x00000027 Enabled. 0x00000028 Enabled. 0x00000029 Enabled. 0x0000002a Enabled. 0x0000002b Enabled. 0x0000002c Enabled. 0x0000002d Enabled. 0x0000002e Enabled. 0x0000002f Enabled. 0x00000030 Enabled. 0x00000031 Enabled. 0x00000032 Enabled. 0x00000033 Enabled. 0x00000034 Enabled. 0x00000035 En,GPIOTE Event In 6.9.8.10 EVENTS_IN[6] Registers,0.46067274,0.46067274,0.4257123,0.4257123
nRF52810,What is the description of TIMER2 peripheral for nrf52810 microcontroller?,Timer/Counter 2,TIMER2 Timer 2,"Timer 2, 16 MHz, Low power counter with prescaler and decoder connected, 16 MHz CPU clock, 16 MHz APB2 clock, 16 MHz APB1 clock, 16 MHz HFEXP clock, 16 MHz LFEXP clock, 16 MHz LFCLK clock, 16 MHz CRYPTO clock, 16 MHz CC3200M clock, 16 MHz I2S0 clock, 16 MHz SAADC clock, 16 MHz SPI0 clock, 16 MHz SPIS0 clock, 16 MHz TWI0 clock, 16 MHz TWI1 clock, 16 MHz UART0 clock, 16 MHz SPIM0 clock, 16 MHz SPIS1 clock, 16 MHz TIMER0 clock, 16 MHz TIMER1 clock, 16 MHz TIMER2 clock, 16 MHz RTC0 clock, 16 MHz TEMP clock, 16 MHz RNG clock, 16 MHz CCM0 clock, 16 MHz AES0 clock, 16 MHz PWM0 clock, 16 MHz PWM1 clock, 16 MHz PWM2 clock, 16 MHz PWM3 clock, 16 MHz PDM0 clock, 16 MHz I2S1 clock, 16 MHz SPI1 clock, 16 MHz SPIS1 clock, 16 MHz TWI1 clock, 16 MHz UARTE0 clock, 16 MHz TIMER3 clock, 16 MHz TIMER4 clock, 16 MHz RTC1 clock, 16 MHz TEMP clock, 16 MHz RNG clock, 16 MHz CC3200M clock, 16 MHz AES1 clock, 16 MHz PWM0 clock, 16 MHz PWM1 clock, 16 MHz PWM2 clock, 16 MHz PWM3 clock, 16 MHz PDM1 clock, 16 MHz I2S2 clock, 16 MHz SPI2 clock, 16 MHz SPIS2 clock, 16 MHz TWI2 clock, 16 MHz UARTE1 clock, 16 MHz TIMER5 clock, 16 MHz TIMER6 clock, 16 MHz RTC2 clock, 16 MHz TEMP clock, 16 MHz RNG clock, 16 MHz CC3200M clock, 16 MHz AES2 clock, 16 MHz PWM0 clock, 16 MHz PWM1 clock, 16 MHz PWM2 clock, 16 MHz PWM3 clock, 16 MHz PDM2 clock, 16 MHz I2S3 clock, 16 MHz SPI3 clock, 16 MHz SPIS3 clock, 16 MHz TWI3 clock, 16 MHz UARTE2 clock, 16 MHz TIMER7 clock, 16 MHz TIMER8 clock, 16 MHz RTC3 clock",TIMER2 Timer 2,"Timer 2, 16 MHz, Low power counter with prescaler and decoder connected, 16 MHz CPU clock, 16 MHz APB2 clock, 16 MHz APB1 clock, 16 MHz HFEXP clock, 16 MHz LFEXP clock, 16 MHz LFCLK clock, 16 MHz CRYPTO clock, 16 MHz CC3200M clock, 16 MHz I2S0 clock, 16 MHz SAADC clock, 16 MHz SPI0 clock, 16 MHz SPIS0 clock, 16 MHz TWI0 clock, 16 MHz TWI1 clock, 16 MHz UART0 clock, 16 MHz SPIM0 clock, 16 MHz SPIS1 clock, 16 MHz TIMER0 clock, 16 MHz TIMER1 clock, 16 MHz TIMER2 clock, 16 MHz RTC0 clock, 16 MHz TEMP clock, 16 MHz RNG clock, 16 MHz CCM0 clock, 16 MHz AES0 clock, 16 MHz PWM0 clock, 16 MHz PWM1 clock, 16 MHz PWM2 clock, 16 MHz PWM3 clock, 16 MHz PDM0 clock, 16 MHz I2S1 clock, 16 MHz SPI1 clock, 16 MHz SPIS1 clock, 16 MHz TWI1 clock, 16 MHz UARTE0 clock, 16 MHz TIMER3 clock, 16 MHz TIMER4 clock, 16 MHz RTC1 clock, 16 MHz TEMP clock, 16 MHz RNG clock, 16 MHz CC3200M clock, 16 MHz AES1 clock, 16 MHz PWM0 clock, 16 MHz PWM1 clock, 16 MHz PWM2 clock, 16 MHz PWM3 clock, 16 MHz PDM1 clock, 16 MHz I2S2 clock, 16 MHz SPI2 clock, 16 MHz SPIS2 clock, 16 MHz TWI2 clock, 16 MHz UARTE1 clock, 16 MHz TIMER5 clock, 16 MHz TIMER6 clock, 16 MHz RTC2 clock, 16 MHz TEMP clock, 16 MHz RNG clock, 16 MHz CC3200M clock, 16 MHz AES2 clock, 16 MHz PWM0 clock, 16 MHz PWM1 clock, 16 MHz PWM2 clock, 16 MHz PWM3 clock, 16 MHz PDM2 clock, 16 MHz I2S3 clock, 16 MHz SPI3 clock, 16 MHz SPIS3 clock, 16 MHz TWI3 clock, 16 MHz UARTE2 clock, 16 MHz TIMER7 clock, 16 MHz TIMER8 clock, 16 MHz RTC3 clock",0.82478833,0.82478833,0.37678713,0.37678713
nRF52810,What is the bit_width of OUTINIT field from CONFIG[7] register from GPIOTE peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the bit_width of EVENTS_COMPARE field from EVENTS_COMPARE[5] register from TIMER2 peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,What is the description of MODE field from CONFIG[4] register from GPIOTE peripheral for nrf52810 microcontroller?,Mode,0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Mode Disabled Disabled. PSELwilI not be the GPIOTE module. specified acqulred by Event Event The speclfied by PSEL will be configured as an input and the event will be generated if operation specified in POLAle the occurs on pin. Task Task The specified by PSEL will conﬁgured as an output and triggerlng the 55th CLR[n] or ourlh] POLARITV task will the perform operation specified by on pin. When enabled as a task the GPIOTE module will acquire the pin and pin can no longer be written as a regular output pin from GPIO module. B RW PSEL [0.31] GPIO number associated with 5ET[I1], CLR[n] and 0UT[n] D tasks IN[n] event RW POLAle When task to be an mode10peratl0n performed output when OUT[n] task is triggered. When |n event mode: On that shall IN[n] event. Operathn input trigger",0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,"Mode Disabled Disabled. PSELwilI not be the GPIOTE module. specified acqulred by Event Event The speclfied by PSEL will be configured as an input and the event will be generated if operation specified in POLAle the occurs on pin. Task Task The specified by PSEL will conﬁgured as an output and triggerlng the 55th CLR[n] or ourlh] POLARITV task will the perform operation specified by on pin. When enabled as a task the GPIOTE module will acquire the pin and pin can no longer be written as a regular output pin from GPIO module. B RW PSEL [0.31] GPIO number associated with 5ET[I1], CLR[n] and 0UT[n] D tasks IN[n] event RW POLAle When task to be an mode10peratl0n performed output when OUT[n] task is triggered. When |n event mode: On that shall IN[n] event. Operathn input trigger",0.14792709,0.14792709,0.31016833,0.31016833
nRF52810,What is the address_offset of TASKS_RESUME register from TWIS0 peripheral for nrf52810 microcontroller?,0x20,0x020,0x020,0x020,0x020,0.9524064,0.9524064,0.9524064,0.9524064
nRF52810,What is the bit_offset of POLARITY field from CONFIG[1] register from GPIOTE peripheral for nrf52810 microcontroller?,16,0x500,0,0x500,0,0.24264134,0.24264134,0.3899445,0.3899445
nRF52810,What is the bit_width of ERASEUICR field from ERASEUICR register from NVMC peripheral for nrf52810 microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
nRF52810,What is the bit_width of CH26 field from CHG[5] register from PPI peripheral for nrf52810 microcontroller?,1,10,16,10,16,0.61559385,0.61559385,0.4854614,0.4854614
nRF52810,What is the description of SWI2 peripheral for nrf52810 microcontroller?,Software interrupt 2,TWI2 - I2C compatible two-wire interface on page 302,SWI2 Serial Wire Debug Interface 2.0,TWI2 - I2C compatible two-wire interface on page 302,SWI2 Serial Wire Debug Interface 2.0,0.16534722,0.16534722,0.2565464,0.2565464
nRF52810,What is the bit_width of RR7 field from REQSTATUS register from WDT peripheral for nrf52810 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52810,What is the description of TXDSENT field from INTENCLR register from TWI0 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event TXDSENT,Transmit sequence sent out TWI Interrupt Disable,Transmit sequence sent out TWI.,Transmit sequence sent out TWI Interrupt Disable,Transmit sequence sent out TWI.,0.4769288,0.4769288,0.18720625,0.18720625
nRF52810,What is the bit_offset of CH6LIMITH field from INTEN register from SAADC peripheral for nrf52810 microcontroller?,18,0x538,12,0x538,12,0.37922457,0.37922457,0.6573684,0.6573684
nRF52810,What is the description of TASKS_SET[7] register from GPIOTE peripheral for nrf52810 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it high.,SET[7] (n=7),SET TASK TO SET PIN 7 TO HIGH.,SET[7] (n=7),SET TASK TO SET PIN 7 TO HIGH.,0.09333252,0.09333252,0.6203168,0.6203168
nRF52810,What is the description of INTENSET register from PWM0 peripheral for nrf52810 microcontroller?,Enable interrupt,PWM0 INTENSET register description.,Interrupt enable set register,PWM0 INTENSET register description.,Interrupt enable set register,0.12639785,0.12639785,0.7517395,0.7517395
nRF52810,What is the bit_offset of LOOPSDONE field from INTENSET register from PWM0 peripheral for nrf52810 microcontroller?,7,0x100,156,0x100,156,0.2659409,0.2659409,0.44123307,0.44123307
nRF52810,What is the address_offset of TASKS_STOP register from RADIO peripheral for nrf52810 microcontroller?,0xc,0x008,0x008,0x008,0x008,0.704162,0.704162,0.704162,0.704162
nRF52810,What is the bit_width of DEVMATCH field from INTENSET register from RADIO peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the description of PIN_CNF[7] register from P0 peripheral for nrf52810 microcontroller?,Description collection: Configuration of GPIO pins,"Configuration of GPIO pins, 30 bit fields.",PIN_CNF[7] Configuration of GPIO pins,"Configuration of GPIO pins, 30 bit fields.",PIN_CNF[7] Configuration of GPIO pins,0.67397356,0.67397356,0.60585916,0.60585916
nRF52810,What is the description of PIN19 field from OUTCLR register from P0 peripheral for nrf52810 microcontroller?,Pin 19,"PIN19 Output Clear, 0 = Output Disabled, 1 = Output Enabled.","PIN19 Output Clear, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/","PIN19 Output Clear, 0 = Output Disabled, 1 = Output Enabled.","PIN19 Output Clear, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/INST] PIN19 Output, 1 = [/INST] PIN19 Output, bit 19 of OUT register. 0 = [/",0.52967656,0.52967656,0.3452036,0.3452036
nRF52810,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[6] register from EGU0 peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the description of ENDRX field from INTENSET register from UARTE0 peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event ENDRX,End of RX buffer event Enable or disable interrupt End of RX buffer event Enable or disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,"End of RX buffer event, generated before EasyDMA moves the RXPTR back to the first location where byte 0 is read from. Can be generated at any time.",End of RX buffer event Enable or disable interrupt End of RX buffer event Enable or disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,"End of RX buffer event, generated before EasyDMA moves the RXPTR back to the first location where byte 0 is read from. Can be generated at any time.",0.44825116,0.44825116,0.3530779,0.3530779
nRF52810,List all the fields of NRFFW[10] register from UICR peripheral for nrf52810 microcontroller.,NRFFW,"ERASEUICR, NORDICSSMCONN, NORDICSSMCONNVOL, NORDICCONNSTATUS, NORDICCONNSTATUSVOL, NORDICCONNSTATUSVOLTOP, NORDICCONNSTATUSVOLTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOP","DAP, CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, ID, PWR, FEM, NFCP, NFCPTARGET, NFCPINITIATOR, NFCPTARGETINITIATOR, NFCPDEINITIATOR, NFCPINITIATORINITIATOR, NFCPTARGETINITIATORINITIATOR, NFCPDEINITIATORINITIATOR, NFCPTARGETDEINITIATOR, NFCPINITIATORDEINITIATOR, NFCPTARGETTARGET, NFCPINITIATORTARGET, NFCPTARGETINITIATORTARGET, NFCPDEINITIATORTARGET, NFCPINITIATORDEINITIATORTARGET, NFCPTARGETDEINITIATORTARGET, NFCPINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGET, NFCPDEINITIATORTARGETDEINITIATOR, NFCPINITIATORDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATOR","ERASEUICR, NORDICSSMCONN, NORDICSSMCONNVOL, NORDICCONNSTATUS, NORDICCONNSTATUSVOL, NORDICCONNSTATUSVOLTOP, NORDICCONNSTATUSVOLTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOPTOP, NORDICCONNSTATUSVOLTOPTOPTOPTOPTOPTOPTOPTOPTOP","DAP, CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, ID, PWR, FEM, NFCP, NFCPTARGET, NFCPINITIATOR, NFCPTARGETINITIATOR, NFCPDEINITIATOR, NFCPINITIATORINITIATOR, NFCPTARGETINITIATORINITIATOR, NFCPDEINITIATORINITIATOR, NFCPTARGETDEINITIATOR, NFCPINITIATORDEINITIATOR, NFCPTARGETTARGET, NFCPINITIATORTARGET, NFCPTARGETINITIATORTARGET, NFCPDEINITIATORTARGET, NFCPINITIATORDEINITIATORTARGET, NFCPTARGETDEINITIATORTARGET, NFCPINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGET, NFCPDEINITIATORTARGETDEINITIATOR, NFCPINITIATORDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATORDEINITIATORTARGETDEINITIATOR, NFCPDEINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPINITIATORTARGETDEINITIATORTARGETDEINITIATOR, NFCPTARGETINITIATOR",-0.016333897,-0.016333897,0.087737426,0.087737426
nRF52810,What is the bit_offset of RR field from RR[6] register from WDT peripheral for nrf52810 microcontroller?,0,24,28,24,28,0.43377078,0.43377078,0.4157711,0.4157711
nRF52810,What is the bit_width of A5 field from A5 register from TEMP peripheral for nrf52810 microcontroller?,12,16,16,16,16,0.76053506,0.76053506,0.76053506,0.76053506
nRF52810,What is the address_offset of CUSTOMER[18] register from UICR peripheral for nrf52810 microcontroller?,0xc8,0x14c,0x104 + (n × 0x4),0x14c,0x104 + (n × 0x4),0.75302356,0.75302356,0.46302557,0.46302557
nRF52810,What is the bit_width of COMPARE3 field from INTENCLR register from RTC1 peripheral for nrf52810 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52810,What is the bit_offset of ENDCRYPT field from INTENCLR register from CCM peripheral for nrf52810 microcontroller?,1,0x104,22,0x104,22,0.42127287,0.42127287,0.44852442,0.44852442
nRF52810,List all the fields of PIN_CNF[27] register from P0 peripheral for nrf52810 microcontroller.,"DIR, INPUT, PULL, DRIVE, SENSE","EVIN0, EVOUT0, EVIN1, EVOUT1, EVIN2, EVOUT2, EVIN3, EVOUT3, EVIN4, EVOUT4, EVIN5, EVOUT5, EVIN6, EVOUT6, EVIN7, EVOUT7, EVIN8, EVOUT8, EVIN9, EVOUT9, EVIN10, EVOUT10, EVIN11, EVOUT11, EVIN12, EVOUT12, EVIN13, EVOUT13, EVIN14, EVOUT14, EVIN15, EVOUT15, EVIN16, EVOUT16, EVIN17, EVOUT17, EVIN18, EVOUT18, EVIN19, EVOUT19, EVIN20, EVOUT20, EVIN21, EVOUT21, EVIN22, EVOUT22, EVIN23, EVOUT23, EVIN24, EVOUT24, EVIN25, EVOUT25, EVIN26, EVOUT26, EVIN27, EVOUT27, EVIN28, EVOUT28, EVIN29, EVOUT29, EVIN30, EVOUT30, EVIN31, EVOUT31, EVIN32, EVOUT32, EVIN33, EVOUT33, EVIN34, EVOUT34, EVIN35, EVOUT35, EVIN36, EVOUT36, EVIN37, EVOUT37, EVIN38, EVOUT38, EVIN39, EVOUT39, EVIN40, EVOUT40, EVIN41, EVOUT41, EVIN42, EVOUT42, EVIN43, EVOUT43, EVIN44, EVOUT44, EVIN45, EVOUT45, EVIN46, EVOUT46, EVIN47, EVOUT47, EVIN48, EVOUT48, EVIN49, EVOUT49, EVIN50, EVOUT50, EVIN51, EVOUT51, EVIN52, EVOUT52, EVIN53, EVOUT53, EVIN54, EVOUT54, EVIN55, EVOUT55, EVIN56, EVOUT56, EVIN57, EVOUT57, EVIN58, EVOUT58, EVIN59, EVOUT59, EVIN60, EVOUT60, EVIN61, EVOUT61, EVIN62, EVOUT62, EVIN63, EVOUT63, EVIN64, EVOUT64, EVIN65, EV","SLEWRATE, DRIVESTRENGTH, I2SEXT, INPUT, PULLEN, SENSELVL, SENSE, DRIVESTRENGTHALT, DRIVESTRENGTHSELECT, SLEWRATEALT, I2SEXTALT, INPUTALT, PULLENALT, SENSELVLALT, SENSEALT, DRIVESTRENGTHSELECTALT, DRIVESTRENGTHALTALT, I2SEXTALTALT, INPUTALTALT, PULLENALTALT, SENSELVLALTALT, SENSEALTALT, DRIVESTRENGTHSELECTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTAL","EVIN0, EVOUT0, EVIN1, EVOUT1, EVIN2, EVOUT2, EVIN3, EVOUT3, EVIN4, EVOUT4, EVIN5, EVOUT5, EVIN6, EVOUT6, EVIN7, EVOUT7, EVIN8, EVOUT8, EVIN9, EVOUT9, EVIN10, EVOUT10, EVIN11, EVOUT11, EVIN12, EVOUT12, EVIN13, EVOUT13, EVIN14, EVOUT14, EVIN15, EVOUT15, EVIN16, EVOUT16, EVIN17, EVOUT17, EVIN18, EVOUT18, EVIN19, EVOUT19, EVIN20, EVOUT20, EVIN21, EVOUT21, EVIN22, EVOUT22, EVIN23, EVOUT23, EVIN24, EVOUT24, EVIN25, EVOUT25, EVIN26, EVOUT26, EVIN27, EVOUT27, EVIN28, EVOUT28, EVIN29, EVOUT29, EVIN30, EVOUT30, EVIN31, EVOUT31, EVIN32, EVOUT32, EVIN33, EVOUT33, EVIN34, EVOUT34, EVIN35, EVOUT35, EVIN36, EVOUT36, EVIN37, EVOUT37, EVIN38, EVOUT38, EVIN39, EVOUT39, EVIN40, EVOUT40, EVIN41, EVOUT41, EVIN42, EVOUT42, EVIN43, EVOUT43, EVIN44, EVOUT44, EVIN45, EVOUT45, EVIN46, EVOUT46, EVIN47, EVOUT47, EVIN48, EVOUT48, EVIN49, EVOUT49, EVIN50, EVOUT50, EVIN51, EVOUT51, EVIN52, EVOUT52, EVIN53, EVOUT53, EVIN54, EVOUT54, EVIN55, EVOUT55, EVIN56, EVOUT56, EVIN57, EVOUT57, EVIN58, EVOUT58, EVIN59, EVOUT59, EVIN60, EVOUT60, EVIN61, EVOUT61, EVIN62, EVOUT62, EVIN63, EVOUT63, EVIN64, EVOUT64, EVIN65, EV","SLEWRATE, DRIVESTRENGTH, I2SEXT, INPUT, PULLEN, SENSELVL, SENSE, DRIVESTRENGTHALT, DRIVESTRENGTHSELECT, SLEWRATEALT, I2SEXTALT, INPUTALT, PULLENALT, SENSELVLALT, SENSEALT, DRIVESTRENGTHSELECTALT, DRIVESTRENGTHALTALT, I2SEXTALTALT, INPUTALTALT, PULLENALTALT, SENSELVLALTALT, SENSEALTALT, DRIVESTRENGTHSELECTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTALTALT, I2SEXTALTALTALT, INPUTALTALTALT, PULLENALTALTALT, SENSELVLALTALTALT, SENSEALTALTALT, DRIVESTRENGTHSELECTALTALTALT, DRIVESTRENGTHALTAL",0.1130569,0.1130569,0.46904343,0.46904343
nRF52810,What is the size of INTENSET register from PDM peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the size of TASKS_STOP register from TIMER1 peripheral for nrf52810 microcontroller?,32,0x4,32,0x4,32,0.3920408,0.3920408,0.9999999,0.9999999
nRF52810,What is the bit_offset of RSSIEND field from INTENSET register from RADIO peripheral for nrf52810 microcontroller?,7,0x10c,1,0x10c,1,0.3235641,0.3235641,0.65823686,0.65823686
nRF52810,What is the description of CH26 field from CHG[3] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 26,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,PPI Channel 26 Enable Signal Selection. Selects which ERASEALL event from the PPI peripheral to generate the CH26 enable signal for NVMC peripheral. 0 No operation 1 Start erase of chip.,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,PPI Channel 26 Enable Signal Selection. Selects which ERASEALL event from the PPI peripheral to generate the CH26 enable signal for NVMC peripheral. 0 No operation 1 Start erase of chip.,0.047507506,0.047507506,0.3184359,0.3184359
nRF52810,What is the bit_offset of SENSE field from PIN_CNF[28] register from P0 peripheral for nrf52810 microcontroller?,16,28,28,28,28,0.66749024,0.66749024,0.66749024,0.66749024
nRF52810,What is the bit_width of PIN11 field from OUTCLR register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_offset of COMPARE3 field from INTENSET register from TIMER2 peripheral for nrf52810 microcontroller?,19,0x80,28,0x80,28,0.18306246,0.18306246,0.7284348,0.7284348
nRF52810,What is the description of EVENTS_COMPARE field from EVENTS_COMPARE[4] register from TIMER2 peripheral for nrf52810 microcontroller?,Compare event on CC[n] match,CC0 Compare event on CC0 match,CC4 Compare event on CC4 match,CC0 Compare event on CC0 match,CC4 Compare event on CC4 match,0.92267966,0.92267966,0.8947216,0.8947216
nRF52810,What is the bit_offset of CH2 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,2,28,2,28,2,0.55663043,0.55663043,1.0000002,1.0000002
nRF52810,What is the size of EVENTS_STOPPED register from PWM0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the description of EVENTS_COMPARE[3] register from RTC1 peripheral for nrf52810 microcontroller?,Description collection: Compare event on CC[n] match,CC[3] Compare event on CC[3] match,CC3 event.,CC[3] Compare event on CC[3] match,CC3 event.,0.7750182,0.7750182,0.4629574,0.4629574
nRF52810,What is the description of RR3 field from REQSTATUS register from WDT peripheral for nrf52810 microcontroller?,Request status for RR[3] register,32-bit Request Source 3 Status,RR3 Request Status 0x00000008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,32-bit Request Source 3 Status,RR3 Request Status 0x00000008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.39982426,0.39982426,0.5229746,0.5229746
nRF52810,What is the size of EVENTS_BB register from TWI0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the bit_width of TASKS_DISABLE field from TASKS_DISABLE register from RADIO peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the description of COMPARE2 field from EVTEN register from RTC1 peripheral for nrf52810 microcontroller?,Enable or disable event routing for event COMPARE[2],Compare event on cc[2] match,Compare event on CC[2] match,Compare event on cc[2] match,Compare event on CC[2] match,0.53916717,0.53916717,0.53916717,0.53916717
nRF52810,What is the description of CH13 field from CHENSET register from PPI peripheral for nrf52810 microcontroller?,Channel 13 enable set register.  Writing '0' has no effect,Enable Channel 13 Output and Set Output Level.,Channel 13 Enable Set. Write 1 to Enable. Read [29] Channel 13 Current State. 0 Disabled 1 Enabled.,Enable Channel 13 Output and Set Output Level.,Channel 13 Enable Set. Write 1 to Enable. Read [29] Channel 13 Current State. 0 Disabled 1 Enabled.,0.51123464,0.51123464,0.72564083,0.72564083
nRF52810,What is the bit_offset of END field from INTEN register from PDM peripheral for nrf52810 microcontroller?,2,0x308,20,0x308,20,0.34469485,0.34469485,0.541844,0.541844
nRF52810,List all the fields of TASKS_CAPTURE[5] register from TIMER1 peripheral for nrf52810 microcontroller.,TASKS_CAPTURE,"CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD,","CC, EDGE, IEN, RUNNING, RDYHOLD, RDYPOL, RDYDELAY, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRS","CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD, CCED, CCUPD, CCEVT, CC, ICEVT, CCV, CCPD,","CC, EDGE, IEN, RUNNING, RDYHOLD, RDYPOL, RDYDELAY, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRSCONF, PRS",-0.03657145,-0.03657145,0.030499807,0.030499807
nRF52810,List all the fields of CUSTOMER[16] register from UICR peripheral for nrf52810 microcontroller.,CUSTOMER,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.059402306,0.059402306,0.059402306,0.059402306
nRF52810,What is the bit_width of POLARITY field from CONFIG[4] register from GPIOTE peripheral for nrf52810 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
nRF52810,What is the description of DAP[1] register from RADIO peripheral for nrf52810 microcontroller?,Description collection: Device address prefix n,0x40000000 DAP Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TXDREADY field from DAP register from RADIO peripheral for nrf52810 microcontroller.,0x40000000 DAP Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,TXDREADY field from DAP register from RADIO peripheral for nrf52810 microcontroller.,0.2272497,0.2272497,0.26224208,0.26224208
nRF52810,What is the bit_width of PIN12 field from DIR register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of PULL field from PIN_CNF[26] register from P0 peripheral for nrf52810 microcontroller?,2,1,16,1,16,0.80541563,0.80541563,0.5123863,0.5123863
nRF52810,What is the bit_offset of PIN20 field from OUT register from P0 peripheral for nrf52810 microcontroller?,20,0x560,20,0x560,20,0.31230572,0.31230572,0.99999994,0.99999994
nRF52810,What is the bit_width of T3 field from T3 register from TEMP peripheral for nrf52810 microcontroller?,8,10,16,10,16,0.70526737,0.70526737,0.70901346,0.70901346
nRF52810,What is the bit_offset of CH23 field from CHG[3] register from PPI peripheral for nrf52810 microcontroller?,23,0x540,23,0x540,23,0.27390885,0.27390885,1.0,1.0
nRF52810,What is the description of END field from INTENSET register from SPIS0 peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event END,"End of RXD buffer, and TXD buffer can be accessed by the CPU.",End of RXD buffer for SPI slave.,"End of RXD buffer, and TXD buffer can be accessed by the CPU.",End of RXD buffer for SPI slave.,0.10625154,0.10625154,0.10385959,0.10385959
nRF52810,What is the bit_offset of DRIVE field from PIN_CNF[6] register from P0 peripheral for nrf52810 microcontroller?,8,28,20,28,20,0.6536318,0.6536318,0.6506514,0.6506514
nRF52810,What is the size of TASKS_START register from TIMER2 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the size of TASKS_SET[3] register from GPIOTE peripheral for nrf52810 microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
nRF52810,What is the description of TASKS_SHUTDOWN register from TIMER2 peripheral for nrf52810 microcontroller?,Deprecated register - Shut down timer,Stop timer Shut down timer Capture Timer value to CC[0] register Capture Timer value to CC[1] register Capture Timer value to CC[2] register Capture Timer value to CC[3] register Capture Timer value to CC[4] register Capture Timer value to CC[5] register Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,Trigger task SHUTDOWN.,Stop timer Shut down timer Capture Timer value to CC[0] register Capture Timer value to CC[1] register Capture Timer value to CC[2] register Capture Timer value to CC[3] register Capture Timer value to CC[4] register Capture Timer value to CC[5] register Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,Trigger task SHUTDOWN.,0.55795145,0.55795145,0.42321226,0.42321226
nRF52810,What is the bit_offset of CH15 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,15,0x500,15,0x500,15,0.22825646,0.22825646,0.9999998,0.9999998
nRF52810,What is the address_offset of CC[4] register from TIMER0 peripheral for nrf52810 microcontroller?,0x550,0x540 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x40,0x544,0x540 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x400 + 0x40,0x544,0.38305634,0.38305634,0.6683049,0.6683049
nRF52810,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[5] register from EGU0 peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the bit_width of TRIGGERED7 field from INTENSET register from EGU1 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of PIN17 field from DIR register from P0 peripheral for nrf52810 microcontroller?,Pin 17,"PIN17 Pin direction. 0 = Input, 1 = Output.",Pin 17 Direction.,"PIN17 Pin direction. 0 = Input, 1 = Output.",Pin 17 Direction.,0.5502952,0.5502952,0.8523196,0.8523196
nRF52810,List all the fields of SHORTS register from TIMER1 peripheral for nrf52810 microcontroller.,"COMPARE0_CLEAR, COMPARE1_CLEAR, COMPARE2_CLEAR, COMPARE3_CLEAR, COMPARE4_CLEAR, COMPARE5_CLEAR, COMPARE0_STOP, COMPARE1_STOP, COMPARE2_STOP, COMPARE3_STOP, COMPARE4_STOP, COMPARE5_STOP","CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW,","CC0, CC1, CC2, CC3, CC4, CC5, DSTREAMER, DSTREAMERPEND, DSTREAMERPENDPEND, DSTREAMERPENDPENDPEND, DSTREAMERPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDP","CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW, CC0_OVERFLOW,","CC0, CC1, CC2, CC3, CC4, CC5, DSTREAMER, DSTREAMERPEND, DSTREAMERPENDPEND, DSTREAMERPENDPENDPEND, DSTREAMERPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, DSTREAMERPENDPENDP",0.47383374,0.47383374,0.3021794,0.3021794
nRF52810,List all the fields of EVENTS_TRIGGERED[5] register from EGU1 peripheral for nrf52810 microcontroller.,EVENTS_TRIGGERED,EVENTS_TRIGGERED[5],CH5,EVENTS_TRIGGERED[5],CH5,0.92249393,0.92249393,0.19812779,0.19812779
nRF52810,What is the description of INPUT field from PIN_CNF[14] register from P0 peripheral for nrf52810 microcontroller?,Connect or disconnect input buffer,Input Configuration of GPIO pins.,Input buffer configuration of GPIO pins.,Input Configuration of GPIO pins.,Input buffer configuration of GPIO pins.,0.36742112,0.36742112,0.5422226,0.5422226
nRF52810,What is the size of CC[0] register from RTC1 peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the bit_width of CH21 field from CHG[0] register from PPI peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the description of CH25 field from CHEN register from PPI peripheral for nrf52810 microcontroller?,Enable or disable channel 25,Enable Channel 25 Output and Set Level in NOTSURE State,"PPI Channel 25 Enable. Write 1 to enable channel. Write 0 to disable channel. The channel must be disabled before settings CNT, STOP, and STRENGTH registers. 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running",Enable Channel 25 Output and Set Level in NOTSURE State,"PPI Channel 25 Enable. Write 1 to enable channel. Write 0 to disable channel. The channel must be disabled before settings CNT, STOP, and STRENGTH registers. 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running",0.6408403,0.6408403,0.5206344,0.5206344
nRF52810,What is the description of TASKS_CLR[4] register from GPIOTE peripheral for nrf52810 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.,Clear pin low.,Clear pin specified by CONFIG[4].PSEL.,Clear pin low.,Clear pin specified by CONFIG[4].PSEL.,0.47081533,0.47081533,0.669105,0.669105
nRF52810,What is the bit_offset of PULL field from PIN_CNF[2] register from P0 peripheral for nrf52810 microcontroller?,2,28,28,28,28,0.55663043,0.55663043,0.55663043,0.55663043
nRF52810,What is the description of EVENTS_ENDTX register from UARTE0 peripheral for nrf52810 microcontroller?,Last TX byte transmitted,0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last T,TX buffer is filled up EVENTS_ENDTX 0x11C Last TX byte transmitted EVENTS_ERROR 0x124 Error detected EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_CCA 0x160 Compare event on cca] EVENTS_CCA0 0x164 Compare event on cca0] EVENTS_CCA1 0x168 Compare event on cca1] EVENTS_CCA2 0x16C Compare event on cca2] EVENTS_CCA3 0x170 Compare event on cca3] EVENTS_CTTO 0x174 Compare event on cto] EVENTS_CTSTART 0x178 Compare event on ctstart] EVENTS_CTSTOP 0x17C Compare event on ctstop] EVENTS_NCTS 0x180 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXDRDY 0x184 Data received in RXD (but potentially not yet transferred to Data RAM) EVENTS_TXDRDY 0x188 Data sent from TXD EVENTS_ENDTX 0x190 Last TX byte transmitted EVENTS_ERROR 0x194 Error detected EVENTS_RXTO 0x198 Receiver timeout EVENTS_RXSTARTED 0x19C UART receiver has started EVENTS_TXSTARTED 0x1A0 UART transmitter has started EVENTS_TXSTOPPED 0x1A8 Transmitter stopped EVENTS_CCA 0x1B0 Compare event on cca] EVENTS_CCA0 0x1B4 Compare event on cca0] EVENTS_CCA1 0x1B8 Compare event on cca1] EVENTS_CCA2 0x1BC Compare event on cca2] EVENTS_CCA3 0x1C0 Compare event on cca3] EVENTS_CTTO 0x1C4 Compare event on cto] EVENTS_CTSTART 0x1C8 Compare event on ctstart] EVENTS_CTSTOP 0x1CC Compare event on ctstop] EVENTS_NCTS 0x1D0 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXDRDY 0x1D4 Data received in RXD (but potentially not yet transferred to Data RAM) EVENTS_TXDRDY 0x1D8 Data sent from TXD EVENTS_ENDTX 0x1DC Last TX byte transmitted EVENTS_ERROR 0x1E0 Error detected EVENTS_R,0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last TX byte transmitted EVENTS_ENDTX 0x120 Last T,TX buffer is filled up EVENTS_ENDTX 0x11C Last TX byte transmitted EVENTS_ERROR 0x124 Error detected EVENTS_RXTO 0x144 Receiver timeout EVENTS_RXSTARTED 0x14C UART receiver has started EVENTS_TXSTARTED 0x150 UART transmitter has started EVENTS_TXSTOPPED 0x158 Transmitter stopped EVENTS_CCA 0x160 Compare event on cca] EVENTS_CCA0 0x164 Compare event on cca0] EVENTS_CCA1 0x168 Compare event on cca1] EVENTS_CCA2 0x16C Compare event on cca2] EVENTS_CCA3 0x170 Compare event on cca3] EVENTS_CTTO 0x174 Compare event on cto] EVENTS_CTSTART 0x178 Compare event on ctstart] EVENTS_CTSTOP 0x17C Compare event on ctstop] EVENTS_NCTS 0x180 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXDRDY 0x184 Data received in RXD (but potentially not yet transferred to Data RAM) EVENTS_TXDRDY 0x188 Data sent from TXD EVENTS_ENDTX 0x190 Last TX byte transmitted EVENTS_ERROR 0x194 Error detected EVENTS_RXTO 0x198 Receiver timeout EVENTS_RXSTARTED 0x19C UART receiver has started EVENTS_TXSTARTED 0x1A0 UART transmitter has started EVENTS_TXSTOPPED 0x1A8 Transmitter stopped EVENTS_CCA 0x1B0 Compare event on cca] EVENTS_CCA0 0x1B4 Compare event on cca0] EVENTS_CCA1 0x1B8 Compare event on cca1] EVENTS_CCA2 0x1BC Compare event on cca2] EVENTS_CCA3 0x1C0 Compare event on cca3] EVENTS_CTTO 0x1C4 Compare event on cto] EVENTS_CTSTART 0x1C8 Compare event on ctstart] EVENTS_CTSTOP 0x1CC Compare event on ctstop] EVENTS_NCTS 0x1D0 CTS is deactivated (set high). Not Clear To Send. EVENTS_RXDRDY 0x1D4 Data received in RXD (but potentially not yet transferred to Data RAM) EVENTS_TXDRDY 0x1D8 Data sent from TXD EVENTS_ENDTX 0x1DC Last TX byte transmitted EVENTS_ERROR 0x1E0 Error detected EVENTS_R,0.5560625,0.5560625,0.48339576,0.48339576
nRF52810,What is the description of EVENTS_TRIGGERED[0] register from EGU1 peripheral for nrf52810 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[0] Registers,TRIGGERED EVENTS_TRIGGERED[0],EVENTS_TRIGGERED[0] Registers,TRIGGERED EVENTS_TRIGGERED[0],0.45395842,0.45395842,0.49662206,0.49662206
nRF52810,What is the bit_width of TASKS_CAPTURE field from TASKS_CAPTURE[2] register from TIMER0 peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,What is the bit_width of CH17 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_offset of TRIGGERED10 field from INTENSET register from EGU0 peripheral for nrf52810 microcontroller?,10,0x10c,10,0x10c,10,0.4717098,0.4717098,1.0,1.0
nRF52810,List all the fields of TASKS_STOP register from COMP peripheral for nrf52810 microcontroller.,TASKS_STOP,"CC, CLEAR, SHUTDOWN, START, SAMPLE, CAPTURE, PRESCALER, MODE, BITMODE, PSEL, REFSEL, TH, EXTREFSEL, EVCTRL, EVTGEN, SWCOUNTER, COUNT, CLEAR, STARTTOP, STOP, SAMPLE, CAPTURE0, CAPTURE1, CAPTURE2, CAPTURE3, CAPTURE4, CAPTURE5, COMP, EDGE, THRES, THRES0, THRES1, THRES2, THRES3, THRES4, THRES5, THRES6, THRES7, THRES8, THRES9, THRES10, THRES11, THRES12, THRES13, THRES14, THRES15, THRES16, THRES17, THRES18, THRES19, THRES20, THRES21, THRES22, THRES23, THRES24, THRES25, THRES26, THRES27, THRES28, THRES29, THRES30, THRES31, THRES32, THRES33, THRES34, THRES35, THRES36, THRES37, THRES38, THRES39, THRES40, THRES41, THRES42, THRES43, THRES44, THRES45, THRES46, THRES47, THRES48, THRES49, THRES50, THRES51, THRES52, THRES53, THRES54, THRES55, THRES56, THRES57, THRES58, THRES59, THRES60, THRES61, THRES62, THRES63, THRES64, THRES65, THRES66, THRES67, THRES68, THRES69, THRES70, THRES71, THRES72, THRES73, THRES74, THRES75, THRES76, THRES77, THRES78, THRES79, THRES80, THRES81, THRES82, THRES83, THRES84, THRES85, THRES86, THRES87, THRES88, THRES89, THRES90, THRES91, THRES92, THRES93, THRES94, THRES95, THRES96, THRES97, THRES98, THRES99, THRES100, THRES101, THRES102, THRES103, THRES104, THRES105, THRES106, THRES107, THRES108, THRES109, THRES110, THRES111, THRES112, THRES113, THRES114, THRES115, THRES116, THRES117, THRES118, THRES119, THRES120, THRES121, THRES122, THRES123, THRES1","RXDREADY, DAP, RESULT, START, SAMPLE, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, CC0, CC1, CC2, CC3, CC4, CC5, EVTGEN, STARTTASKS, STOPTASKS, SAMPLETASKS, CALIBTASKS, CALIBCLEARTASKS, CALIBCALCTASKS, RUNTASKS, SEQSTARTTASKS, SEQSTOPTASKS, NEXTTASKS, SEQSKIPTASKS, EXTREFTOP, EXTREFBOT, THTOP, THBOT, THINIT, THACC, THDC, THDD, THDEC, THINC, THDEC, THDD, THDEC, THDD, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC,","CC, CLEAR, SHUTDOWN, START, SAMPLE, CAPTURE, PRESCALER, MODE, BITMODE, PSEL, REFSEL, TH, EXTREFSEL, EVCTRL, EVTGEN, SWCOUNTER, COUNT, CLEAR, STARTTOP, STOP, SAMPLE, CAPTURE0, CAPTURE1, CAPTURE2, CAPTURE3, CAPTURE4, CAPTURE5, COMP, EDGE, THRES, THRES0, THRES1, THRES2, THRES3, THRES4, THRES5, THRES6, THRES7, THRES8, THRES9, THRES10, THRES11, THRES12, THRES13, THRES14, THRES15, THRES16, THRES17, THRES18, THRES19, THRES20, THRES21, THRES22, THRES23, THRES24, THRES25, THRES26, THRES27, THRES28, THRES29, THRES30, THRES31, THRES32, THRES33, THRES34, THRES35, THRES36, THRES37, THRES38, THRES39, THRES40, THRES41, THRES42, THRES43, THRES44, THRES45, THRES46, THRES47, THRES48, THRES49, THRES50, THRES51, THRES52, THRES53, THRES54, THRES55, THRES56, THRES57, THRES58, THRES59, THRES60, THRES61, THRES62, THRES63, THRES64, THRES65, THRES66, THRES67, THRES68, THRES69, THRES70, THRES71, THRES72, THRES73, THRES74, THRES75, THRES76, THRES77, THRES78, THRES79, THRES80, THRES81, THRES82, THRES83, THRES84, THRES85, THRES86, THRES87, THRES88, THRES89, THRES90, THRES91, THRES92, THRES93, THRES94, THRES95, THRES96, THRES97, THRES98, THRES99, THRES100, THRES101, THRES102, THRES103, THRES104, THRES105, THRES106, THRES107, THRES108, THRES109, THRES110, THRES111, THRES112, THRES113, THRES114, THRES115, THRES116, THRES117, THRES118, THRES119, THRES120, THRES121, THRES122, THRES123, THRES1","RXDREADY, DAP, RESULT, START, SAMPLE, SHUTDOWN, CLEAR, CAPTURE, PRESCALER, CC0, CC1, CC2, CC3, CC4, CC5, EVTGEN, STARTTASKS, STOPTASKS, SAMPLETASKS, CALIBTASKS, CALIBCLEARTASKS, CALIBCALCTASKS, RUNTASKS, SEQSTARTTASKS, SEQSTOPTASKS, NEXTTASKS, SEQSKIPTASKS, EXTREFTOP, EXTREFBOT, THTOP, THBOT, THINIT, THACC, THDC, THDD, THDEC, THINC, THDEC, THDD, THDEC, THDD, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC, THDEC,",0.107559234,0.107559234,0.15493977,0.15493977
nRF52810,What is the address_offset of INTEN register from SAADC peripheral for nrf52810 microcontroller?,0x300,0x300,0x300,0x300,0x300,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the description of INTENCLR register from SPIM0 peripheral for nrf52810 microcontroller?,Disable interrupt,Interrupt Enable Clear Register 0x504 0x508 0x50c 0x510 0x514 0x518 0x51c 0x520 0x524 0x528 0x52c 0x530 0x534 0x538 0x53c 0x540 0x544 0x548 0x54c 0x550 0x554 0x558 0x55c 0x560 0x564 0x568 0x56c 0x570 0x574 0x578 0x57c 0x580 0x584 0x588 0x58c 0x590 0x594 0x598 0x59c 0x5a0 0x5a4 0x5a8 0x5ac 0x5b0 0x5b4 0x5b8 0x5bc 0x5c0 0x5c4 0x5c8 0x5cc 0x5d0 0x5d4 0x5d8 0x5dc 0x5e0 0x5e4 0x5e8 0x5ec 0x5f0 0x5f4 0x5f8 0x5fc 0x600 0x604 0x608 0x60c 0x610 0x614 0x618 0x61c 0x620 0x624 0x628 0x62c 0x630 0x634 0x638 0x63c 0x640 0x644 0x648 0x64c 0x650 0x654 0x658 0x65c 0x660 0x664 0x668 0x66c 0x670 0x674 0x678 0x67c 0x680 0x684 0x688 0x68c 0x690 0x694 0x698 0x69c 0x6a0 0x6a4 0x6a8 0x6ac 0x6b0 0x6b4 0x6b8 0x6bc 0x6c0 0x6c4 0x6c8 0x6cc 0x6d0 0x6d4 0x6d8 0x6dc 0x6e0 0x6e4 0x6e8 0x6ec 0x6f0 0x6f4 0x6f8 0x6fc 0x700 0x704,"Interrupt clear register for SPIM0. Writing a bit to any field in this register clears that interrupt. TXDSAVE, RXDATAV, RXCMPLT, TXFULL, TXEMPTY, RXFULL, TXOF, RXUF, SUS, MOSSEX, MISOEX, MANFER, OVRE, NREIS, FERR, BUSY, FREQM, FREQM0, FREQM1, FREQM2, FREQM3, FREQM4, FREQM5, FREQM6, FREQM7, FREQM8, FREQM9, FREQM10, FREQM11, FREQM12, FREQM13, FREQM14, FREQM15, FREQM16, FREQM17, FREQM18, FREQM19, FREQM20, FREQM21, FREQM22, FREQM23, FREQM24, FREQM25, FREQM26, FREQM27, FREQM28, FREQM29, FREQM30, FREQM31, FREQM32, FREQM33, FREQM34, FREQM35, FREQM36, FREQM37, FREQM38, FREQM39, FREQM40, FREQM41, FREQM42, FREQM43, FREQM44, FREQM45, FREQM46, FREQM47, FREQM48, FREQM49, FREQM50, FREQM51, FREQM52, FREQM53, FREQM54, FREQM55, FREQM56, FREQM57, FREQM58, FREQM59, FREQM60, FREQM61, FREQM62, FREQM63, FREQM64, FREQM65, FREQM66, FREQM67, FREQM68, FREQM69, FREQM70, FREQM71, FREQM72, FREQM73, FREQM74, FREQM75, FREQM76, FREQM77, FREQM78, FREQM79, FREQM80, FREQM81, FREQM82, FREQM83, FREQM84, FREQM85, FREQM86, FREQM87, FREQM88, FREQM89, FREQM90, FREQM91, FREQM92, FREQM93, FREQM94, FREQM95, FREQ",Interrupt Enable Clear Register 0x504 0x508 0x50c 0x510 0x514 0x518 0x51c 0x520 0x524 0x528 0x52c 0x530 0x534 0x538 0x53c 0x540 0x544 0x548 0x54c 0x550 0x554 0x558 0x55c 0x560 0x564 0x568 0x56c 0x570 0x574 0x578 0x57c 0x580 0x584 0x588 0x58c 0x590 0x594 0x598 0x59c 0x5a0 0x5a4 0x5a8 0x5ac 0x5b0 0x5b4 0x5b8 0x5bc 0x5c0 0x5c4 0x5c8 0x5cc 0x5d0 0x5d4 0x5d8 0x5dc 0x5e0 0x5e4 0x5e8 0x5ec 0x5f0 0x5f4 0x5f8 0x5fc 0x600 0x604 0x608 0x60c 0x610 0x614 0x618 0x61c 0x620 0x624 0x628 0x62c 0x630 0x634 0x638 0x63c 0x640 0x644 0x648 0x64c 0x650 0x654 0x658 0x65c 0x660 0x664 0x668 0x66c 0x670 0x674 0x678 0x67c 0x680 0x684 0x688 0x68c 0x690 0x694 0x698 0x69c 0x6a0 0x6a4 0x6a8 0x6ac 0x6b0 0x6b4 0x6b8 0x6bc 0x6c0 0x6c4 0x6c8 0x6cc 0x6d0 0x6d4 0x6d8 0x6dc 0x6e0 0x6e4 0x6e8 0x6ec 0x6f0 0x6f4 0x6f8 0x6fc 0x700 0x704,"Interrupt clear register for SPIM0. Writing a bit to any field in this register clears that interrupt. TXDSAVE, RXDATAV, RXCMPLT, TXFULL, TXEMPTY, RXFULL, TXOF, RXUF, SUS, MOSSEX, MISOEX, MANFER, OVRE, NREIS, FERR, BUSY, FREQM, FREQM0, FREQM1, FREQM2, FREQM3, FREQM4, FREQM5, FREQM6, FREQM7, FREQM8, FREQM9, FREQM10, FREQM11, FREQM12, FREQM13, FREQM14, FREQM15, FREQM16, FREQM17, FREQM18, FREQM19, FREQM20, FREQM21, FREQM22, FREQM23, FREQM24, FREQM25, FREQM26, FREQM27, FREQM28, FREQM29, FREQM30, FREQM31, FREQM32, FREQM33, FREQM34, FREQM35, FREQM36, FREQM37, FREQM38, FREQM39, FREQM40, FREQM41, FREQM42, FREQM43, FREQM44, FREQM45, FREQM46, FREQM47, FREQM48, FREQM49, FREQM50, FREQM51, FREQM52, FREQM53, FREQM54, FREQM55, FREQM56, FREQM57, FREQM58, FREQM59, FREQM60, FREQM61, FREQM62, FREQM63, FREQM64, FREQM65, FREQM66, FREQM67, FREQM68, FREQM69, FREQM70, FREQM71, FREQM72, FREQM73, FREQM74, FREQM75, FREQM76, FREQM77, FREQM78, FREQM79, FREQM80, FREQM81, FREQM82, FREQM83, FREQM84, FREQM85, FREQM86, FREQM87, FREQM88, FREQM89, FREQM90, FREQM91, FREQM92, FREQM93, FREQM94, FREQM95, FREQ",0.398294,0.398294,0.38002014,0.38002014
nRF52810,What is the bit_offset of T4 field from T4 register from TEMP peripheral for nrf52810 microcontroller?,0,0x104,12,0x104,12,0.6058867,0.6058867,0.43830746,0.43830746
nRF52810,What is the bit_offset of OUTINIT field from CONFIG[3] register from GPIOTE peripheral for nrf52810 microcontroller?,20,0x554,0x500,0x554,0x500,0.29575133,0.29575133,0.33643693,0.33643693
nRF52810,What is the size of EVENTS_TRIGGERED[10] register from EGU1 peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,List all the fields of TASKS_OUT[3] register from GPIOTE peripheral for nrf52810 microcontroller.,TASKS_OUT,"OUT, OUTINIT, SET, CLR, TOGGLE, DELAY, POLARITY, MODE, INEN, SENSE, PRSCONF, PRSCONF1, PRSCONF0, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, PRSCONF16, PRSCONF17, PRSCONF18, PRSCONF19, PRSCONF20, PRSCONF21, PRSCONF22, PRSCONF23, PRSCONF24, PRSCONF25, PRSCONF26, PRSCONF27, PRSCONF28, PRSCONF29, PRSCONF30, PRSCONF31, PRSCONF32, PRSCONF33, PRSCONF34, PRSCONF35, PRSCONF36, PRSCONF37, PRSCONF38, PRSCONF39, PRSCONF40, PRSCONF41, PRSCONF42, PRSCONF43, PRSCONF44, PRSCONF45, PRSCONF46, PRSCONF47, PRSCONF48, PRSCONF49, PRSCONF50, PRSCONF51, PRSCONF52, PRSCONF53, PRSCONF54, PRSCONF55, PRSCONF56, PRSCONF57, PRSCONF58, PRSCONF59, PRSCONF60, PRSCONF61, PRSCONF62, PRSCONF63, PRSCONF64, PRSCONF65, PRSCONF66, PRSCONF67, PRSCONF68, PRSCONF69, PRSCONF70, PRSCONF71, PRSCONF72, PRSCONF73, PRSCONF74, PRSCONF75, PRSCONF76, PRSCONF77, PRSCONF78, PRSCONF79, PRSCONF80, PRSCONF81, PRSCONF82, PRSCONF83, PRSCONF84, PRSCONF85, PRSCONF86, PRSCONF87, PRSCONF88, PRSCONF89, PRSCONF90, PRSCONF91, PRSCONF92, PRSCONF93, PRSCONF94, PRSCONF95, PRSCONF96, PRSCONF97, PRSCONF98, PRSCONF99, PRSCONF100, PRSCONF101, PRSCONF102, PRSCONF103, PRSCONF104, PR","RXDREADY, TXSTART, TXSTOP, RXSTART, RXSTOP, RXTOUT, TXUFLOW, TXPACKE, TXPACKD, TXPACKE, TXPACKD, RXUFLOW, RXPACKE, RXPACKD, RXPACKE, RXPACKD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, R","OUT, OUTINIT, SET, CLR, TOGGLE, DELAY, POLARITY, MODE, INEN, SENSE, PRSCONF, PRSCONF1, PRSCONF0, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, PRSCONF16, PRSCONF17, PRSCONF18, PRSCONF19, PRSCONF20, PRSCONF21, PRSCONF22, PRSCONF23, PRSCONF24, PRSCONF25, PRSCONF26, PRSCONF27, PRSCONF28, PRSCONF29, PRSCONF30, PRSCONF31, PRSCONF32, PRSCONF33, PRSCONF34, PRSCONF35, PRSCONF36, PRSCONF37, PRSCONF38, PRSCONF39, PRSCONF40, PRSCONF41, PRSCONF42, PRSCONF43, PRSCONF44, PRSCONF45, PRSCONF46, PRSCONF47, PRSCONF48, PRSCONF49, PRSCONF50, PRSCONF51, PRSCONF52, PRSCONF53, PRSCONF54, PRSCONF55, PRSCONF56, PRSCONF57, PRSCONF58, PRSCONF59, PRSCONF60, PRSCONF61, PRSCONF62, PRSCONF63, PRSCONF64, PRSCONF65, PRSCONF66, PRSCONF67, PRSCONF68, PRSCONF69, PRSCONF70, PRSCONF71, PRSCONF72, PRSCONF73, PRSCONF74, PRSCONF75, PRSCONF76, PRSCONF77, PRSCONF78, PRSCONF79, PRSCONF80, PRSCONF81, PRSCONF82, PRSCONF83, PRSCONF84, PRSCONF85, PRSCONF86, PRSCONF87, PRSCONF88, PRSCONF89, PRSCONF90, PRSCONF91, PRSCONF92, PRSCONF93, PRSCONF94, PRSCONF95, PRSCONF96, PRSCONF97, PRSCONF98, PRSCONF99, PRSCONF100, PRSCONF101, PRSCONF102, PRSCONF103, PRSCONF104, PR","RXDREADY, TXSTART, TXSTOP, RXSTART, RXSTOP, RXTOUT, TXUFLOW, TXPACKE, TXPACKD, TXPACKE, TXPACKD, RXUFLOW, RXPACKE, RXPACKD, RXPACKE, RXPACKD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, RXTOUTD, RXTOUTS, R",0.13199773,0.13199773,0.06973622,0.06973622
nRF52810,What is the description of PCNF1 register from RADIO peripheral for nrf52810 microcontroller?,Packet configuration register 1,PCNF1 Context: 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x4,PCNF1 Register Description,PCNF1 Context: 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x40002000 0x4,PCNF1 Register Description,0.24243823,0.24243823,0.5694347,0.5694347
nRF52810,What is the bit_width of PIN28 field from LATCH register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of EVENTS_COMPARE field from EVENTS_COMPARE[2] register from TIMER1 peripheral for nrf52810 microcontroller?,Compare event on CC[n] match,Compare event on CC[2] match,CC2 Compare event on CC[2] match,Compare event on CC[2] match,CC2 Compare event on CC[2] match,0.9677199,0.9677199,0.93447775,0.93447775
nRF52810,What is the address_offset of CUSTOMER[23] register from UICR peripheral for nrf52810 microcontroller?,0xdc,0x14c,0x104c,0x14c,0x104c,0.6708897,0.6708897,0.7061955,0.7061955
nRF52810,What is the bit_offset of REGION18 field from CONFIG0 register from BPROT peripheral for nrf52810 microcontroller?,18,18,18,18,18,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of COMPARE field from CC[1] register from RTC0 peripheral for nrf52810 microcontroller?,24,32,16,32,16,0.7356373,0.7356373,0.7363719,0.7363719
nRF52810,List all the fields of TASKS_TRIGGER[11] register from EGU1 peripheral for nrf52810 microcontroller.,TASKS_TRIGGER,CC[11],"CC, COV, PRESCALER, MODE, BITMODE, TIMER, I2S, SRC, DST, DIN, DOUT, ASYNCH, EVIN0, EVIN1, EVIN2, EVIN3, EVIN4, EVIN5, EVOUT0, EVOUT1, EVOUT2, EVOUT3, EVOUT4, EVOUT5, EDSEL, EDPOL, EASYASYNCH, SWCOUNTRST, RELOAD, NEXT, CNT, PRESCALER, MODE, BITMODE, CC0, CC1, CC2, CC3, CC4, CC5, COV0, COV1, COV2, COV3, COV4, COV5, DPSEL, DPSEL0, DPSEL1, DPSEL2, DPSEL3, DPSEL4, DPSEL5, DPSEL6, DPSEL7, DPSEL8, DPSEL9, DPSEL10, DPSEL11, DPSEL12, DPSEL13, DPSEL14, DPSEL15, DPSELCOMP, DPSELRELOAD, NEXT, CNT, PRESCALER, MODE, BITMODE, CC0, CC1, CC2, CC3, CC4, CC5, COV0, COV1, COV2, COV3, COV4, COV5, DPSEL, DPSEL0, DPSEL1, DPSEL2, DPSEL3, DPSEL4, DPSEL5, DPSEL6, DPSEL7, DPSEL8, DPSEL9, DPSEL10, DPSEL11, DPSEL12, DPSEL13, DPSEL14, DPSEL15, DPSELCOMP, DPSELRELOAD, NEXT, CNT, PRESCALER, MODE, BITMODE, CC0, CC1, CC2, CC3, CC4, CC5, COV0, COV1, COV2, COV3, COV4, COV5, DPSEL, DPSEL0, DPSEL1, DPSEL2, DPSEL3, DPSEL4, DPSEL5, DPSEL6, DPSEL7, DPSEL8, DPSEL9, DPSEL10, DPSEL11, DPSEL12, DPSEL13, DPSEL14, DPSEL15, DPSELCOMP, DPSELRELOAD, NEXT, CNT, PRESCALER, MODE, BITMODE, CC0, CC1, CC2, CC3, CC4, CC5, COV0, COV1, COV2, COV3, COV4, COV5, DPSEL, DPSEL0, DPSEL1, DPSEL2, DPSEL3, DPSEL4, D",CC[11],"CC, COV, PRESCALER, MODE, BITMODE, TIMER, I2S, SRC, DST, DIN, DOUT, ASYNCH, EVIN0, EVIN1, EVIN2, EVIN3, EVIN4, EVIN5, EVOUT0, EVOUT1, EVOUT2, EVOUT3, EVOUT4, EVOUT5, EDSEL, EDPOL, EASYASYNCH, SWCOUNTRST, RELOAD, NEXT, CNT, PRESCALER, MODE, BITMODE, CC0, CC1, CC2, CC3, CC4, CC5, COV0, COV1, COV2, COV3, COV4, COV5, DPSEL, DPSEL0, DPSEL1, DPSEL2, DPSEL3, DPSEL4, DPSEL5, DPSEL6, DPSEL7, DPSEL8, DPSEL9, DPSEL10, DPSEL11, DPSEL12, DPSEL13, DPSEL14, DPSEL15, DPSELCOMP, DPSELRELOAD, NEXT, CNT, PRESCALER, MODE, BITMODE, CC0, CC1, CC2, CC3, CC4, CC5, COV0, COV1, COV2, COV3, COV4, COV5, DPSEL, DPSEL0, DPSEL1, DPSEL2, DPSEL3, DPSEL4, DPSEL5, DPSEL6, DPSEL7, DPSEL8, DPSEL9, DPSEL10, DPSEL11, DPSEL12, DPSEL13, DPSEL14, DPSEL15, DPSELCOMP, DPSELRELOAD, NEXT, CNT, PRESCALER, MODE, BITMODE, CC0, CC1, CC2, CC3, CC4, CC5, COV0, COV1, COV2, COV3, COV4, COV5, DPSEL, DPSEL0, DPSEL1, DPSEL2, DPSEL3, DPSEL4, DPSEL5, DPSEL6, DPSEL7, DPSEL8, DPSEL9, DPSEL10, DPSEL11, DPSEL12, DPSEL13, DPSEL14, DPSEL15, DPSELCOMP, DPSELRELOAD, NEXT, CNT, PRESCALER, MODE, BITMODE, CC0, CC1, CC2, CC3, CC4, CC5, COV0, COV1, COV2, COV3, COV4, COV5, DPSEL, DPSEL0, DPSEL1, DPSEL2, DPSEL3, DPSEL4, D",0.09385107,0.09385107,0.018044982,0.018044982
nRF52810,What is the description of CONFIG[1] register from GPIOTE peripheral for nrf52810 microcontroller?,"Description collection: Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event",Configuration of GPIOTE channel 1.,"GPIOTE Configuration Structure Description GPIO pin configuration for GPIOTE channel 1. PIN, PSEL, STRUCT, SENSE, PRSCONF0, PRSCONF1, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, PRSCONF16, PRSCONF17, PRSCONF18, PRSCONF19, PRSCONF20, PRSCONF21, PRSCONF22, PRSCONF23, PRSCONF24, PRSCONF25, PRSCONF26, PRSCONF27, PRSCONF28, PRSCONF29, PRSCONF30, PRSCONF31, PRSCONF32, PRSCONF33, PRSCONF34, PRSCONF35, PRSCONF36, PRSCONF37, PRSCONF38, PRSCONF39, PRSCONF40, PRSCONF41, PRSCONF42, PRSCONF43, PRSCONF44, PRSCONF45, PRSCONF46, PRSCONF47, PRSCONF48, PRSCONF49, PRSCONF50, PRSCONF51, PRSCONF52, PRSCONF53, PRSCONF54, PRSCONF55, PRSCONF56, PRSCONF57, PRSCONF58, PRSCONF59, PRSCONF60, PRSCONF61, PRSCONF62, PRSCONF63, PRSCONF64, PRSCONF65, PRSCONF66, PRSCONF67, PRSCONF68, PRSCONF69, PRSCONF70, PRSCONF71, PRSCONF72, PRSCONF73, PRSCONF74, PRSCONF75, PRSCONF76, PRSCONF77, PRSCONF78, PRSCONF79, PRSCONF80, PRSCONF81, PRSCONF82, PRSCONF83, PRSCONF84, PRSCONF85, PRSCONF86, PRSCONF87, PRSCONF88, PRSCONF89, PRSCONF90, PRSCONF91, PRSCONF92, PRSCONF93, PRSCONF94, PRSCONF95, PRSCONF96, PRSCONF97, PRSCONF98, PRSCONF99, PRSCONF100, PRSCONF101, PRSCONF102, PRSCONF103, PRSCONF104, PR",Configuration of GPIOTE channel 1.,"GPIOTE Configuration Structure Description GPIO pin configuration for GPIOTE channel 1. PIN, PSEL, STRUCT, SENSE, PRSCONF0, PRSCONF1, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, PRSCONF16, PRSCONF17, PRSCONF18, PRSCONF19, PRSCONF20, PRSCONF21, PRSCONF22, PRSCONF23, PRSCONF24, PRSCONF25, PRSCONF26, PRSCONF27, PRSCONF28, PRSCONF29, PRSCONF30, PRSCONF31, PRSCONF32, PRSCONF33, PRSCONF34, PRSCONF35, PRSCONF36, PRSCONF37, PRSCONF38, PRSCONF39, PRSCONF40, PRSCONF41, PRSCONF42, PRSCONF43, PRSCONF44, PRSCONF45, PRSCONF46, PRSCONF47, PRSCONF48, PRSCONF49, PRSCONF50, PRSCONF51, PRSCONF52, PRSCONF53, PRSCONF54, PRSCONF55, PRSCONF56, PRSCONF57, PRSCONF58, PRSCONF59, PRSCONF60, PRSCONF61, PRSCONF62, PRSCONF63, PRSCONF64, PRSCONF65, PRSCONF66, PRSCONF67, PRSCONF68, PRSCONF69, PRSCONF70, PRSCONF71, PRSCONF72, PRSCONF73, PRSCONF74, PRSCONF75, PRSCONF76, PRSCONF77, PRSCONF78, PRSCONF79, PRSCONF80, PRSCONF81, PRSCONF82, PRSCONF83, PRSCONF84, PRSCONF85, PRSCONF86, PRSCONF87, PRSCONF88, PRSCONF89, PRSCONF90, PRSCONF91, PRSCONF92, PRSCONF93, PRSCONF94, PRSCONF95, PRSCONF96, PRSCONF97, PRSCONF98, PRSCONF99, PRSCONF100, PRSCONF101, PRSCONF102, PRSCONF103, PRSCONF104, PR",0.05546528,0.05546528,0.21346518,0.21346518
nRF52810,List all the fields of TASKS_TRIGGER[10] register from EGU1 peripheral for nrf52810 microcontroller.,TASKS_TRIGGER,"TRIGGER, TRIGGERED, TRIGGEREDPEND, TRIGGEREDCLRACC, TRIGGEREDSET, TRIGGEREDTOGGLE, TRIGGEREDTOGGLEPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLESET, TRIGGEREDTOGGLECLR, TRIGGEREDTOGGLECLRPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLECLRSET, TRIGGEREDTOGGLECLRTOGGLE, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRAC","CC, CAPTURE, PER, PULSE, DIR, STOP, NEXT, SELF, PRSCONF0, PRSCONF1, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, DAP, CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, DMASK, DTHS, DTOGS, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0","TRIGGER, TRIGGERED, TRIGGEREDPEND, TRIGGEREDCLRACC, TRIGGEREDSET, TRIGGEREDTOGGLE, TRIGGEREDTOGGLEPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLESET, TRIGGEREDTOGGLECLR, TRIGGEREDTOGGLECLRPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLECLRSET, TRIGGEREDTOGGLECLRTOGGLE, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRAC","CC, CAPTURE, PER, PULSE, DIR, STOP, NEXT, SELF, PRSCONF0, PRSCONF1, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, DAP, CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, DMASK, DTHS, DTOGS, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0P, CC0",0.13206182,0.13206182,0.043716602,0.043716602
nRF52810,What is the size of ENABLE register from PDM peripheral for nrf52810 microcontroller?,32,0x500,32,0x500,32,0.30643332,0.30643332,0.9999999,0.9999999
nRF52810,What is the description of CH19 field from CHG[2] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 19,Channel 19 Event Output Enable Field From CHG Register From PPI Peripheral For nrf52810 Microcontroller.,Channel 19 Event Output Enable Field Description A RW Channel 19 Event Output Enable Field Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Channel 19 Event Output Enable Field From CHG Register From PPI Peripheral For nrf52810 Microcontroller.,Channel 19 Event Output Enable Field Description A RW Channel 19 Event Output Enable Field Value 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.26954627,0.26954627,0.43627644,0.43627644
nRF52810,List all the fields of CC[5] register from TIMER1 peripheral for nrf52810 microcontroller.,CC,"CC, EVENTS_COMPARE, TASKS_CAPTURE, TASKS_CLEAR, TASKS_STOP, TASKS_SHUTDOWN, TASKS_CLEAR, TASKS_START, EVENTS_COMPARE, SHORTS, INTENSET, INTENCLR, MODE, BITMODE, PRESCALER, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC","CC, COV, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESC","CC, EVENTS_COMPARE, TASKS_CAPTURE, TASKS_CLEAR, TASKS_STOP, TASKS_SHUTDOWN, TASKS_CLEAR, TASKS_START, EVENTS_COMPARE, SHORTS, INTENSET, INTENCLR, MODE, BITMODE, PRESCALER, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC, CC","CC, COV, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESCALER, RELOAD, STOP, DEC, CLEAR, PRESC",0.3946666,0.3946666,0.42153364,0.42153364
nRF52810,What is the description of TICK field from INTENCLR register from RTC1 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event TICK,TICK Event Interrupt Disable,"Tick interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt. To trigger an interrupt, the field must be written with 0. Tick interrupt is generated when the RTC tick counter overflows or underflows. 0x100 EVENTS_TICK 0x104 Event on RTC tick interrupt generation. 0x108 Event on RTC tick interrupt generation. 0x10c Event on RTC tick interrupt generation. 0x110 Event on RTC tick interrupt generation. 0x114 Event on RTC tick interrupt generation. 0x118 Event on RTC tick interrupt generation. 0x11c Event on RTC tick interrupt generation. 0x120 Event on RTC tick interrupt generation. 0x124 Event on RTC tick interrupt generation. 0x128 Event on RTC tick interrupt generation. 0x12c Event on RTC tick interrupt generation. 0x130 Event on RTC tick interrupt generation. 0x134 Event on RTC tick interrupt generation. 0x138 Event on RTC tick interrupt generation. 0x13c Event on RTC tick interrupt generation. 0x140 Event on CC[0] match interrupt generation. 0x144 Event on CC[1] match interrupt generation. 0x148 Event on CC[2] match interrupt generation. 0x14c Event on CC[3] match interrupt generation. 0x150 Event on CC[4] match interrupt generation. 0x154 Event on CC[5] match interrupt generation. 0x158 Event on CC[6] match interrupt generation. 0x15c Event on CC[7] match interrupt generation. 0x160 Event on CC[8] match interrupt generation. 0x164 Event on CC[9] match interrupt generation. 0x168 Event on CC[10] match interrupt generation. 0x16c Event on CC[11] match interrupt generation. 0x170 Event on CC[12] match interrupt generation. 0x174 Event on CC[13] match interrupt generation. 0x178 Event on CC[14] match interrupt generation. 0x17c Event on CC[15] match interrupt generation. 0x180 Event on CC[16] match interrupt generation. 0x184 Event on CC[17] match interrupt generation. 0x188 Event on CC[18] match interrupt generation. 0x18c Event on CC[19] match interrupt generation. 0x190 Event on CC[20] match interrupt generation. 0x194 Event on CC[21] match interrupt generation. 0x198 Event on CC[22] match interrupt generation. 0x19c Event on CC[23] match interrupt generation. 0x1a0 Event on CC[24] match interrupt generation. 0x1a4 Event on CC[25] match interrupt generation. 0x1a8 Event on CC[26] match interrupt generation. 0x1ac Event on CC[27] match interrupt generation. 0x1b0 Event on CC[28] match interrupt generation. 0x1b4 Event on",TICK Event Interrupt Disable,"Tick interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt. To trigger an interrupt, the field must be written with 0. Tick interrupt is generated when the RTC tick counter overflows or underflows. 0x100 EVENTS_TICK 0x104 Event on RTC tick interrupt generation. 0x108 Event on RTC tick interrupt generation. 0x10c Event on RTC tick interrupt generation. 0x110 Event on RTC tick interrupt generation. 0x114 Event on RTC tick interrupt generation. 0x118 Event on RTC tick interrupt generation. 0x11c Event on RTC tick interrupt generation. 0x120 Event on RTC tick interrupt generation. 0x124 Event on RTC tick interrupt generation. 0x128 Event on RTC tick interrupt generation. 0x12c Event on RTC tick interrupt generation. 0x130 Event on RTC tick interrupt generation. 0x134 Event on RTC tick interrupt generation. 0x138 Event on RTC tick interrupt generation. 0x13c Event on RTC tick interrupt generation. 0x140 Event on CC[0] match interrupt generation. 0x144 Event on CC[1] match interrupt generation. 0x148 Event on CC[2] match interrupt generation. 0x14c Event on CC[3] match interrupt generation. 0x150 Event on CC[4] match interrupt generation. 0x154 Event on CC[5] match interrupt generation. 0x158 Event on CC[6] match interrupt generation. 0x15c Event on CC[7] match interrupt generation. 0x160 Event on CC[8] match interrupt generation. 0x164 Event on CC[9] match interrupt generation. 0x168 Event on CC[10] match interrupt generation. 0x16c Event on CC[11] match interrupt generation. 0x170 Event on CC[12] match interrupt generation. 0x174 Event on CC[13] match interrupt generation. 0x178 Event on CC[14] match interrupt generation. 0x17c Event on CC[15] match interrupt generation. 0x180 Event on CC[16] match interrupt generation. 0x184 Event on CC[17] match interrupt generation. 0x188 Event on CC[18] match interrupt generation. 0x18c Event on CC[19] match interrupt generation. 0x190 Event on CC[20] match interrupt generation. 0x194 Event on CC[21] match interrupt generation. 0x198 Event on CC[22] match interrupt generation. 0x19c Event on CC[23] match interrupt generation. 0x1a0 Event on CC[24] match interrupt generation. 0x1a4 Event on CC[25] match interrupt generation. 0x1a8 Event on CC[26] match interrupt generation. 0x1ac Event on CC[27] match interrupt generation. 0x1b0 Event on CC[28] match interrupt generation. 0x1b4 Event on",0.84828854,0.84828854,0.5449076,0.5449076
nRF52810,What is the address_offset of ENABLE register from TWIM0 peripheral for nrf52810 microcontroller?,0x500,0x500,0x500,0x500,0x500,1.0000002,1.0000002,1.0000002,1.0000002
nRF52810,What is the bit_offset of CTS field from INTENCLR register from UARTE0 peripheral for nrf52810 microcontroller?,0,26,15,26,15,0.3620183,0.3620183,0.36881483,0.36881483
nRF52810,What is the description of VAL field from RESOLUTION register from SAADC peripheral for nrf52810 microcontroller?,Set the resolution,Description of VAL field from RESOLUTION register from SAADC peripheral for nrf52810 microcontroller.,12-bit ADC resolution.,Description of VAL field from RESOLUTION register from SAADC peripheral for nrf52810 microcontroller.,12-bit ADC resolution.,0.31327125,0.31327125,0.47739822,0.47739822
nRF52810,What is the bit_width of DEVICEID field from DEVICEID[1] register from FICR peripheral for nrf52810 microcontroller?,32,32,128,32,128,0.9999999,0.9999999,0.6433123,0.6433123
nRF52810,What is the bit_offset of PIN0 field from OUTSET register from P0 peripheral for nrf52810 microcontroller?,0,0x508,0,0x508,0,0.5746329,0.5746329,1.0000001,1.0000001
nRF52810,What is the bit_width of RR field from RR[0] register from WDT peripheral for nrf52810 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52810,What is the bit_width of EVENTS_HFCLKSTARTED field from EVENTS_HFCLKSTARTED register from CLOCK peripheral for nrf52810 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52810,What is the description of TXSTARTED field from INTENCLR register from TWIM0 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event TXSTARTED,Transmit sequence started,Transmit sequence started,Transmit sequence started,Transmit sequence started,0.27290928,0.27290928,0.27290928,0.27290928
nRF52810,What is the bit_width of CH9 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the bit_offset of NRFFW field from NRFFW[1] register from UICR peripheral for nrf52810 microcontroller?,0,0x018,0x018,0x018,0x018,0.63633513,0.63633513,0.63633513,0.63633513
nRF52810,What is the size of TASKS_BCSTART register from RADIO peripheral for nrf52810 microcontroller?,32,0x40000000,16,0x40000000,16,0.25135392,0.25135392,0.69824684,0.69824684
nRF52810,What is the description of REGION32 field from CONFIG1 register from BPROT peripheral for nrf52810 microcontroller?,Enable protection for region 32. Write '0' has no effect.,Region 32 Protection Disable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Region 32 Protection Disabled 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Region 32 Protection Disable 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Region 32 Protection Disabled 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.60163045,0.60163045,0.6080924,0.6080924
nRF52810,What is the description of TASKS_SEQSTART field from TASKS_SEQSTART[0] register from PWM0 peripheral for nrf52810 microcontroller?,"Loads the first PWM value on all enabled channels from sequence n, and starts playing that sequence at the rate defined in SEQ[n]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.","Loads the first PWM value on all enabled channels from sequence n, and starts playing that sequence at the rate defined in SEQ[n]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.","Loads the first PWM value on all enabled channels from sequence 0, and starts playing that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.","Loads the first PWM value on all enabled channels from sequence n, and starts playing that sequence at the rate defined in SEQ[n]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.","Loads the first PWM value on all enabled channels from sequence 0, and starts playing that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to start if not running.",1.0000001,1.0000001,0.99458337,0.99458337
nRF52810,What is the bit_offset of EVENTS_DEVMISS field from EVENTS_DEVMISS register from RADIO peripheral for nrf52810 microcontroller?,0,0x10,0,0x10,0,0.6226061,0.6226061,1.0000001,1.0000001
nRF52810,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[0] register from EGU1 peripheral for nrf52810 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Start generation of key-stream. This operation will stop by itself when completed. Trigger 1 Trigger task,Trigger generation of key-stream. This operation will stop by itself when completed. Trigger 0 Trigger task,Start generation of key-stream. This operation will stop by itself when completed. Trigger 1 Trigger task,Trigger generation of key-stream. This operation will stop by itself when completed. Trigger 0 Trigger task,0.36657178,0.36657178,0.3705287,0.3705287
nRF52810,What is the description of ANACK field from ERRORSRC register from TWI0 peripheral for nrf52810 microcontroller?,NACK received after sending the address (write '1' to clear),ACK received from slave,Automatic Acknowledge of Address byte.,ACK received from slave,Automatic Acknowledge of Address byte.,0.364052,0.364052,0.4125262,0.4125262
nRF52810,What is the description of CH24 field from CHEN register from PPI peripheral for nrf52810 microcontroller?,Enable or disable channel 24,Channel 24 Enable.,Channel 24 Enable.,Channel 24 Enable.,Channel 24 Enable.,0.8422514,0.8422514,0.8422514,0.8422514
nRF52810,What is the bit_width of LOOPSDONE_SEQSTART1 field from SHORTS register from PWM0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the address_offset of TASKS_CAPTURE[2] register from TIMER1 peripheral for nrf52810 microcontroller?,0x48,0x550,0x544,0x550,0x544,0.74483013,0.74483013,0.72123957,0.72123957
nRF52810,What is the bit_width of PIN22 field from DIR register from P0 peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the bit_offset of COMPARE0 field from EVTENCLR register from RTC1 peripheral for nrf52810 microcontroller?,16,0x348,0,0x348,0,0.48554993,0.48554993,0.3899445,0.3899445
nRF52810,What is the size of EVENTS_COMPARE[3] register from TIMER2 peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the description of QDEC peripheral for nrf52810 microcontroller?,Quadrature Decoder,Quadrature decoder (QDEC),Quadrature decoder (QDEC),Quadrature decoder (QDEC),Quadrature decoder (QDEC),0.85586953,0.85586953,0.85586953,0.85586953
nRF52810,What is the bit_width of REPORTRDY_STOP field from SHORTS register from QDEC peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the bit_offset of DIR field from PIN_CNF[22] register from P0 peripheral for nrf52810 microcontroller?,0,24,22,24,22,0.43377078,0.43377078,0.43562934,0.43562934
nRF52810,What is the description of TRIGGERED6 field from INTEN register from EGU1 peripheral for nrf52810 microcontroller?,Enable or disable interrupt for event TRIGGERED[6],EVENTS_TRIGGERED6 Triggered interrupt from peripheral with bit 6.,Enable or disable interrupt Triggered by PPI channel 6,EVENTS_TRIGGERED6 Triggered interrupt from peripheral with bit 6.,Enable or disable interrupt Triggered by PPI channel 6,0.7275977,0.7275977,0.695395,0.695395
nRF52810,What is the bit_width of TXADD6 field from DACNF register from RADIO peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the bit_width of COMPARE2 field from INTENSET register from RTC0 peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,What is the size of DACNF register from RADIO peripheral for nrf52810 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
nRF52810,What is the bit_width of CH18 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of PIN27 field from DIRSET register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of TASKS_SUSPEND field from TASKS_SUSPEND register from SPIM0 peripheral for nrf52810 microcontroller?,Suspend SPI transaction,Suspend UART,Suspend SPI transaction,Suspend UART,Suspend SPI transaction,0.43865407,0.43865407,1.0000001,1.0000001
nRF52810,What is the bit_offset of NRFFW field from NRFFW[3] register from UICR peripheral for nrf52810 microcontroller?,0,0x018,0x018,0x018,0x018,0.63633513,0.63633513,0.63633513,0.63633513
nRF52810,What is the description of CH7 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,Channel 7 enable clear register.  Writing '0' has no effect,Channel 7 Enable Clear,Channel Enable Clear,Channel 7 Enable Clear,Channel Enable Clear,0.7485016,0.7485016,0.6862313,0.6862313
nRF52810,What is the bit_width of EVENTS_TRIGGERED field from EVENTS_TRIGGERED[2] register from EGU1 peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the description of TASKS_CLEAR field from TASKS_CLEAR register from TIMER1 peripheral for nrf52810 microcontroller?,Clear time,Clear RTC COUNTER,Clear RTC COUNTER,Clear RTC COUNTER,Clear RTC COUNTER,0.43263012,0.43263012,0.43263012,0.43263012
nRF52810,What is the description of CH17 field from CHG[4] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 17,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,"Channel 17 Event Output Enable Set Register, Accessible from SUPC, PPI, SAADC, TWIS, TWIM, SPIS, UARTE, QSPI, CAN0, CAN1, I2S, PWM0, PWM1, PWM2, PWM3, PWM4, PWM5, PWM6, PWM7, PWM8, PWM9, PWM10, PWM11, PWM12, PWM13, PWM14, PWM15, SPI0, SPI1, SPIS1, SPIS2, SPIS3, SPIS4, SPIS5, SPIS6, SPIS7, SPIS8, SPIS9, SPIS10, SPIS11, SPIS12, SPIS13, SPIS14, SPIS15, TIMER0, TIMER1, TIMER2, TIMER3, TIMER4, TIMER5, TIMER6, TIMER7, TWIM0, TWIM1, TWIM2, TWIM3, TWIM4, TWIM5, TWIM6, TWIM7, TWIM8, TWIM9, TWIM10, TWIM11, TWIM12, TWIM13, TWIM14, TWIM15, UARTE0, UARTE1, UARTE2, UARTE3, UARTE4, UARTE5, UARTE6, UARTE7, UARTE8, UARTE9, UARTE10, UARTE11, UARTE12, UARTE13, UARTE14, UARTE15, SPI0, SPI1, SPIS1, SPIS2, SPIS3, SPIS4, SPIS5, SPIS6, SPIS7, SPIS8, SPIS9, SPIS10, SPIS11, SPIS12, SPIS13, SPIS14, SPIS15, TIMER0, TIMER1, TIMER2, TIMER3, TIMER4, TIMER5, TIMER6, TIMER7, TWIM0, TWIM1, TWIM2, TWIM3, TWIM4, TWIM5, TWIM6, TWIM7, TWIM8, TWIM9, TWIM10, TWIM11, TWIM12, TWIM13, TWIM14, TWIM15, TWIS0, TWIS1, TWIS2, TWIS3, TWIS4, TWIS5, TWIS6, TWIS7, TWIS8, TWIS9, TWIS10, TWIS11, TWIS12, TWIS13, TWIS14, TWIS15, SPI0, SPI1, SPIS1, SPIS2, SPIS3, SPIS4, SPIS5, SPIS6, S",ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,"Channel 17 Event Output Enable Set Register, Accessible from SUPC, PPI, SAADC, TWIS, TWIM, SPIS, UARTE, QSPI, CAN0, CAN1, I2S, PWM0, PWM1, PWM2, PWM3, PWM4, PWM5, PWM6, PWM7, PWM8, PWM9, PWM10, PWM11, PWM12, PWM13, PWM14, PWM15, SPI0, SPI1, SPIS1, SPIS2, SPIS3, SPIS4, SPIS5, SPIS6, SPIS7, SPIS8, SPIS9, SPIS10, SPIS11, SPIS12, SPIS13, SPIS14, SPIS15, TIMER0, TIMER1, TIMER2, TIMER3, TIMER4, TIMER5, TIMER6, TIMER7, TWIM0, TWIM1, TWIM2, TWIM3, TWIM4, TWIM5, TWIM6, TWIM7, TWIM8, TWIM9, TWIM10, TWIM11, TWIM12, TWIM13, TWIM14, TWIM15, UARTE0, UARTE1, UARTE2, UARTE3, UARTE4, UARTE5, UARTE6, UARTE7, UARTE8, UARTE9, UARTE10, UARTE11, UARTE12, UARTE13, UARTE14, UARTE15, SPI0, SPI1, SPIS1, SPIS2, SPIS3, SPIS4, SPIS5, SPIS6, SPIS7, SPIS8, SPIS9, SPIS10, SPIS11, SPIS12, SPIS13, SPIS14, SPIS15, TIMER0, TIMER1, TIMER2, TIMER3, TIMER4, TIMER5, TIMER6, TIMER7, TWIM0, TWIM1, TWIM2, TWIM3, TWIM4, TWIM5, TWIM6, TWIM7, TWIM8, TWIM9, TWIM10, TWIM11, TWIM12, TWIM13, TWIM14, TWIM15, TWIS0, TWIS1, TWIS2, TWIS3, TWIS4, TWIS5, TWIS6, TWIS7, TWIS8, TWIS9, TWIS10, TWIS11, TWIS12, TWIS13, TWIS14, TWIS15, SPI0, SPI1, SPIS1, SPIS2, SPIS3, SPIS4, SPIS5, SPIS6, S",0.02988391,0.02988391,0.36856794,0.36856794
nRF52810,What is the bit_width of DRIVE field from PIN_CNF[7] register from P0 peripheral for nrf52810 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
nRF52810,What is the bit_offset of CH0 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,0,0x00000001,0,0x00000001,0,0.56888604,0.56888604,1.0000001,1.0000001
nRF52810,What is the base address of SWI1 peripheral for nrf52810 microcontroller?,0x40015000,0x40003000,0x40003000,0x40003000,0x40003000,0.9464394,0.9464394,0.9464394,0.9464394
nRF52810,List all the fields of EXTREFSEL register from COMP peripheral for nrf52810 microcontroller.,EXTREFSEL,"EXTREFSEL, TH, MODE, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, RE","EXTREFSEL, TH, MODE, DAP, CH15, CH14, CH13, CH12, CH11, CH10, CH9, CH8, CH7, CH6, CH5, CH4, CH3, CH2, CH1, CH0, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, D","EXTREFSEL, TH, MODE, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, REFSEL, PSEL, RE","EXTREFSEL, TH, MODE, DAP, CH15, CH14, CH13, CH12, CH11, CH10, CH9, CH8, CH7, CH6, CH5, CH4, CH3, CH2, CH1, CH0, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, DAP, D",0.34723815,0.34723815,0.30960345,0.30960345
nRF52810,List all the fields of TASKS_TRIGGER[1] register from EGU1 peripheral for nrf52810 microcontroller.,TASKS_TRIGGER,"TRIGGER, TRIGGERED, TRIGGEREDPEND, TRIGGEREDCLRACC, TRIGGEREDSET, TRIGGEREDTOGGLE, TRIGGEREDTOGGLEPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLESET, TRIGGEREDTOGGLECLR, TRIGGEREDTOGGLECLRPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLECLRSET, TRIGGEREDTOGGLECLRTOGGLE, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLE","RXEN, TXEN, RXDIS, TXDIS, START, STOP, RXSTART, RXTOGGLE, TXSTART, TXTOGGLE, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRDEC, RXPTRINC, TXPTRINC, RXCTTO, TXCTTO, RXERR, TXERR, RXNOF, TXNOF, RXFULL, TXFULL, RXNOTEMPTY, TXNOTFULL, RXCMPFULL, TXCMPFULL, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, STOP, START, RXEN, TXEN, RXDIS, TXDIS, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRDEC, RXPTRINC, TXPTRINC, RXCTTO, TXCTTO, RXERR, TXERR, RXNOF, TXNOF, RXFULL, TXFULL, RXNOTEMPTY, TXNOTFULL, RXCMPFULL, TXCMPFULL, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, STOP, START, RXEN, TXEN, RXDIS, TXDIS, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRDEC, RXPTRINC, TXPTRINC, RXCTTO, TXCTTO, RXERR, TXERR, RXNOF, TXNOF, RXFULL, TXFULL, RXNOTEMPTY, TXNOTFULL, RXCMPFULL, TXCMPFULL, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, STOP, START, RXEN, TXEN, RXDIS, TXDIS, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRDEC, RXPTRINC, TXPTRINC, R","TRIGGER, TRIGGERED, TRIGGEREDPEND, TRIGGEREDCLRACC, TRIGGEREDSET, TRIGGEREDTOGGLE, TRIGGEREDTOGGLEPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLESET, TRIGGEREDTOGGLECLR, TRIGGEREDTOGGLECLRPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLECLRSET, TRIGGEREDTOGGLECLRTOGGLE, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLE","RXEN, TXEN, RXDIS, TXDIS, START, STOP, RXSTART, RXTOGGLE, TXSTART, TXTOGGLE, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRDEC, RXPTRINC, TXPTRINC, RXCTTO, TXCTTO, RXERR, TXERR, RXNOF, TXNOF, RXFULL, TXFULL, RXNOTEMPTY, TXNOTFULL, RXCMPFULL, TXCMPFULL, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, STOP, START, RXEN, TXEN, RXDIS, TXDIS, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRDEC, RXPTRINC, TXPTRINC, RXCTTO, TXCTTO, RXERR, TXERR, RXNOF, TXNOF, RXFULL, TXFULL, RXNOTEMPTY, TXNOTFULL, RXCMPFULL, TXCMPFULL, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, STOP, START, RXEN, TXEN, RXDIS, TXDIS, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRDEC, RXPTRINC, TXPTRINC, RXCTTO, TXCTTO, RXERR, TXERR, RXNOF, TXNOF, RXFULL, TXFULL, RXNOTEMPTY, TXNOTFULL, RXCMPFULL, TXCMPFULL, CC0, CC1, CC2, CC3, CC4, CC5, PRESCALER, STOP, START, RXEN, TXEN, RXDIS, TXDIS, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXAB, TXAB, RXPTRRELOAD, TXPTRRELOAD, RXPTRDEC, TXPTRDEC, RXPTRINC, TXPTRINC, R",0.14009124,0.14009124,0.028085276,0.028085276
nRF52810,What is the description of INTENSET register from ECB peripheral for nrf52810 microcontroller?,Enable interrupt,INTENSET Register Description for nrf52810 Microcontroller,Interrupt enable set register. Reads as 0 to disable interrupt. Writing any other value than 1 has no effect. Writing 0 disables the interrupt. Writing 1 enables the interrupt. Reads as 1 if interrupt is enabled. 0 if interrupt is disabled. 0x304 INTENSET register. 0x4000F000 APPROTECT APPROTECT control BPROT Block protect CLOCK Clock control POWER Power control P0 General purpose input and output RADIO 2.4 GHz radio UART0 Universal asynchronous receiver/transmitter Deprecated UARTE0 Universal asynchronous receiver/transmitter with EasyDMA TWI0 Two-wire interface master Deprecated TWIM0 Two-wire interface master TWIS0 Two-wire interface slave SPI0 SPI master Deprecated SPIM0 SPI master SPIS0 SPI slave GPIOTE GPIO tasks and events SAADC Analog-to-digital converter TIMER0 Timer 0 TIMER1 Timer 1 TIMER2 Timer 2 RTC0 Real-time counter 0 TEMP Temperature sensor RNG Random number generator ECB AES Electronic Codebook (ECB) mode block encryption AAR Accelerated address resolver CCM AES CCM mode encryption WDT Watchdog timer,INTENSET Register Description for nrf52810 Microcontroller,Interrupt enable set register. Reads as 0 to disable interrupt. Writing any other value than 1 has no effect. Writing 0 disables the interrupt. Writing 1 enables the interrupt. Reads as 1 if interrupt is enabled. 0 if interrupt is disabled. 0x304 INTENSET register. 0x4000F000 APPROTECT APPROTECT control BPROT Block protect CLOCK Clock control POWER Power control P0 General purpose input and output RADIO 2.4 GHz radio UART0 Universal asynchronous receiver/transmitter Deprecated UARTE0 Universal asynchronous receiver/transmitter with EasyDMA TWI0 Two-wire interface master Deprecated TWIM0 Two-wire interface master TWIS0 Two-wire interface slave SPI0 SPI master Deprecated SPIM0 SPI master SPIS0 SPI slave GPIOTE GPIO tasks and events SAADC Analog-to-digital converter TIMER0 Timer 0 TIMER1 Timer 1 TIMER2 Timer 2 RTC0 Real-time counter 0 TEMP Temperature sensor RNG Random number generator ECB AES Electronic Codebook (ECB) mode block encryption AAR Accelerated address resolver CCM AES CCM mode encryption WDT Watchdog timer,0.15463272,0.15463272,0.44125056,0.44125056
nRF52810,What is the size of TASKS_TRIGGER[7] register from EGU0 peripheral for nrf52810 microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
nRF52810,What is the description of TASKS_CLR[6] register from GPIOTE peripheral for nrf52810 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is to set it low.,Clear pin specified by CONFIG.PSEL.,Clear pin specified by CONFIG[n].PSEL.,Clear pin specified by CONFIG.PSEL.,Clear pin specified by CONFIG[n].PSEL.,0.6569394,0.6569394,0.6790268,0.6790268
nRF52810,What is the bit_offset of PIN10 field from DIR register from P0 peripheral for nrf52810 microcontroller?,10,0x504,10,0x504,10,0.31865278,0.31865278,1.0,1.0
nRF52810,What is the description of COMPARE1 field from INTENSET register from TIMER2 peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event COMPARE[1],COMPARE1 Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP,Compare match or overflow/underflow of CC channel 1 generated an interrupt.,COMPARE1 Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP Interrupt Enable Set COMP,Compare match or overflow/underflow of CC channel 1 generated an interrupt.,0.48067683,0.48067683,0.5310001,0.5310001
nRF52810,What is the description of EVENTS_TXDRDY register from UART0 peripheral for nrf52810 microcontroller?,Data sent from TXD,Data sent from TXD,Data sent from TXD,Data sent from TXD,Data sent from TXD,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,List all the fields of TASKS_TRIGGER[2] register from EGU1 peripheral for nrf52810 microcontroller.,TASKS_TRIGGER,"TRIGGER, TRIGGERED, TRIGGEREDPEND, TRIGGEREDCLRACC, TRIGGEREDSET, TRIGGEREDTOGGLE, TRIGGEREDTOGGLEPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLESET, TRIGGEREDTOGGLECLR, TRIGGEREDTOGGLECLRPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLECLRSET, TRIGGEREDTOGGLECLRTOGGLE, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLE","RXDATAREADY, RXDREADY, TXDATAREADY, TXDREADY, RXTOKENREADY, TXTOKENREADY, RXSTARTED, TXSTARTED, RXENS, TXENS, RXACT, TXACT, RXIDLE, TXIDLE, RXFULL, TXFULL, RXCMPFULL, TXCMPFULL, RXMSKREQ, TXMSKREQ, RXRDY, TXRDY, RXTOKENRDY, TXTOKENRDY, RXLINK, TXLINK, RXLINKACT, TXLINKACT, RXLINKINACT, TXLINKINACT, RXLINKOUTACT, TXLINKOUTACT, RXLINKOUTINACT, TXLINKOUTINACT, RXLINKOUT0ACT, TXLINKOUT0ACT, RXLINKOUT0INACT, TXLINKOUT0INACT, RXLINKOUT1ACT, TXLINKOUT1ACT, RXLINKOUT1INACT, TXLINKOUT1INACT, RXLINKOUT2ACT, TXLINKOUT2ACT, RXLINKOUT2INACT, TXLINKOUT2INACT, RXLINKOUT3ACT, TXLINKOUT3ACT, RXLINKOUT3INACT, TXLINKOUT3INACT, RXLINKOUT4ACT, TXLINKOUT4ACT, RXLINKOUT4INACT, TXLINKOUT4INACT, RXLINKOUT5ACT, TXLINKOUT5ACT, RXLINKOUT5INACT, TXLINKOUT5INACT, RXLINKOUT6ACT, TXLINKOUT6ACT, RXLINKOUT6INACT, TXLINKOUT6INACT, RXLINKOUT7ACT, TXLINKOUT7ACT, RXLINKOUT7INACT, TXLINKOUT7INACT, RXLINKOUT8ACT, TXLINKOUT8ACT, RXLINKOUT8INACT, TXLINKOUT8INACT, RXLINKOUT9ACT, TXLINKOUT9ACT, RXLINKOUT9INACT, TXLINKOUT9INACT, RXLINKOUT10ACT, TXLINKOUT10ACT, RXLINKOUT10INACT, TXLINKOUT10INACT, RXLINKOUT11ACT, TXLINKOUT11ACT, RXLINKOUT11INACT, TXLINKOUT11INACT, RXLINKOUT12ACT, TXLINKOUT12ACT, RXLINKOUT12INACT, TXLINKOUT12INACT, RXLINKOUT13ACT, TXLINKOUT13ACT, RXLINKOUT13INACT, TXLINKOUT13INACT, RXLINKOUT14ACT, TXLINKOUT14ACT, RXLINKOUT14INACT, TXLINKOUT14INACT, RXLINKOUT15ACT, TXLINKOUT15ACT, RXLINKOUT15IN","TRIGGER, TRIGGERED, TRIGGEREDPEND, TRIGGEREDCLRACC, TRIGGEREDSET, TRIGGEREDTOGGLE, TRIGGEREDTOGGLEPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLESET, TRIGGEREDTOGGLECLR, TRIGGEREDTOGGLECLRPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLECLRSET, TRIGGEREDTOGGLECLRTOGGLE, TRIGGEREDTOGGLECLRTOGGLEPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLECLRPEND, TRIGGEREDTOGGLECLRTOGGLECLRACC, TRIGGEREDTOGGLECLRTOGGLESET, TRIGGEREDTOGGLECLRTOGGLECLR, TRIGGEREDTOGGLECLRTOGGLE","RXDATAREADY, RXDREADY, TXDATAREADY, TXDREADY, RXTOKENREADY, TXTOKENREADY, RXSTARTED, TXSTARTED, RXENS, TXENS, RXACT, TXACT, RXIDLE, TXIDLE, RXFULL, TXFULL, RXCMPFULL, TXCMPFULL, RXMSKREQ, TXMSKREQ, RXRDY, TXRDY, RXTOKENRDY, TXTOKENRDY, RXLINK, TXLINK, RXLINKACT, TXLINKACT, RXLINKINACT, TXLINKINACT, RXLINKOUTACT, TXLINKOUTACT, RXLINKOUTINACT, TXLINKOUTINACT, RXLINKOUT0ACT, TXLINKOUT0ACT, RXLINKOUT0INACT, TXLINKOUT0INACT, RXLINKOUT1ACT, TXLINKOUT1ACT, RXLINKOUT1INACT, TXLINKOUT1INACT, RXLINKOUT2ACT, TXLINKOUT2ACT, RXLINKOUT2INACT, TXLINKOUT2INACT, RXLINKOUT3ACT, TXLINKOUT3ACT, RXLINKOUT3INACT, TXLINKOUT3INACT, RXLINKOUT4ACT, TXLINKOUT4ACT, RXLINKOUT4INACT, TXLINKOUT4INACT, RXLINKOUT5ACT, TXLINKOUT5ACT, RXLINKOUT5INACT, TXLINKOUT5INACT, RXLINKOUT6ACT, TXLINKOUT6ACT, RXLINKOUT6INACT, TXLINKOUT6INACT, RXLINKOUT7ACT, TXLINKOUT7ACT, RXLINKOUT7INACT, TXLINKOUT7INACT, RXLINKOUT8ACT, TXLINKOUT8ACT, RXLINKOUT8INACT, TXLINKOUT8INACT, RXLINKOUT9ACT, TXLINKOUT9ACT, RXLINKOUT9INACT, TXLINKOUT9INACT, RXLINKOUT10ACT, TXLINKOUT10ACT, RXLINKOUT10INACT, TXLINKOUT10INACT, RXLINKOUT11ACT, TXLINKOUT11ACT, RXLINKOUT11INACT, TXLINKOUT11INACT, RXLINKOUT12ACT, TXLINKOUT12ACT, RXLINKOUT12INACT, TXLINKOUT12INACT, RXLINKOUT13ACT, TXLINKOUT13ACT, RXLINKOUT13INACT, TXLINKOUT13INACT, RXLINKOUT14ACT, TXLINKOUT14ACT, RXLINKOUT14INACT, TXLINKOUT14INACT, RXLINKOUT15ACT, TXLINKOUT15ACT, RXLINKOUT15IN",0.14009124,0.14009124,-0.005957313,-0.005957313
nRF52810,What is the description of TASKS_CTSTART register from CLOCK peripheral for nrf52810 microcontroller?,Start calibration timer,Start RTC COUNTER,Start Clock Timer Start Timer Start Timer Increment Timer (Counter mode only) Clear time Shut down timer Capture Timer value to CC[0] register Capture Timer value to CC[1] register Capture Timer value to CC[2] register Capture Timer value to CC[3] register Capture Timer value to CC[4] register Capture Timer value to CC[5] register Compare event on CC[0] match Compare event on CC[1] match Compare event on CC[2] match Compare event on CC[3] match Compare event on CC[4] match Compare event on CC[5] match Shortcuts between local events and tasks Enable interrupt Disable interrupt Timer mode selection Configure the number of bits used by the TIMER Timer prescaler register Capture/Compare register 0 Capture/Compare register 1 Capture/Compare register 2 Capture/Compare register 3 Capture/Compare register 4 Deprecated,Start RTC COUNTER,Start Clock Timer Start Timer Start Timer Increment Timer (Counter mode only) Clear time Shut down timer Capture Timer value to CC[0] register Capture Timer value to CC[1] register Capture Timer value to CC[2] register Capture Timer value to CC[3] register Capture Timer value to CC[4] register Capture Timer value to CC[5] register Compare event on CC[0] match Compare event on CC[1] match Compare event on CC[2] match Compare event on CC[3] match Compare event on CC[4] match Compare event on CC[5] match Shortcuts between local events and tasks Enable interrupt Disable interrupt Timer mode selection Configure the number of bits used by the TIMER Timer prescaler register Capture/Compare register 0 Capture/Compare register 1 Capture/Compare register 2 Capture/Compare register 3 Capture/Compare register 4 Deprecated,0.32566935,0.32566935,0.42200887,0.42200887
nRF52810,What is the bit_offset of REGION36 field from CONFIG1 register from BPROT peripheral for nrf52810 microcontroller?,4,24,36,24,36,0.67227113,0.67227113,0.6138294,0.6138294
nRF52810,What is the description of TASKS_BCSTART field from TASKS_BCSTART register from RADIO peripheral for nrf52810 microcontroller?,Start the bit counter,Starnhe Bit counter start.,Starnhe Bit counter start,Starnhe Bit counter start.,Starnhe Bit counter start,0.7190765,0.7190765,0.76474607,0.76474607
nRF52810,What is the size of EVENTS_TRIGGERED[9] register from EGU1 peripheral for nrf52810 microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
nRF52810,What is the address_offset of TASKS_CTSTART register from CLOCK peripheral for nrf52810 microcontroller?,0x14,0x548,0x548,0x548,0x548,0.7065666,0.7065666,0.7065666,0.7065666
nRF52810,What is the bit_width of DRIVE field from PIN_CNF[1] register from P0 peripheral for nrf52810 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
nRF52810,What is the bit_offset of FREQUENCY field from FREQUENCY register from TWI0 peripheral for nrf52810 microcontroller?,0,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x04,0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0x04,0.2976107,0.2976107,0.66232336,0.66232336
nRF52810,List all the fields of EVENTS_STOPPED register from SAADC peripheral for nrf52810 microcontroller.,EVENTS_STOPPED,"EVENTS_STOPPED, EVENTS_SAMPLERDY, EVENTS_STARTED, EVENTS_STOPPED, EVENTS_SAMPLERRDY, EVENTS_ACCOF, EVENTS_ACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","EVENTS_STOPPED, EVENTS_SAMPLERDY, EVENTS_STARTED, EVENTS_STOPPED, EVENTS_SAMPLERRDY, EVENTS_ACCOF, EVENTS_ACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS_ADCSAMPLERRDY, EVENTS_ADCACCOF, EVENTS_ADCACCERR, EVENTS_ADCSTARTED, EVENTS_ADCSTOPPED, EVENTS_ADCSAMPLERDY, EVENTS","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.35218346,0.35218346,0.061920244,0.061920244
nRF52810,What is the description of RXD register from TWI0 peripheral for nrf52810 microcontroller?,RXD register,RX Data Register nRF52810-QCAA-R7 and nRF52810-QCAA-R Editorial September 2017 11 0x40003008 RXD.8 0x40003008 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003009 RXD.9 0x40003009 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300a RXD.10 0x4000300a RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300b RXD.11 0x4000300b RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300c RXD.12 0x4000300c RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300d RXD.13 0x4000300d RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300e RXD.14 0x4000300e RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300f RXD.15 0x4000300f RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003010 RXD.16 0x40003010 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003011 RXD.17 0x40003011 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003012 RXD.18 0x40003012 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003013 RXD.19 0x40003013 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003014 RXD.20 0x40003014 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003015 R,RX Data Register nrf52810 microcontroller.,RX Data Register nRF52810-QCAA-R7 and nRF52810-QCAA-R Editorial September 2017 11 0x40003008 RXD.8 0x40003008 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003009 RXD.9 0x40003009 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300a RXD.10 0x4000300a RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300b RXD.11 0x4000300b RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300c RXD.12 0x4000300c RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300d RXD.13 0x4000300d RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300e RXD.14 0x4000300e RX Data nRF52810-QCAA-R Editorial September 2017 11 0x4000300f RXD.15 0x4000300f RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003010 RXD.16 0x40003010 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003011 RXD.17 0x40003011 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003012 RXD.18 0x40003012 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003013 RXD.19 0x40003013 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003014 RXD.20 0x40003014 RX Data nRF52810-QCAA-R Editorial September 2017 11 0x40003015 R,RX Data Register nrf52810 microcontroller.,0.40849102,0.40849102,0.70715356,0.70715356
nRF52810,What is the bit_width of REGION27 field from CONFIG0 register from BPROT peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,What is the bit_offset of TASKS_TRIGGER field from TASKS_TRIGGER[9] register from EGU1 peripheral for nrf52810 microcontroller?,0,0x000000000000009],0x000000000000009,0x000000000000009],0x000000000000009,0.55064446,0.55064446,0.5581316,0.5581316
nRF52810,What is the bit_width of RXDREADY field from INTENCLR register from TWI0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of INTENCLR register from CCM peripheral for nrf52810 microcontroller?,Disable interrupt,CCM INTENCLR Register Access.,Interrupt Clear Register,CCM INTENCLR Register Access.,Interrupt Clear Register,0.18218797,0.18218797,0.57200086,0.57200086
nRF52810,What is the description of CH31 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,Channel 31 enable clear register.  Writing '0' has no effect,Channel 31 Enable Clear Register from PPI peripheral for nrf52810 microcontroller.,Channel 31 Disable,Channel 31 Enable Clear Register from PPI peripheral for nrf52810 microcontroller.,Channel 31 Disable,0.6395376,0.6395376,0.62585753,0.62585753
nRF52810,What is the bit_offset of CH23 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,23,23,23,23,23,1.0,1.0,1.0,1.0
nRF52810,What is the size of TASKS_CLR[7] register from GPIOTE peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the bit_width of PIN27 field from IN register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of PIN9 field from OUT register from P0 peripheral for nrf52810 microcontroller?,Pin 9,PIN9 Output Pin 9/GPIO_PIN9/TIMER0/SPIS0/CCL_SYNC0/QDEC0/SDM0/LEUART0/I2S0/SAU0/SWI0/NFCT0/VMC/PPI0/PWM0/PCNT0/SAADC0/CCL0/WDT0/RTCC/PPI1/PWM1/PCNT1/SAU1/SWI1/NFCT1/I2S1/QDEC1/LEUART1/SPIM1/SPIS1/CCL_SYNC1/QDEC1/SDM1/LEUART1/I2S1/SAU1/SWI1/NFCT1/TIMER1/SPIS1/CCL_SYNC1/QDEC1/SDM1/LEUART1/I2S1/SAU1/SWI1/NFCT1/TIMER2/SPIS2/CCL_SYNC2/QDEC2/SDM2/LEUART2/I2S2/SAU2/SWI2/NFCT2/TIMER3/SPIS3/CCL_SYNC3/QDEC3/SDM3/LEUART3/I2S3/SAU3/SWI3/NFCT3/TIMER4/SPIS4/CCL_SYNC4/QDEC4/SDM4/LEUART4/I2S4/SAU4/SWI4/NFCT4/TIMER5/SPIS5/CCL_SYNC5/QDEC5/SDM5/LEUART5/I2S5/SAU5/SWI5/NFCT5/TIMER6/SPIS6/CCL_SYNC6/QDEC6/SDM6/LEUART6/I2S6/SAU6/SWI6/NFCT6/TIMER7/SPIS7/CCL_SYNC7/QDEC7/SDM7/LEUART7/I2S7/SAU7/SWI7/NFCT7/TIMER8/SPIS8/CCL_SYNC8/QDEC8/SDM8/LEUART8/I2S8/SAU8/SWI8/NFCT8/TIMER9/SPIS9/CCL_SYNC9/QDEC9/SDM9/LEUART9/I2S9/SAU9/SWI9/NFCT9/TIMER10/SPIS10/CCL_SYNC10/QDEC10/SDM10/LEUART10/I2S10/SAU10/SWI10/NFCT10/TIMER11/SPIS11/CCL_SYNC11/QDEC11/SDM11/LEUART11/I2S11/SAU11/SWI11/NFCT11/TIMER12/SPIS12/CCL_SYNC12/QDEC12/SDM12/LEUART12/I,PIN9 Output Pin 9/SPIS0/TIMER0/TIMER1/TIMER2/TIMER3/TIMER4/TWI0/TWIS0/UARTE0/UART0/I2S/FSP/QSPI0/QSPI1/NVMC/PWM0/PWM1/PWM2/PWM3/PWM4/PWM5/PWMGEN0/PWMGEN1/PWMGEN2/PWMGEN3/PWMGEN4/PWMGEN5/PWMGEN6/PWMGEN7/PWMGEN8/PWMGEN9/PWMGEN10/PWMGEN11/PWMGEN12/PWMGEN13/PWMGEN14/PWMGEN15/QSPI0/QSPI1/SPI0/TWI0/TWIS0/UARTE0/UART0/I2S/FSP/PIN9/DAP/NFC/CCM/WDT/RTC/TEMP/RNG/FPU/VMC/POWER/GPIO/AES/CCM/DMAC/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/,PIN9 Output Pin 9/GPIO_PIN9/TIMER0/SPIS0/CCL_SYNC0/QDEC0/SDM0/LEUART0/I2S0/SAU0/SWI0/NFCT0/VMC/PPI0/PWM0/PCNT0/SAADC0/CCL0/WDT0/RTCC/PPI1/PWM1/PCNT1/SAU1/SWI1/NFCT1/I2S1/QDEC1/LEUART1/SPIM1/SPIS1/CCL_SYNC1/QDEC1/SDM1/LEUART1/I2S1/SAU1/SWI1/NFCT1/TIMER1/SPIS1/CCL_SYNC1/QDEC1/SDM1/LEUART1/I2S1/SAU1/SWI1/NFCT1/TIMER2/SPIS2/CCL_SYNC2/QDEC2/SDM2/LEUART2/I2S2/SAU2/SWI2/NFCT2/TIMER3/SPIS3/CCL_SYNC3/QDEC3/SDM3/LEUART3/I2S3/SAU3/SWI3/NFCT3/TIMER4/SPIS4/CCL_SYNC4/QDEC4/SDM4/LEUART4/I2S4/SAU4/SWI4/NFCT4/TIMER5/SPIS5/CCL_SYNC5/QDEC5/SDM5/LEUART5/I2S5/SAU5/SWI5/NFCT5/TIMER6/SPIS6/CCL_SYNC6/QDEC6/SDM6/LEUART6/I2S6/SAU6/SWI6/NFCT6/TIMER7/SPIS7/CCL_SYNC7/QDEC7/SDM7/LEUART7/I2S7/SAU7/SWI7/NFCT7/TIMER8/SPIS8/CCL_SYNC8/QDEC8/SDM8/LEUART8/I2S8/SAU8/SWI8/NFCT8/TIMER9/SPIS9/CCL_SYNC9/QDEC9/SDM9/LEUART9/I2S9/SAU9/SWI9/NFCT9/TIMER10/SPIS10/CCL_SYNC10/QDEC10/SDM10/LEUART10/I2S10/SAU10/SWI10/NFCT10/TIMER11/SPIS11/CCL_SYNC11/QDEC11/SDM11/LEUART11/I2S11/SAU11/SWI11/NFCT11/TIMER12/SPIS12/CCL_SYNC12/QDEC12/SDM12/LEUART12/I,PIN9 Output Pin 9/SPIS0/TIMER0/TIMER1/TIMER2/TIMER3/TIMER4/TWI0/TWIS0/UARTE0/UART0/I2S/FSP/QSPI0/QSPI1/NVMC/PWM0/PWM1/PWM2/PWM3/PWM4/PWM5/PWMGEN0/PWMGEN1/PWMGEN2/PWMGEN3/PWMGEN4/PWMGEN5/PWMGEN6/PWMGEN7/PWMGEN8/PWMGEN9/PWMGEN10/PWMGEN11/PWMGEN12/PWMGEN13/PWMGEN14/PWMGEN15/QSPI0/QSPI1/SPI0/TWI0/TWIS0/UARTE0/UART0/I2S/FSP/PIN9/DAP/NFC/CCM/WDT/RTC/TEMP/RNG/FPU/VMC/POWER/GPIO/AES/CCM/DMAC/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/PRS/,0.26637113,0.26637113,0.32585758,0.32585758
nRF52810,What is the description of COMPARE2 field from EVTENCLR register from RTC1 peripheral for nrf52810 microcontroller?,Write '1' to disable event routing for event COMPARE[2],Compare event on CC[2]malch,Compare event on CC[2] match,Compare event on CC[2]malch,Compare event on CC[2] match,0.497182,0.497182,0.5520183,0.5520183
nRF52810,What is the bit_width of ADDRESS_BCSTART field from SHORTS register from RADIO peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,What is the bit_offset of CH11 field from CHG[3] register from PPI peripheral for nrf52810 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the bit_offset of LFCLKSTARTED field from INTENSET register from CLOCK peripheral for nrf52810 microcontroller?,1,0x108,24,0x108,24,0.40418255,0.40418255,0.526642,0.526642
nRF52810,What is the bit_offset of REGION4 field from CONFIG0 register from BPROT peripheral for nrf52810 microcontroller?,4,24,12,24,12,0.67227113,0.67227113,0.6974304,0.6974304
nRF52810,What is the description of CH0 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 0,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Channel 0 PPI Channel Grant State Selector. Selects which state of the PPI channel to use as a grant for access to non-volatile memory. 0 No operation 1 Start erase of chip. 2 Start erase of chip. 3 Start erase of chip. 4 Start erase of chip. 5 Start erase of chip. 6 Start erase of chip. 7 Start erase of chip. 8 Start erase of chip. 9 Start erase of chip. 10 Start erase of chip. 11 Start erase of chip. 12 Start erase of chip. 13 Start erase of chip. 14 Start erase of chip. 15 Start erase of chip. 16 Start erase of chip. 17 Start erase of chip. 18 Start erase of chip. 19 Start erase of chip. 20 Start erase of chip. 21 Start erase of chip. 22 Start erase of chip. 23 Start erase of chip. 24 Start erase of chip. 25 Start erase of chip. 26 Start erase of chip. 27 Start erase of chip. 28 Start erase of chip. 29 Start erase of chip. 30 Start erase of chip. 31 Start erase of chip. 0 No operation 1 Start erase of chip. 2 Start erase of chip. 3 Start erase of chip. 4 Start erase of chip. 5 Start erase of chip. 6 Start erase of chip. 7 Start erase of chip. 8 Start erase of chip. 9 Start erase of chip. 10 Start erase of chip. 11 Start erase of chip. 12 Start erase of chip. 13 Start erase of chip. 14 Start erase of chip. 15 Start erase of chip. 16 Start erase of chip. 17 Start erase of chip. 18 Start erase of chip. 19 Start erase of chip. 20 Start erase of chip. 21 Start erase of chip. 22 Start erase of chip. 23 Start erase of chip. 24 Start erase of chip. 25 Start erase of chip. 26 Start erase of chip. 27 Start erase of chip. 28 Start erase of chip. 29 Start erase of chip. 30 Start erase of chip. 31 Start erase of chip. 0 No operation 1 Start erase of chip. 2 Start erase of chip. 3 Start erase of chip. 4 Start erase of chip. 5 Start erase of chip. 6 Start erase of chip. 7 Start erase of chip. 8 Start erase of chip. 9 Start erase of chip. 10 Start erase of chip. 11 Start erase of chip. 12 Start erase of chip. 13 Start erase of chip. 14 Start erase of chip. 15 Start erase of chip. 16 Start erase of chip. 17 Start erase of chip. 18 Start erase of chip. 19 Start erase of chip. 20 Start erase of chip. 21 Start erase of chip. 2,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,Channel 0 PPI Channel Grant State Selector. Selects which state of the PPI channel to use as a grant for access to non-volatile memory. 0 No operation 1 Start erase of chip. 2 Start erase of chip. 3 Start erase of chip. 4 Start erase of chip. 5 Start erase of chip. 6 Start erase of chip. 7 Start erase of chip. 8 Start erase of chip. 9 Start erase of chip. 10 Start erase of chip. 11 Start erase of chip. 12 Start erase of chip. 13 Start erase of chip. 14 Start erase of chip. 15 Start erase of chip. 16 Start erase of chip. 17 Start erase of chip. 18 Start erase of chip. 19 Start erase of chip. 20 Start erase of chip. 21 Start erase of chip. 22 Start erase of chip. 23 Start erase of chip. 24 Start erase of chip. 25 Start erase of chip. 26 Start erase of chip. 27 Start erase of chip. 28 Start erase of chip. 29 Start erase of chip. 30 Start erase of chip. 31 Start erase of chip. 0 No operation 1 Start erase of chip. 2 Start erase of chip. 3 Start erase of chip. 4 Start erase of chip. 5 Start erase of chip. 6 Start erase of chip. 7 Start erase of chip. 8 Start erase of chip. 9 Start erase of chip. 10 Start erase of chip. 11 Start erase of chip. 12 Start erase of chip. 13 Start erase of chip. 14 Start erase of chip. 15 Start erase of chip. 16 Start erase of chip. 17 Start erase of chip. 18 Start erase of chip. 19 Start erase of chip. 20 Start erase of chip. 21 Start erase of chip. 22 Start erase of chip. 23 Start erase of chip. 24 Start erase of chip. 25 Start erase of chip. 26 Start erase of chip. 27 Start erase of chip. 28 Start erase of chip. 29 Start erase of chip. 30 Start erase of chip. 31 Start erase of chip. 0 No operation 1 Start erase of chip. 2 Start erase of chip. 3 Start erase of chip. 4 Start erase of chip. 5 Start erase of chip. 6 Start erase of chip. 7 Start erase of chip. 8 Start erase of chip. 9 Start erase of chip. 10 Start erase of chip. 11 Start erase of chip. 12 Start erase of chip. 13 Start erase of chip. 14 Start erase of chip. 15 Start erase of chip. 16 Start erase of chip. 17 Start erase of chip. 18 Start erase of chip. 19 Start erase of chip. 20 Start erase of chip. 21 Start erase of chip. 2,0.16502602,0.16502602,0.3175647,0.3175647
nRF52810,What is the bit_width of DIF field from RESETREAS register from POWER peripheral for nrf52810 microcontroller?,1,16,2,16,2,0.4854614,0.4854614,0.80541563,0.80541563
nRF52810,What is the size of INTEN register from UARTE0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the description of TASKS_TRIGGER[1] register from EGU1 peripheral for nrf52810 microcontroller?,Description collection: Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 1 Trigger task,TASKS_TRIGGER[1] (TRIGGER1 TRIGGER Tasks),Trigger 1 Trigger task,TASKS_TRIGGER[1] (TRIGGER1 TRIGGER Tasks),0.52036,0.52036,0.46224967,0.46224967
nRF52810,What is the description of CROSS field from INTENSET register from COMP peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event CROSS,EasyDMA and ERROR event.,CC1543 COMP event generated from COMP peripheral.,EasyDMA and ERROR event.,CC1543 COMP event generated from COMP peripheral.,0.22186199,0.22186199,0.30938804,0.30938804
nRF52810,What is the description of PIN0 field from DIRCLR register from P0 peripheral for nrf52810 microcontroller?,Set as input pin 0,"DIR of P0 Pin 0 Set to 1 to Write 0, Set to 0 to Write 1.",Pin 0 Output Clear,"DIR of P0 Pin 0 Set to 1 to Write 0, Set to 0 to Write 1.",Pin 0 Output Clear,0.51731634,0.51731634,0.65159214,0.65159214
nRF52810,What is the description of PIN6 field from OUT register from P0 peripheral for nrf52810 microcontroller?,Pin 6,PIN6 Output Pin 6/AIN6/VDD/VSS/GND/VDDH/VDDL/VSSA/GNDA/VDDU/VDDD/VBUS/VDDANA/VREF/VDDHDIV3/VDDHDIV5/VDDHDIV/VDDHDIV2/VDDHDIV4/VDDHDIV6/VDDHDIV8/VDDHDIV/VDDHDIV3/VDDHDIV7/VDDHDIV/VDDHDIV9/VDDHDIV/VDDHDIV10/VDDHDIV/VDDHDIV11/VDDHDIV/VDDHDIV12/VDDHDIV/VDDHDIV13/VDDHDIV/VDDHDIV14/VDDHDIV/VDDHDIV15/VDDHDIV/VDDHDIV16/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV,PIN6 Output Pin 6/AIN6/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/,PIN6 Output Pin 6/AIN6/VDD/VSS/GND/VDDH/VDDL/VSSA/GNDA/VDDU/VDDD/VBUS/VDDANA/VREF/VDDHDIV3/VDDHDIV5/VDDHDIV/VDDHDIV2/VDDHDIV4/VDDHDIV6/VDDHDIV8/VDDHDIV/VDDHDIV3/VDDHDIV7/VDDHDIV/VDDHDIV9/VDDHDIV/VDDHDIV10/VDDHDIV/VDDHDIV11/VDDHDIV/VDDHDIV12/VDDHDIV/VDDHDIV13/VDDHDIV/VDDHDIV14/VDDHDIV/VDDHDIV15/VDDHDIV/VDDHDIV16/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV/VDDHDIV,PIN6 Output Pin 6/AIN6/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/VDDH/DVDD/VDDU/VDD/VBUS/,0.5574241,0.5574241,0.57903767,0.57903767
nRF52810,What is the description of EVENTS_STOPPED field from EVENTS_STOPPED register from PDM peripheral for nrf52810 microcontroller?,PDM transfer has finished,PDM transfer has stopped,PDM transfer has stopped,PDM transfer has stopped,PDM transfer has stopped,0.87585825,0.87585825,0.87585825,0.87585825
nRF52810,What is the bit_offset of EVENTS_ENDRX field from EVENTS_ENDRX register from SPIS0 peripheral for nrf52810 microcontroller?,0,0x108,0x110,0x108,0x110,0.6002692,0.6002692,0.5878185,0.5878185
nRF52810,What is the size of TASKS_TRIGGER[6] register from EGU1 peripheral for nrf52810 microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
nRF52810,What is the bit_offset of TRIGGERED15 field from INTENCLR register from EGU1 peripheral for nrf52810 microcontroller?,15,25,2,25,2,0.73797274,0.73797274,0.51618814,0.51618814
nRF52810,What is the bit_width of CH30 field from CHG[5] register from PPI peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the bit_offset of PIN26 field from DIR register from P0 peripheral for nrf52810 microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of CH2 field from CHENSET register from PPI peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of EVENTS_LFCLKSTARTED register from CLOCK peripheral for nrf52810 microcontroller?,LFCLK started,LFCLK Started,LFCLK Started,LFCLK Started,LFCLK Started,1.0000001,1.0000001,1.0000001,1.0000001
nRF52810,List all the fields of TASKS_TRIGGER[0] register from EGU1 peripheral for nrf52810 microcontroller.,TASKS_TRIGGER,"TRIGGER, TRIGGERED, TRIGGEREDPEND, TRIGGEREDCLRACC, TRIGGEREDSET, TRIGGEREDTOGGLE, TRIGGEREDTOGGLEPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLESET, TRIGGEREDTOGGLECLR, TRIGGEREDTOGGLEPENDCLR, TRIGGEREDTOGGLEPENDSET, TRIGGEREDTOGGLEPENDTOGGLE, TRIGGEREDTOGGLEPENDTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESET, TRIGGEREDTOGGLEPENDTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESET, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESET, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTO","RXEN, TXEN, RXDIS, TXDIS, START, STOP, RXSTART, RXTOGGLE, TXSTART, TXTOGGLE, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXFULL, TXFULL, RXNOTEMPTY, TXNOTFULL, RXCMP, TXCMP, RXERR, TXERR, RXNOFREE, TXNOFREE, RXFREE, TXFREE, RXUSEDBITS, TXUSEDBITS, RXRAW, TXRAW, RXPTRRELOAD, TXPTRRELOAD, RXCOMPLETE, TXCOMPLETE, RXSETUP, TXSETUP, RXOVERFLOW, TXUNDERFLOW, RXFRAMES, TXFRAMES, RXBYTES, TXBYTES, RXENS, TXENS, RXDISS, TXDISSE, STARTED, STOPPED, RXRUNNING, TXRUNNING, RXPTRVALID, TXPTRVALID, RXPTRLAST, TXPTRLAST, RXDATAAVAIL, TXDATAAVAIL, RXDATAAVAILBYTES, TXDATAAVAILBYTES, RXDATAAVAILBITS, TXDATAAVAILBITS, RXDATAAVAILUSEDBITS, TXDATAAVAILUSEDBITS, RXDATAAVAILPTR, TXDATAAVAILPTR, RXDATAAVAILPTRVALID, TXDATAAVAILPTRVALID, RXDATAAVAILPTRLAST, TXDATAAVAILPTRLAST, RXDATAAVAILPTRBYTES, TXDATAAVAILPTRBYTES, RXDATAAVAILPTRUSEDBITS, TXDATAAVAILPTRUSEDBITS, RXDATAAVAILPTRPTR, TXDATAAVAILPTRPTR, RXDATAAVAILPTRVALIDPTR, TXDATAAVAILPTRVALIDPTR, RXDATAAVAILPTRLASTPTR, TXDATAAVAILPTRLASTPTR, RXDATAAVAILPTRBYTESPTR, TXDATAAVAILPTRBYTESPTR, RXDATAAVAILPTRUSEDBITSPTR, TXDATAAVAILPTRUSEDBITSPTR, RXDATAAVAILPTRPTRPTR, TXDATAAVAILPTRPTRPTR, RXDATAAVAILPTRVALIDPTRPTR, TXDATAAVAILPTRVALIDPTRPTR, RXDATAAVAILPTRLASTPTRPTR, TXDATAAVAILPTRLASTPTRPTR, RXDATAAVAILPTRBYTESPTRPTR, TXDATAAVAILPTRBYTESPTRPTR, RXDATAAVAILPTRUSEDBITSPTRPTR, TXDATAA","TRIGGER, TRIGGERED, TRIGGEREDPEND, TRIGGEREDCLRACC, TRIGGEREDSET, TRIGGEREDTOGGLE, TRIGGEREDTOGGLEPEND, TRIGGEREDTOGGLECLRACC, TRIGGEREDTOGGLESET, TRIGGEREDTOGGLECLR, TRIGGEREDTOGGLEPENDCLR, TRIGGEREDTOGGLEPENDSET, TRIGGEREDTOGGLEPENDTOGGLE, TRIGGEREDTOGGLEPENDTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESET, TRIGGEREDTOGGLEPENDTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESET, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESET, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLE, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLECLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLECLRACC, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTOGGLESETTOGGLESETTOGGLESETCLR, TRIGGEREDTOGGLEPENDTOGGLESETTOGGLESETTO","RXEN, TXEN, RXDIS, TXDIS, START, STOP, RXSTART, RXTOGGLE, TXSTART, TXTOGGLE, RXPRS, TXPRS, RXPTR, TXPTR, RXDC, TXDC, RXDATA, TXDATA, RXDMASK, TXDMASK, RXFULL, TXFULL, RXNOTEMPTY, TXNOTFULL, RXCMP, TXCMP, RXERR, TXERR, RXNOFREE, TXNOFREE, RXFREE, TXFREE, RXUSEDBITS, TXUSEDBITS, RXRAW, TXRAW, RXPTRRELOAD, TXPTRRELOAD, RXCOMPLETE, TXCOMPLETE, RXSETUP, TXSETUP, RXOVERFLOW, TXUNDERFLOW, RXFRAMES, TXFRAMES, RXBYTES, TXBYTES, RXENS, TXENS, RXDISS, TXDISSE, STARTED, STOPPED, RXRUNNING, TXRUNNING, RXPTRVALID, TXPTRVALID, RXPTRLAST, TXPTRLAST, RXDATAAVAIL, TXDATAAVAIL, RXDATAAVAILBYTES, TXDATAAVAILBYTES, RXDATAAVAILBITS, TXDATAAVAILBITS, RXDATAAVAILUSEDBITS, TXDATAAVAILUSEDBITS, RXDATAAVAILPTR, TXDATAAVAILPTR, RXDATAAVAILPTRVALID, TXDATAAVAILPTRVALID, RXDATAAVAILPTRLAST, TXDATAAVAILPTRLAST, RXDATAAVAILPTRBYTES, TXDATAAVAILPTRBYTES, RXDATAAVAILPTRUSEDBITS, TXDATAAVAILPTRUSEDBITS, RXDATAAVAILPTRPTR, TXDATAAVAILPTRPTR, RXDATAAVAILPTRVALIDPTR, TXDATAAVAILPTRVALIDPTR, RXDATAAVAILPTRLASTPTR, TXDATAAVAILPTRLASTPTR, RXDATAAVAILPTRBYTESPTR, TXDATAAVAILPTRBYTESPTR, RXDATAAVAILPTRUSEDBITSPTR, TXDATAAVAILPTRUSEDBITSPTR, RXDATAAVAILPTRPTRPTR, TXDATAAVAILPTRPTRPTR, RXDATAAVAILPTRVALIDPTRPTR, TXDATAAVAILPTRVALIDPTRPTR, RXDATAAVAILPTRLASTPTRPTR, TXDATAAVAILPTRLASTPTRPTR, RXDATAAVAILPTRBYTESPTRPTR, TXDATAAVAILPTRBYTESPTRPTR, RXDATAAVAILPTRUSEDBITSPTRPTR, TXDATAA",0.11874509,0.11874509,0.031124182,0.031124182
nRF52810,What is the description of EVENTS_ERROR field from EVENTS_ERROR register from UARTE0 peripheral for nrf52810 microcontroller?,Error detected,Error detected,Error detected,Error detected,Error detected,0.99999994,0.99999994,0.99999994,0.99999994
nRF52810,What is the description of COMPARE0 field from INTENCLR register from TIMER1 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event COMPARE[0],Compare event on CC[0] match.,Compare Interrupt Clear,Compare event on CC[0] match.,Compare Interrupt Clear,0.5211663,0.5211663,0.59037864,0.59037864
nRF52810,List all the fields of INTEN register from TWIS0 peripheral for nrf52810 microcontroller.,"STOPPED, ERROR, RXSTARTED, TXSTARTED, WRITE, READ","EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESU","SUSPENDED, RXSTARTED, TXSTARTED, LASTRX, LASTTX, WRITE, READ, STOPPED, ERROR, RXDREADY, TXDSENT, TXSTOPPED, RXDATA, TXDATA, TXCMPLT, RXCMPLT, TXCOUNT, RXCOUNT, TXADDRESS, RXADDRESS, TXACKREADY, RXACKREADY, TXD, RXD, TXDBL, RXDBL, TXBL, RXBL, TXC, RXC, TXDRDY, RXDRDY, TXFULL, RXFULL, TXEMPTY, RXEMPTY, TXOF, RXUF, TXOF, RXUF, TXIDLE, RXIDLE, TXREQ, RXDREQ, TXABRT, RXCNTEMPTY, RXCNTEMPTY, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA","EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESUME, EVENTS_STOPPED, EVENTS_ERROR, EVENTS_SUSPENDED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_LASTRX, EVENTS_LASTTX, SHORTS, TASKS_STARTRX, TASKS_STARTTX, TASKS_STOP, TASKS_SUSPEND, TASKS_RESU","SUSPENDED, RXSTARTED, TXSTARTED, LASTRX, LASTTX, WRITE, READ, STOPPED, ERROR, RXDREADY, TXDSENT, TXSTOPPED, RXDATA, TXDATA, TXCMPLT, RXCMPLT, TXCOUNT, RXCOUNT, TXADDRESS, RXADDRESS, TXACKREADY, RXACKREADY, TXD, RXD, TXDBL, RXDBL, TXBL, RXBL, TXC, RXC, TXDRDY, RXDRDY, TXFULL, RXFULL, TXEMPTY, RXEMPTY, TXOF, RXUF, TXOF, RXUF, TXIDLE, RXIDLE, TXREQ, RXDREQ, TXABRT, RXCNTEMPTY, RXCNTEMPTY, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA, RXDATA",0.47656754,0.47656754,0.60093296,0.60093296
nRF52810,What is the description of CH30 field from CHENCLR register from PPI peripheral for nrf52810 microcontroller?,Channel 30 enable clear register.  Writing '0' has no effect,Channel 30 Enable Clear Register Access Field Value ID Value Description A R SRC Source of HFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,Channel 30 Disable,Channel 30 Enable Clear Register Access Field Value ID Value Description A R SRC Source of HFCLK RC 0 64 MHz internal oscillator (HFINT) Xtal 1 64 MHz crystal oscillator (HFXO) B R STATE HFCLK state NotRunning 0 HFCLK not running Running 1 HFCLK running,Channel 30 Disable,0.5280279,0.5280279,0.63422483,0.63422483
nRF52810,What is the bit_offset of CH11 field from CHG[5] register from PPI peripheral for nrf52810 microcontroller?,11,0x10,11,0x10,11,0.45033145,0.45033145,0.9999999,0.9999999
nRF52810,What is the bit_width of TXSTARTED field from INTENCLR register from TWIM0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of OUTPTR register from CCM peripheral for nrf52810 microcontroller?,Output pointer,"OUTPTR Register, Outgoing Data Pointers, 256-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size","Output pointer register, used to access the output buffer. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide","OUTPTR Register, Outgoing Data Pointers, 256-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size 32-bit Each, Accessible Only During Channel Operation, Address Offset 0x100, Address Size","Output pointer register, used to access the output buffer. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide. The pointer is updated when the OUTPUT event is generated. The buffer is 32-bit wide",0.301933,0.301933,0.4903456,0.4903456
nRF52810,What is the bit_width of CH20 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,1,10,20,10,20,0.61559385,0.61559385,0.5279856,0.5279856
nRF52810,What is the bit_offset of PIN31 field from LATCH register from P0 peripheral for nrf52810 microcontroller?,31,0x520,31,0x520,31,0.30445826,0.30445826,1.0,1.0
nRF52810,What is the description of TXSTARTED field from INTENSET register from TWIM0 peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event TXSTARTED,TXSTARTED TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started,TXSTARTED TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started,TXSTARTED TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started,TXSTARTED TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started TWI transaction started,0.14051425,0.14051425,0.14051425,0.14051425
nRF52810,What is the description of EVENTS_TRIGGERED[3] register from EGU1 peripheral for nrf52810 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[3] (n=3),3rd EVENT generated by triggering the corresponding TRIGGER[3] task,EVENTS_TRIGGERED[3] (n=3),3rd EVENT generated by triggering the corresponding TRIGGER[3] task,0.55237544,0.55237544,0.64161646,0.64161646
nRF52810,What is the description of PIN7 field from DIR register from P0 peripheral for nrf52810 microcontroller?,Pin 7,"PIN7 Pin direction. 0 = Input, 1 = Output.",Pin 7 Output Write-Enable Field Description P0DIR Pin 7 Output Write-Enable Field Description PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7,"PIN7 Pin direction. 0 = Input, 1 = Output.",Pin 7 Output Write-Enable Field Description P0DIR Pin 7 Output Write-Enable Field Description PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7 PIN7,0.5595801,0.5595801,0.40524638,0.40524638
nRF52810,What is the bit_offset of TXDSENT field from INTENSET register from TWI0 peripheral for nrf52810 microcontroller?,7,0x108,0,0x108,0,0.41199216,0.41199216,0.4887003,0.4887003
nRF52810,What is the bit_offset of ENDRX_STOPRX field from SHORTS register from UARTE0 peripheral for nrf52810 microcontroller?,6,0x110,0x110,0x110,0x110,0.2960352,0.2960352,0.2960352,0.2960352
nRF52810,What is the bit_width of UP field from INTENSET register from COMP peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of COMPARE5 field from INTENSET register from TIMER1 peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the size of TASKS_TRIGGER[0] register from EGU1 peripheral for nrf52810 microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
nRF52810,List all the fields of INTEN register from PDM peripheral for nrf52810 microcontroller.,"STARTED, STOPPED, END","PREAMBLEDET, SYNCDONE, OVERREAD, UNDERRUN, STOPPED, FREQCHANGED, CALIBRATION, CALIBRATIONFINISHED, CALIBRATIONFAILED, CALIBRATIONABORTED, CALIBRATIONSTARTED, CALIBRATIONREQUESTED, CALIBRATIONREQUESTEDBYHOST, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOST","CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, DATA, READY, RXDATAV, RXFULL, RXCTS, RXTXSW, RXCTSSUS, RXCTSSUSPENDED, RXCTSSUSPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RX","PREAMBLEDET, SYNCDONE, OVERREAD, UNDERRUN, STOPPED, FREQCHANGED, CALIBRATION, CALIBRATIONFINISHED, CALIBRATIONFAILED, CALIBRATIONABORTED, CALIBRATIONSTARTED, CALIBRATIONREQUESTED, CALIBRATIONREQUESTEDBYHOST, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOSTABORTED, CALIBRATIONREQUESTEDBYHOSTSTARTED, CALIBRATIONREQUESTEDBYHOSTFINISHED, CALIBRATIONREQUESTEDBYHOSTFAILED, CALIBRATIONREQUESTEDBYHOST","CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, DATA, READY, RXDATAV, RXFULL, RXCTS, RXTXSW, RXCTSSUS, RXCTSSUSPENDED, RXCTSSUSPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RXCTSSUSPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDEDPENDED, RX",0.17489064,0.17489064,0.16560037,0.16560037
nRF52810,What is the description of CH2 field from CHG[4] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 2,Channel 2 PPI Channel Grant Field from CHG Registers Accessible from CPU2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PPI Channel 2 Output Enable.,Channel 2 PPI Channel Grant Field from CHG Registers Accessible from CPU2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,PPI Channel 2 Output Enable.,0.34500366,0.34500366,0.36173278,0.36173278
nRF52810,What is the bit_width of READY field from INTEN register from COMP peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,List all the fields of INTENSET register from PDM peripheral for nrf52810 microcontroller.,"STARTED, STOPPED, END","EVTO, LOCKUP, RXREADY, LOOPSDIS, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP","RXRDY, RXFULL, RXOVERRUN, RXUFLOW, RXDATAV, RXPATTERN, RXSTOPPED, RXSTARTED, RXFRAMES, RXEDGE, RXACTIVE, TXRDY, TXFULL, TXOF, TXUFLOW, TXDATAV, TXPATTERN, TXSTOPPED, TXSTARTED, TXFRAMES, TXEDGE, TXACTIVE, STOPPED, STARTED, SAMPLERATE, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGED","EVTO, LOCKUP, RXREADY, LOOPSDIS, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP, RXREADY, LOCKUP, RXCMP, RXFULL, RXOF, RXUF, TXREADY, TXOF, TXUF, CCVB, CCVB, CCIN, CCDET, LOOPSDISDONE, LOOPSDONE, EVTO, LOCKUP","RXRDY, RXFULL, RXOVERRUN, RXUFLOW, RXDATAV, RXPATTERN, RXSTOPPED, RXSTARTED, RXFRAMES, RXEDGE, RXACTIVE, TXRDY, TXFULL, TXOF, TXUFLOW, TXDATAV, TXPATTERN, TXSTOPPED, TXSTARTED, TXFRAMES, TXEDGE, TXACTIVE, STOPPED, STARTED, SAMPLERATE, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGEDREADY, SAMPLERATELIMITEDREADY, SAMPLERATECHANGED, SAMPLERATELIMITED, SAMPLERATECHANGED",0.14120382,0.14120382,0.21510762,0.21510762
nRF52810,List all the fields of CUSTOMER[17] register from UICR peripheral for nrf52810 microcontroller.,CUSTOMER,"ERASEUICR, ADDR, LENGTH, START, STOP, END, DISABLED, RXRU, RX, RXDISABLE, TXRU, TX, TXDISABLE, RXADDRESS, TXADDRESS, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDBG, TXDBG, RXREQ, TXREQ, RXACKREADY, TXACKREADY, RXACKDENY, TXACKDENY, RXREQREADY, TXREQREADY, RXREQDENY, TXREQDENY, RXREQCLR, TXREQCLR, RXREQSET, TXREQSET, RXREQTOG, TXREQTOG, RXDATAAV, TXDATAAV, RXDATAAVTOG, TXDATAAVTOG, RXADDR, TXADDR, RXADDRTOG, TXADDRTOG, RXDATA, TXDATA, RXDATATOG, TXDATATOG, RXDATAV, TXDATAV, RXDATAVTOG, TXDATAVTOG, RXDBG, TXDBG, RXREQ, TXREQ, RXACKREADY, TXACKREADY, RXACKDENY, TXACKDENY, RXREQREADY, TXREQREADY, RXREQDENY, TXREQDENY, RXREQCLR, TXREQCLR, RXREQSET, TXREQSET, RXREQTOG, TXREQTOG, RXDATAAV, TXDATAAV, RXDATAAVTOG, TXDATAAVTOG, RXADDR, TXADDR, RXADDRTOG, TXADDRTOG, RXDATA, TXDATA, RXDATATOG, TXDATATOG, RXDBG, TXDBG, RXREQ, TXREQ, RXACKREADY, TXACKREADY, RXACKDENY, TXACKDENY, RXREQREADY, TXREQREADY, RXREQDENY, TXREQDENY, RXREQCLR, TXREQCLR, RXREQSET, TXREQSET, RXREQTOG, TXREQTOG, RXDATAAV, TXDATAAV, RXDATAAVTOG, TXDATAAVTOG, RXADDR, TXADDR, RXADDRTOG, TXADDRTOG, RXDATA, TXDATA, RXDATATOG, TXDATATOG, RXDBG, TXDBG, RXREQ, TXREQ, RXACKREADY, TXACKREADY, RXACKDENY, TXACKDENY, RXREQREADY, TXREQREADY, RXREQDENY, TXREQDENY, RXREQCLR, TXREQCLR, RXREQSET","ERASEUICR, CH17, DAP, BITCNT, BITCNTEN, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR,","ERASEUICR, ADDR, LENGTH, START, STOP, END, DISABLED, RXRU, RX, RXDISABLE, TXRU, TX, TXDISABLE, RXADDRESS, TXADDRESS, RXDATA, TXDATA, RXDATAV, TXDATAV, RXDBG, TXDBG, RXREQ, TXREQ, RXACKREADY, TXACKREADY, RXACKDENY, TXACKDENY, RXREQREADY, TXREQREADY, RXREQDENY, TXREQDENY, RXREQCLR, TXREQCLR, RXREQSET, TXREQSET, RXREQTOG, TXREQTOG, RXDATAAV, TXDATAAV, RXDATAAVTOG, TXDATAAVTOG, RXADDR, TXADDR, RXADDRTOG, TXADDRTOG, RXDATA, TXDATA, RXDATATOG, TXDATATOG, RXDATAV, TXDATAV, RXDATAVTOG, TXDATAVTOG, RXDBG, TXDBG, RXREQ, TXREQ, RXACKREADY, TXACKREADY, RXACKDENY, TXACKDENY, RXREQREADY, TXREQREADY, RXREQDENY, TXREQDENY, RXREQCLR, TXREQCLR, RXREQSET, TXREQSET, RXREQTOG, TXREQTOG, RXDATAAV, TXDATAAV, RXDATAAVTOG, TXDATAAVTOG, RXADDR, TXADDR, RXADDRTOG, TXADDRTOG, RXDATA, TXDATA, RXDATATOG, TXDATATOG, RXDBG, TXDBG, RXREQ, TXREQ, RXACKREADY, TXACKREADY, RXACKDENY, TXACKDENY, RXREQREADY, TXREQREADY, RXREQDENY, TXREQDENY, RXREQCLR, TXREQCLR, RXREQSET, TXREQSET, RXREQTOG, TXREQTOG, RXDATAAV, TXDATAAV, RXDATAAVTOG, TXDATAAVTOG, RXADDR, TXADDR, RXADDRTOG, TXADDRTOG, RXDATA, TXDATA, RXDATATOG, TXDATATOG, RXDBG, TXDBG, RXREQ, TXREQ, RXACKREADY, TXACKREADY, RXACKDENY, TXACKDENY, RXREQREADY, TXREQREADY, RXREQDENY, TXREQDENY, RXREQCLR, TXREQCLR, RXREQSET","ERASEUICR, CH17, DAP, BITCNT, BITCNTEN, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR, BITCNTENSET, BITCNTENCLR,",0.060261816,0.060261816,0.06267256,0.06267256
nRF52810,What is the bit_width of TRIGGERED13 field from INTENSET register from EGU0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_offset of PULL field from PIN_CNF[6] register from P0 peripheral for nrf52810 microcontroller?,2,28,28,28,28,0.55663043,0.55663043,0.55663043,0.55663043
nRF52810,What is the description of DAP[7] register from RADIO peripheral for nrf52810 microcontroller?,Description collection: Device address prefix n,DAP Data in Buffer 7.,DAP Data Address Peek,DAP Data in Buffer 7.,DAP Data Address Peek,0.15381229,0.15381229,0.29554975,0.29554975
nRF52810,What is the address_offset of DIR register from P0 peripheral for nrf52810 microcontroller?,0x514,0x514,0x504,0x514,0x504,1.0000002,1.0000002,0.81615996,0.81615996
nRF52810,What is the description of COMPARE2 field from INTENSET register from RTC1 peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event COMPARE[2],Compare event on CC[2] match,Compare event on CC[2] match,Compare event on CC[2] match,Compare event on CC[2] match,0.5683975,0.5683975,0.5683975,0.5683975
nRF52810,What is the address_offset of TASKS_TRIGGER[11] register from EGU0 peripheral for nrf52810 microcontroller?,0x2c,0x00000028,0x00000014,0x00000028,0x00000014,0.5993829,0.5993829,0.59180224,0.59180224
nRF52810,List all the fields of EVENTS_ENDKSGEN register from CCM peripheral for nrf52810 microcontroller.,EVENTS_ENDKSGEN,"EVENTS_SEQEND, EVENTS_ENDTX, EVENTS_END, EVENTS_PEND, EVENTS_STOPPED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_RXSTOPPED, EVENTS_TXSTOPPED, EVENTS_RXOVERRUN, EVENTS_TXUNDERRUN, EVENTS_RXFRAMES, EVENTS_TXFRAMES, EVENTS_RXACKREADY, EVENTS_TXACKREADY, EVENTS_RXENS, EVENTS_TXENS, EVENTS_RXDIS, EVENTS_TXDIS, EVENTS_RXBLOCKSOK, EVENTS_TXBLOCKSOK, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXSTOP, EVENTS_TXSTOP, EVENTS_RXACK, EVENTS_TXACK, EVENTS_RXTOUT, EVENTS_TXTOUT, EVENTS_RXERR, EVENTS_TXERR, EVENTS_RXFERRI, EVENTS_TXFERRI, EVENTS_RXOVERRUNTOUT, EVENTS_TXUNDERRUNTOUT, EVENTS_RXFRAMES, EVENTS_TXFRAMES, EVENTS_RXACKREADY, EVENTS_TXACKREADY, EVENTS_RXENS, EVENTS_TXENS, EVENTS_RXDIS, EVENTS_TXDIS, EVENTS_RXBLOCKSOK, EVENTS_TXBLOCKSOK, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXSTOP, EVENTS_TXSTOP, EVENTS_RXACK, EVENTS_TXACK, EVENTS_RXTOUT, EVENTS_TXTOUT, EVENTS_RXERR, EVENTS_TXERR, EVENTS_RXFERRI, EVENTS_TXFERRI, EVENTS_RXOVERRUNTOUT, EVENTS_TXUNDERRUNTOUT, EVENTS_RXFRAMES, EVENTS_TXFRAMES, EVENTS_RXACKREADY, EVENTS_TXACKREADY, EVENTS_RXENS, EVENTS_TXENS, EVENTS_RXDIS, EVENTS_TXDIS, EVENTS_RXBLOCKSOK, EVENTS_TXBLOCKSOK, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXSTOP, EVENTS_TXSTOP, EVENTS_RXACK, EVENTS_TXACK, EVENTS_RXTOUT, EVENTS_TXTOUT, EVENTS_RXERR,","PER, REQ, RXDATA, RXDREADY, TXDATA, TXDREADY, CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, DAP, DAPH, SEQSTARTED, SEQEND, PERBUF, PERBUFDATA, PERBUFDATAV, STOPPED, RAMSTATE, RAMSTATEDATA, RAMSTATEDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATA, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQEN","EVENTS_SEQEND, EVENTS_ENDTX, EVENTS_END, EVENTS_PEND, EVENTS_STOPPED, EVENTS_RXSTARTED, EVENTS_TXSTARTED, EVENTS_RXSTOPPED, EVENTS_TXSTOPPED, EVENTS_RXOVERRUN, EVENTS_TXUNDERRUN, EVENTS_RXFRAMES, EVENTS_TXFRAMES, EVENTS_RXACKREADY, EVENTS_TXACKREADY, EVENTS_RXENS, EVENTS_TXENS, EVENTS_RXDIS, EVENTS_TXDIS, EVENTS_RXBLOCKSOK, EVENTS_TXBLOCKSOK, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXSTOP, EVENTS_TXSTOP, EVENTS_RXACK, EVENTS_TXACK, EVENTS_RXTOUT, EVENTS_TXTOUT, EVENTS_RXERR, EVENTS_TXERR, EVENTS_RXFERRI, EVENTS_TXFERRI, EVENTS_RXOVERRUNTOUT, EVENTS_TXUNDERRUNTOUT, EVENTS_RXFRAMES, EVENTS_TXFRAMES, EVENTS_RXACKREADY, EVENTS_TXACKREADY, EVENTS_RXENS, EVENTS_TXENS, EVENTS_RXDIS, EVENTS_TXDIS, EVENTS_RXBLOCKSOK, EVENTS_TXBLOCKSOK, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXSTOP, EVENTS_TXSTOP, EVENTS_RXACK, EVENTS_TXACK, EVENTS_RXTOUT, EVENTS_TXTOUT, EVENTS_RXERR, EVENTS_TXERR, EVENTS_RXFERRI, EVENTS_TXFERRI, EVENTS_RXOVERRUNTOUT, EVENTS_TXUNDERRUNTOUT, EVENTS_RXFRAMES, EVENTS_TXFRAMES, EVENTS_RXACKREADY, EVENTS_TXACKREADY, EVENTS_RXENS, EVENTS_TXENS, EVENTS_RXDIS, EVENTS_TXDIS, EVENTS_RXBLOCKSOK, EVENTS_TXBLOCKSOK, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXSTOP, EVENTS_TXSTOP, EVENTS_RXACK, EVENTS_TXACK, EVENTS_RXTOUT, EVENTS_TXTOUT, EVENTS_RXERR,","PER, REQ, RXDATA, RXDREADY, TXDATA, TXDREADY, CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, DAP, DAPH, SEQSTARTED, SEQEND, PERBUF, PERBUFDATA, PERBUFDATAV, STOPPED, RAMSTATE, RAMSTATEDATA, RAMSTATEDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATA, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQENDS, PERBUFS, PERBUFSDATAV, SEQSTARTEDS, SEQEN",0.45780602,0.45780602,0.12709877,0.12709877
nRF52810,What is the bit_width of PIN4 field from IN register from P0 peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the size of EVENTS_ENDRX register from UARTE0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the description of EVENTS_TRIGGERED[14] register from EGU0 peripheral for nrf52810 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[14] Registers,TRIGGERED[14] event generated from PPI,EVENTS_TRIGGERED[14] Registers,TRIGGERED[14] event generated from PPI,0.52848583,0.52848583,0.44814587,0.44814587
nRF52810,What is the bit_offset of PIN15 field from DIR register from P0 peripheral for nrf52810 microcontroller?,15,0x514,15,0x514,15,0.23395582,0.23395582,0.9999998,0.9999998
nRF52810,What is the bit_offset of DIR field from PIN_CNF[2] register from P0 peripheral for nrf52810 microcontroller?,0,24,24,24,24,0.43377078,0.43377078,0.43377078,0.43377078
nRF52810,What is the description of CH3 field from CHG[4] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 3,"Channel 3 PPI CHEN Set, Channel 3 PPI CHEN Clr, Channel 3 PPI TEP, Channel 3 PPI TEPINV, Channel 3 PPI EEP, Channel 3 PPI EEPINV, Channel 3 PPI RREN, Channel 3 PPI RRENINV, Channel 3 PPI RRP, Channel 3 PPI RRPINV, Channel 3 PPI RRPSET, Channel 3 PPI RRPCLR, Channel 3 PPI RRTEN, Channel 3 PPI RRTENINV, Channel 3 PPI RRTENCLR, Channel 3 PPI RRTENSET, Channel 3 PPI RRTENCLR, Channel 3 PPI RRT, Channel 3 PPI RRTINV, Channel 3 PPI RRTSET, Channel 3 PPI RRTCLR, Channel 3 PPI RRTTOG, Channel 3 PPI RTCTC0, Channel 3 PPI RTCTC0INV, Channel 3 PPI RTCTC0CLR, Channel 3 PPI RTCTC0SET, Channel 3 PPI RTCTC0TOG, Channel 3 PPI RTCTC1, Channel 3 PPI RTCTC1INV, Channel 3 PPI RTCTC1CLR, Channel 3 PPI RTCTC1SET, Channel 3 PPI RTCTC1TOG, Channel 3 PPI RTCTC2, Channel 3 PPI RTCTC2INV, Channel 3 PPI RTCTC2CLR, Channel 3 PPI RTCTC2SET, Channel 3 PPI RTCTC2TOG, Channel 3 PPI RTCTC3, Channel 3 PPI RTCTC3INV, Channel 3 PPI RTCTC3CLR, Channel 3 PPI RTCTC3SET, Channel 3 PPI RTCTC3TOG, Channel 3 PPI RTCTC4, Channel 3 PPI RTCTC4INV, Channel 3 PPI RTCTC4CLR, Channel 3 PPI RTCTC4SET, Channel 3 PPI RTCTC4TOG, Channel 3 PPI RTCTC5, Channel 3 PPI RTCTC5INV, Channel 3 PPI RTCTC5CLR, Channel 3 PPI RTCTC5SET, Channel 3 PPI RTCTC5TOG, Channel 3 PPI RTCTC6, Channel 3 PPI RTCTC6INV, Channel 3 PPI RTCTC6CLR, Channel 3 PPI RTCTC6SET, Channel 3 PPI RTCTC6TOG, Channel 3 PPI RTCTC7, Channel 3 PPI RTCTC7INV, Channel 3 PPI RTCTC7CLR, Channel 3 PPI RTCTC7SET, Channel 3 PPI RTCTC7TOG, Channel 3 PPI RTCTS0, Channel 3 PPI RTCTS0INV, Channel 3 PPI RTCTS0CLR, Channel 3 PPI RTCTS0SET, Channel 3 PPI RTCT","TIMER3 CH3 Output Pull-up Enable, TIMER3 CH3 Output Pull-down Enable, TIMER3 CH3 Output, TIMER3 CH3 NanoPull-up Enable, TIMER3 CH3 NanoPull-down Enable, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 Nano","Channel 3 PPI CHEN Set, Channel 3 PPI CHEN Clr, Channel 3 PPI TEP, Channel 3 PPI TEPINV, Channel 3 PPI EEP, Channel 3 PPI EEPINV, Channel 3 PPI RREN, Channel 3 PPI RRENINV, Channel 3 PPI RRP, Channel 3 PPI RRPINV, Channel 3 PPI RRPSET, Channel 3 PPI RRPCLR, Channel 3 PPI RRTEN, Channel 3 PPI RRTENINV, Channel 3 PPI RRTENCLR, Channel 3 PPI RRTENSET, Channel 3 PPI RRTENCLR, Channel 3 PPI RRT, Channel 3 PPI RRTINV, Channel 3 PPI RRTSET, Channel 3 PPI RRTCLR, Channel 3 PPI RRTTOG, Channel 3 PPI RTCTC0, Channel 3 PPI RTCTC0INV, Channel 3 PPI RTCTC0CLR, Channel 3 PPI RTCTC0SET, Channel 3 PPI RTCTC0TOG, Channel 3 PPI RTCTC1, Channel 3 PPI RTCTC1INV, Channel 3 PPI RTCTC1CLR, Channel 3 PPI RTCTC1SET, Channel 3 PPI RTCTC1TOG, Channel 3 PPI RTCTC2, Channel 3 PPI RTCTC2INV, Channel 3 PPI RTCTC2CLR, Channel 3 PPI RTCTC2SET, Channel 3 PPI RTCTC2TOG, Channel 3 PPI RTCTC3, Channel 3 PPI RTCTC3INV, Channel 3 PPI RTCTC3CLR, Channel 3 PPI RTCTC3SET, Channel 3 PPI RTCTC3TOG, Channel 3 PPI RTCTC4, Channel 3 PPI RTCTC4INV, Channel 3 PPI RTCTC4CLR, Channel 3 PPI RTCTC4SET, Channel 3 PPI RTCTC4TOG, Channel 3 PPI RTCTC5, Channel 3 PPI RTCTC5INV, Channel 3 PPI RTCTC5CLR, Channel 3 PPI RTCTC5SET, Channel 3 PPI RTCTC5TOG, Channel 3 PPI RTCTC6, Channel 3 PPI RTCTC6INV, Channel 3 PPI RTCTC6CLR, Channel 3 PPI RTCTC6SET, Channel 3 PPI RTCTC6TOG, Channel 3 PPI RTCTC7, Channel 3 PPI RTCTC7INV, Channel 3 PPI RTCTC7CLR, Channel 3 PPI RTCTC7SET, Channel 3 PPI RTCTC7TOG, Channel 3 PPI RTCTS0, Channel 3 PPI RTCTS0INV, Channel 3 PPI RTCTS0CLR, Channel 3 PPI RTCTS0SET, Channel 3 PPI RTCT","TIMER3 CH3 Output Pull-up Enable, TIMER3 CH3 Output Pull-down Enable, TIMER3 CH3 Output, TIMER3 CH3 NanoPull-up Enable, TIMER3 CH3 NanoPull-down Enable, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 NanoPull-up, TIMER3 CH3 NanoPull-down, TIMER3 CH3 NanoOutput, TIMER3 CH3 Nano",0.43468738,0.43468738,0.19417307,0.19417307
nRF52810,What is the bit_offset of CTIV field from CTIV register from CLOCK peripheral for nrf52810 microcontroller?,0,0x538,0x538,0x538,0x538,0.59556174,0.59556174,0.59556174,0.59556174
nRF52810,What is the bit_offset of CUSTOMER field from CUSTOMER[7] register from UICR peripheral for nrf52810 microcontroller?,0,0x500,280,0x500,280,0.5928775,0.5928775,0.4539811,0.4539811
nRF52810,What is the description of EVENTS_TRIGGERED[5] register from EGU1 peripheral for nrf52810 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[5] Event generated from PPI peripheral 5.,EVENTS_TRIGGERED[5] Event generated from PPI channel 5. Write 1 to set EVENTS_TRIGGERED[5] event. Read back to get the event state. 0x104 EVENTS_TRIGGERED[5] Event generated from PPI channel 5. Write 1 to set EVENTS_TRIGGERED[5] event. Read back to get the event state. 0x108 EVENTS_TRIGGERED[5] Event generated from PPI channel 5. Write 1 to set EVENTS_TRIGGERED[5] event. Read back to get the event state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Short,EVENTS_TRIGGERED[5] Event generated from PPI peripheral 5.,EVENTS_TRIGGERED[5] Event generated from PPI channel 5. Write 1 to set EVENTS_TRIGGERED[5] event. Read back to get the event state. 0x104 EVENTS_TRIGGERED[5] Event generated from PPI channel 5. Write 1 to set EVENTS_TRIGGERED[5] event. Read back to get the event state. 0x108 EVENTS_TRIGGERED[5] Event generated from PPI channel 5. Write 1 to set EVENTS_TRIGGERED[5] event. Read back to get the event state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Shortcut between local event and task 5 enable. Write 0 to clear SHORTS_TRIGGERED[5] shortcut. Read back to get the shortcut state. 0x10c SHORTS_TRIGGERED[5] Short,0.4223819,0.4223819,0.40694076,0.40694076
nRF52810,What is the size of OUTSET register from P0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the bit_offset of EVENTS_OVRFLW field from EVENTS_OVRFLW register from RTC0 peripheral for nrf52810 microcontroller?,0,27,10,27,10,0.41866294,0.41866294,0.5376147,0.5376147
nRF52810,What is the bit_offset of SENSE field from PIN_CNF[21] register from P0 peripheral for nrf52810 microcontroller?,16,21,21,21,21,0.7502264,0.7502264,0.7502264,0.7502264
nRF52810,What is the bit_width of EVENTS_DONE field from EVENTS_DONE register from SAADC peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the description of PARITY field from ERRORSRC register from UART0 peripheral for nrf52810 microcontroller?,Parity error,PARITY Parity error,Parity error,PARITY Parity error,Parity error,0.97937757,0.97937757,1.0000001,1.0000001
nRF52810,What is the size of TASKS_OUT[1] register from GPIOTE peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the size of TASKS_TRIGGER[13] register from EGU0 peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the description of GAINL field from GAINL register from PDM peripheral for nrf52810 microcontroller?,"Left output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) 0x00    -20 dB gain adjust 0x01  -19.5 dB gain adjust (...) 0x27   -0.5 dB gain adjust 0x28      0 dB gain adjust 0x29   +0.5 dB gain adjust (...) 0x4F  +19.5 dB gain adjust 0x50    +20 dB gain adjust",Gain of Left Channel.,Gain Left Channel Value,Gain of Left Channel.,Gain Left Channel Value,0.5143543,0.5143543,0.56722593,0.56722593
nRF52810,List all the fields of TASKS_SAMPLE register from SAADC peripheral for nrf52810 microcontroller.,TASKS_SAMPLE,"CC, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN","CC, MODE, IEN, RUN, START, SAMPLE, SAMPLEPER, REPORTPER, LEDPOL, LEDPRE, TH, PRESCALER, CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, CC16, CC17, CC18, CC19, CC20, CC21, CC22, CC23, CC24, CC25, CC26, CC27, CC28, CC29, CC30, CC31, CC32, CC33, CC34, CC35, CC36, CC37, CC38, CC39, CC40, CC41, CC42, CC43, CC44, CC45, CC46, CC47, CC48, CC49, CC50, CC51, CC52, CC53, CC54, CC55, CC56, CC57, CC58, CC59, CC60, CC61, CC62, CC63, CC64, CC65, CC66, CC67, CC68, CC69, CC70, CC71, CC72, CC73, CC74, CC75, CC76, CC77, CC78, CC79, CC80, CC81, CC82, CC83, CC84, CC85, CC86, CC87, CC88, CC89, CC90, CC91, CC92, CC93, CC94, CC95, CC96, CC97, CC98, CC99, CC100, CC101, CC102, CC103, CC104, CC105, CC106, CC107, CC108, CC109, CC110, CC111, CC112, CC113, CC114, CC115, CC116, CC117, CC118, CC119, CC120, CC121, CC122, CC123, CC124, CC125, CC126, CC127, CC128, CC129, CC130, CC131, CC132, CC133, CC134, CC135, CC136, CC137, CC138, CC139, CC140, CC141, CC142, CC143, CC144, CC145, CC146, CC147, CC148, CC149, CC150, CC151, CC152, CC153, CC154, CC155, CC156, CC157, CC158, CC159, CC160, CC161, CC162, CC163, CC164, CC165, CC166,","CC, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN, REFSEL, TH, EXTREFSEL, PSEL, MODE, PRESCALER, SAMPLEPER, SAMPLE, LEDPOL, LEDEN, SWRST, DFLLRUN, SWPRUN","CC, MODE, IEN, RUN, START, SAMPLE, SAMPLEPER, REPORTPER, LEDPOL, LEDPRE, TH, PRESCALER, CC0, CC1, CC2, CC3, CC4, CC5, CC6, CC7, CC8, CC9, CC10, CC11, CC12, CC13, CC14, CC15, CC16, CC17, CC18, CC19, CC20, CC21, CC22, CC23, CC24, CC25, CC26, CC27, CC28, CC29, CC30, CC31, CC32, CC33, CC34, CC35, CC36, CC37, CC38, CC39, CC40, CC41, CC42, CC43, CC44, CC45, CC46, CC47, CC48, CC49, CC50, CC51, CC52, CC53, CC54, CC55, CC56, CC57, CC58, CC59, CC60, CC61, CC62, CC63, CC64, CC65, CC66, CC67, CC68, CC69, CC70, CC71, CC72, CC73, CC74, CC75, CC76, CC77, CC78, CC79, CC80, CC81, CC82, CC83, CC84, CC85, CC86, CC87, CC88, CC89, CC90, CC91, CC92, CC93, CC94, CC95, CC96, CC97, CC98, CC99, CC100, CC101, CC102, CC103, CC104, CC105, CC106, CC107, CC108, CC109, CC110, CC111, CC112, CC113, CC114, CC115, CC116, CC117, CC118, CC119, CC120, CC121, CC122, CC123, CC124, CC125, CC126, CC127, CC128, CC129, CC130, CC131, CC132, CC133, CC134, CC135, CC136, CC137, CC138, CC139, CC140, CC141, CC142, CC143, CC144, CC145, CC146, CC147, CC148, CC149, CC150, CC151, CC152, CC153, CC154, CC155, CC156, CC157, CC158, CC159, CC160, CC161, CC162, CC163, CC164, CC165, CC166,",0.15323724,0.15323724,0.14414659,0.14414659
nRF52810,What is the description of TRIGGERED5 field from INTEN register from EGU0 peripheral for nrf52810 microcontroller?,Enable or disable interrupt for event TRIGGERED[5],EVENTS_TRIGGERED5 Triggered interrupt 5 from EGU0 peripheral for nrf52810 microcontroller.,EGU0 Triggered Interrupt Enable,EVENTS_TRIGGERED5 Triggered interrupt 5 from EGU0 peripheral for nrf52810 microcontroller.,EGU0 Triggered Interrupt Enable,0.63935244,0.63935244,0.6837357,0.6837357
nRF52810,What is the description of CH3LIMITH field from INTENCLR register from SAADC peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event CH3LIMITH,Limit CH3 Interrupt Enable,Channel 3 Limit High Interrupt Clear,Limit CH3 Interrupt Enable,Channel 3 Limit High Interrupt Clear,0.7620405,0.7620405,0.5427381,0.5427381
nRF52810,What is the description of TRIGGERED7 field from INTENCLR register from EGU1 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[7],"EVENTS_TRIGGERED7 Triggered7 event, generated from comparator 7. Used to trigger CALLIF, STARTEMU, STOPEMU, SAMPLE, SAMPLEPEND, START, STOP, and CALIFACT0, CALIFACT1, CALIFACT2, CALIFACT3, CALIFACT4, CALIFACT5, CALIFACT6, CALIFACT7, and SAMPLEPEND0, SAMPLEPEND1, SAMPLEPEND2, SAMPLEPEND3, SAMPLEPEND4, SAMPLEPEND5, SAMPLEPEND6, SAMPLEPEND7, START0, START1, START2, START3, START4, START5, START6, START7, STOP0, STOP1, STOP2, STOP3, STOP4, STOP5, STOP6, STOP7, SAMPLE0, SAMPLE1, SAMPLEREQ0, SAMPLEREQ1, SAMPLEREQ2, SAMPLEREQ3, SAMPLEREQ4, SAMPLEREQ5, SAMPLEREQ6, SAMPLEREQ7, CALICTRL0, CALICTRL1, CALICTRL2, CALICTRL3, CALICTRL4, CALICTRL5, CALICTRL6, CALICTRL7, and SAMPLEPEND0, SAMPLEPEND1, SAMPLEPEND2, SAMPLEPEND3, SAMPLEPEND4, SAMPLEPEND5, SAMPLEPEND6, SAMPLEPEND7, START0, START1, START2, START3, START4, START5, START6, START7, STOP0, STOP1, STOP2, STOP3, STOP4, STOP5, STOP6, STOP7, SAMPLE0, SAMPLE1, SAMPLEREQ0, SAMPLEREQ1, SAMPLEREQ2, SAMPLEREQ3, SAMPLEREQ4, SAMPLEREQ5, SAMPLEREQ6, SAMPLEREQ7, CALICTRL0, CALICTRL1, CALICTRL2, CALICTRL3, CALICTRL4, CALICTRL5, CALICTRL6, CALICTRL7, and SAMPLEPEND0, SAMPLEPEND1, SAMPLEPEND2, SAMPLEPEND3, SAMPLEPEND4, SAMPLEPEND5, SAMPLEPEND6, SAMPLEPEND7, START0, START1, START2, START3, START4, START5, START6, START7, STOP0, STOP1, STOP2, STOP3, STOP4, STOP5, STOP6, STOP7, SAMPLE0, SAMPLE1, SAMPLEREQ0, SAMPLEREQ1, SAMPLEREQ2, SAMPLEREQ3, SAMPLEREQ4,",Triggered event 7 Interrupt Disable Clear Triggered event 7 Interrupt Disable Set Triggered event 7 Interrupt Enable Triggered event 7 Status Triggered event 7 Interrupt Flag Set Triggered event 7 Interrupt Flag Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event,"EVENTS_TRIGGERED7 Triggered7 event, generated from comparator 7. Used to trigger CALLIF, STARTEMU, STOPEMU, SAMPLE, SAMPLEPEND, START, STOP, and CALIFACT0, CALIFACT1, CALIFACT2, CALIFACT3, CALIFACT4, CALIFACT5, CALIFACT6, CALIFACT7, and SAMPLEPEND0, SAMPLEPEND1, SAMPLEPEND2, SAMPLEPEND3, SAMPLEPEND4, SAMPLEPEND5, SAMPLEPEND6, SAMPLEPEND7, START0, START1, START2, START3, START4, START5, START6, START7, STOP0, STOP1, STOP2, STOP3, STOP4, STOP5, STOP6, STOP7, SAMPLE0, SAMPLE1, SAMPLEREQ0, SAMPLEREQ1, SAMPLEREQ2, SAMPLEREQ3, SAMPLEREQ4, SAMPLEREQ5, SAMPLEREQ6, SAMPLEREQ7, CALICTRL0, CALICTRL1, CALICTRL2, CALICTRL3, CALICTRL4, CALICTRL5, CALICTRL6, CALICTRL7, and SAMPLEPEND0, SAMPLEPEND1, SAMPLEPEND2, SAMPLEPEND3, SAMPLEPEND4, SAMPLEPEND5, SAMPLEPEND6, SAMPLEPEND7, START0, START1, START2, START3, START4, START5, START6, START7, STOP0, STOP1, STOP2, STOP3, STOP4, STOP5, STOP6, STOP7, SAMPLE0, SAMPLE1, SAMPLEREQ0, SAMPLEREQ1, SAMPLEREQ2, SAMPLEREQ3, SAMPLEREQ4, SAMPLEREQ5, SAMPLEREQ6, SAMPLEREQ7, CALICTRL0, CALICTRL1, CALICTRL2, CALICTRL3, CALICTRL4, CALICTRL5, CALICTRL6, CALICTRL7, and SAMPLEPEND0, SAMPLEPEND1, SAMPLEPEND2, SAMPLEPEND3, SAMPLEPEND4, SAMPLEPEND5, SAMPLEPEND6, SAMPLEPEND7, START0, START1, START2, START3, START4, START5, START6, START7, STOP0, STOP1, STOP2, STOP3, STOP4, STOP5, STOP6, STOP7, SAMPLE0, SAMPLE1, SAMPLEREQ0, SAMPLEREQ1, SAMPLEREQ2, SAMPLEREQ3, SAMPLEREQ4,",Triggered event 7 Interrupt Disable Clear Triggered event 7 Interrupt Disable Set Triggered event 7 Interrupt Enable Triggered event 7 Status Triggered event 7 Interrupt Flag Set Triggered event 7 Interrupt Flag Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event 7 Interrupt Mask Set Triggered event 7 Interrupt Mask Clear Triggered event,0.5093092,0.5093092,0.4362147,0.4362147
nRF52810,What is the size of EVENTS_DOWN register from COMP peripheral for nrf52810 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
nRF52810,What is the bit_width of SLEEPEXIT field from INTENSET register from POWER peripheral for nrf52810 microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
nRF52810,What is the description of RR[7] register from WDT peripheral for nrf52810 microcontroller?,Description collection: Reload request n,CONTEXTSTATUS,"RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN,",CONTEXTSTATUS,"RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN, RREN,",0.24008694,0.24008694,0.011129233,0.011129233
nRF52810,What is the bit_offset of EVENTS_COMPARE field from EVENTS_COMPARE[3] register from TIMER1 peripheral for nrf52810 microcontroller?,0,0x140 + (n × 0x4),12,0x140 + (n × 0x4),12,0.4435179,0.4435179,0.43830746,0.43830746
nRF52810,What is the description of CH21 field from CHEN register from PPI peripheral for nrf52810 microcontroller?,Enable or disable channel 21,Channel 21 Enable.,Channel 21 Enable.,Channel 21 Enable.,Channel 21 Enable.,0.8636456,0.8636456,0.8636456,0.8636456
nRF52810,What is the description of CH11 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 11,Channel 11 PPI Channel Grant Field From CHG Register Access 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Channel 11 PPI Channel Grant Field Access From SUPC peripheral for nrf52810 microcontroller.,Channel 11 PPI Channel Grant Field From CHG Register Access 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,Channel 11 PPI Channel Grant Field Access From SUPC peripheral for nrf52810 microcontroller.,0.41530418,0.41530418,0.3257873,0.3257873
nRF52810,What is the description of CH9 field from CHG[2] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 9,ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH,Channel 9 PPI Channel Grant Field Access Enable. Enabling this field will allow access to CH9 field from CHG register from PPI peripheral. 0 No access 1 Access Channel 9 PPI Channel Grant Field. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH9 Event Channel 9 Enable Field Bit Number 0 ID AccessField Value ERASECH9 Event Channel 9 Enable Field Description A RW ERASECH9 Event Channel 9 Enable Field Value ERASECH,Channel 9 PPI Channel Grant Field Access Enable. Enabling this field will allow access to CH9 field from CHG register from PPI peripheral. 0 No access 1 Access Channel 9 PPI Channel Grant Field. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.24734907,0.24734907,0.42417064,0.42417064
nRF52810,What is the address_offset of RXCRC register from RADIO peripheral for nrf52810 microcontroller?,0x40c,0x400,0x404,0x400,0x404,0.75697315,0.75697315,0.8659767,0.8659767
nRF52810,What is the size of NRFFW[7] register from UICR peripheral for nrf52810 microcontroller?,None,0x4,16,0x4,16,0.37645102,0.37645102,0.4124743,0.4124743
nRF52810,What is the description of COMPARE field from CC[2] register from RTC0 peripheral for nrf52810 microcontroller?,Compare value,12 bit prescaler (32768/1PRESCALER+1)).Must be written when RTC ws stopped,12 bit prescaler (32768/1PRESCALER+1)).Must be written when RTC ws stopped,12 bit prescaler (32768/1PRESCALER+1)).Must be written when RTC ws stopped,12 bit prescaler (32768/1PRESCALER+1)).Must be written when RTC ws stopped,0.06872263,0.06872263,0.06872263,0.06872263
nRF52810,What is the bit_offset of TRIGGERED6 field from INTENCLR register from EGU0 peripheral for nrf52810 microcontroller?,6,260,260,260,260,0.4610216,0.4610216,0.4610216,0.4610216
nRF52810,What is the bit_width of VALRDY field from INTENCLR register from RNG peripheral for nrf52810 microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
nRF52810,What is the bit_width of TASKS_OUT field from TASKS_OUT[0] register from GPIOTE peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,List all the fields of TASKS_STOP register from TIMER0 peripheral for nrf52810 microcontroller.,TASKS_STOP,"TASKS_STOP, TASKS_TSTART, TASKS_TSTOP, TASKS_TCOUNT, TASKS_CLEAR, TASKS_CAPTURE, TASKS_SHUTDOWN, TASKS_TRUN, TASKS_RUN, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTTRIGGER, TASKS_CTCLEAR, TASKS_NEXT, TASKS_SETPRESCALER, TASKS_SETCOMPARE, TASKS_SETCOMPARE0, TASKS_SETCOMPARE1, TASKS_SETCOMPARE2, TASKS_SETCOMPARE3, TASKS_SETCOMPARE4, TASKS_SETCOMPARE5, TASKS_CLEAR, TASKS_CLEAR, TASKS_CLEAR, TASKS_CLEAR, TASKS_SHUTDOWN, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPT","RXDSUSPEND, TXDSUSPEND, RXDREADY, TXDREADY, RXDC, TXDC, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPULSE, RXDDELAY, TXDDELAY, RXDHOLD, TXDHOLD, RXDPHOLD, TXDPHOLD, RXDPULSEHOLD, TXDPPULSEHOLD, RXDDELAYHOLD, TXDDELAYHOLD, RXDPHOLD, TXDPHOLD, RXDPULSEHOLD, TXDPPULSEHOLD, RXDDELAY, TXDDELAY, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPPULSE, RXDDELAY, TXDDELAY, RXDPHOLD, TXDPHOLD, RXDPPULSEHOLD, TXDPPULSEHOLD, RXDDELAY, TXDDELAY, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPPULSE, RXDDELAY, TXDDELAY, RXDPHOLD, TXDPHOLD, RXDPPULSEHOLD, TXDPPULSEHOLD, RXDDELAY, TXDDELAY, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPPULSE, RXDDELAY, TXDDELAY, RXDPHOLD, TXDPHOLD, RXDPPULSEHOLD, TXDPPULSEHOLD, RXDDELAY, TXDDELAY, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPPULSE, RXDDELAY, TXDDELAY, RXDPHOLD, TXDPHOLD, RXDPPULSEHOLD, TXDPPULSEHOLD, RXDDELAY,","TASKS_STOP, TASKS_TSTART, TASKS_TSTOP, TASKS_TCOUNT, TASKS_CLEAR, TASKS_CAPTURE, TASKS_SHUTDOWN, TASKS_TRUN, TASKS_RUN, TASKS_CTSTART, TASKS_CTSTOP, TASKS_CTTRIGGER, TASKS_CTCLEAR, TASKS_NEXT, TASKS_SETPRESCALER, TASKS_SETCOMPARE, TASKS_SETCOMPARE0, TASKS_SETCOMPARE1, TASKS_SETCOMPARE2, TASKS_SETCOMPARE3, TASKS_SETCOMPARE4, TASKS_SETCOMPARE5, TASKS_CLEAR, TASKS_CLEAR, TASKS_CLEAR, TASKS_CLEAR, TASKS_SHUTDOWN, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPTURE, TASKS_CAPT","RXDSUSPEND, TXDSUSPEND, RXDREADY, TXDREADY, RXDC, TXDC, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPULSE, RXDDELAY, TXDDELAY, RXDHOLD, TXDHOLD, RXDPHOLD, TXDPHOLD, RXDPULSEHOLD, TXDPPULSEHOLD, RXDDELAYHOLD, TXDDELAYHOLD, RXDPHOLD, TXDPHOLD, RXDPULSEHOLD, TXDPPULSEHOLD, RXDDELAY, TXDDELAY, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPPULSE, RXDDELAY, TXDDELAY, RXDPHOLD, TXDPHOLD, RXDPPULSEHOLD, TXDPPULSEHOLD, RXDDELAY, TXDDELAY, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPPULSE, RXDDELAY, TXDDELAY, RXDPHOLD, TXDPHOLD, RXDPPULSEHOLD, TXDPPULSEHOLD, RXDDELAY, TXDDELAY, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPPULSE, RXDDELAY, TXDDELAY, RXDPHOLD, TXDPHOLD, RXDPPULSEHOLD, TXDPPULSEHOLD, RXDDELAY, TXDDELAY, RXDP, TXDP, RXD, TXD, RXDSET, TXDSET, RXDCLR, TXDCLR, RXDTOG, TXDTOG, RXDPULSE, TXDPULSE, RXDPULSE, TXDPPULSE, RXDDELAY, TXDDELAY, RXDPHOLD, TXDPHOLD, RXDPPULSEHOLD, TXDPPULSEHOLD, RXDDELAY,",0.4299919,0.4299919,-0.023722693,-0.023722693
nRF52810,What is the bit_offset of NRFFW field from NRFFW[11] register from UICR peripheral for nrf52810 microcontroller?,0,0x014,0x018,0x014,0x018,0.6362698,0.6362698,0.63633513,0.63633513
nRF52810,What is the description of DAB[7] register from RADIO peripheral for nrf52810 microcontroller?,Description collection: Device address base segment n,DAB[7] Bit address 7. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1,DAB[7] Registers.,DAB[7] Bit address 7. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1 = Bit 7 is used as bit counter. 0 = Bit 7 is used as bit address. 1,DAB[7] Registers.,0.3479346,0.3479346,0.3904994,0.3904994
nRF52810,What is the bit_width of REGION6 field from CONFIG0 register from BPROT peripheral for nrf52810 microcontroller?,1,4,16,4,16,0.768664,0.768664,0.4854614,0.4854614
nRF52810,What is the description of TASKS_CAPTURE[2] register from TIMER1 peripheral for nrf52810 microcontroller?,Description collection: Capture Timer value to CC[n] register,CC Channel 2 Current Value of Timer and Capture/Compare Register.,Capture Timer value to CC[2] register,CC Channel 2 Current Value of Timer and Capture/Compare Register.,Capture Timer value to CC[2] register,0.6885059,0.6885059,0.8020586,0.8020586
nRF52810,What is the description of CUSTOMER[30] register from UICR peripheral for nrf52810 microcontroller?,Description collection: Reserved for customer,0x1FFC000C UICR Customer information 30. 128 bits. 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUST,0x10000000,0x1FFC000C UICR Customer information 30. 128 bits. 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUSTOMER 30 0x1FFC000C CUST,0x10000000,0.09517406,0.09517406,0.08975655,0.08975655
nRF52810,What is the bit_width of COMPARE0 field from INTENCLR register from TIMER2 peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,What is the size of EVENTS_IN[7] register from GPIOTE peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the description of PIN8 field from OUTCLR register from P0 peripheral for nrf52810 microcontroller?,Pin 8,P0.08/AIN0 Output Clear. 0x1 = Output is cleared. 0x0 = Output is not affected. 0x2 = Output is set. 0x3 = Output is toggled. 0x4 = Output is inverted. 0x5 = Output is inverted and cleared. 0x6 = Output is inverted and set. 0x7 = Output is inverted and toggled. 0x8 = Output is cleared. 0x9 = Output is set. 0xa = Output is toggled. 0xb = Output is inverted. 0xc = Output is inverted and cleared. 0xd = Output is inverted and set. 0xe = Output is inverted and toggled. 0xf = Output is inverted. 0x10 = Output is cleared. 0x11 = Output is set. 0x12 = Output is toggled. 0x13 = Output is inverted. 0x14 = Output is inverted and cleared. 0x15 = Output is inverted and set. 0x16 = Output is inverted and toggled. 0x17 = Output is inverted. 0x18 = Output is cleared. 0x19 = Output is set. 0x1a = Output is toggled. 0x1b = Output is inverted. 0x1c = Output is inverted and cleared. 0x1d = Output is inverted and set. 0x1e = Output is inverted and toggled. 0x1f = Output is inverted. 0x20 = Output is cleared. 0x21 = Output is set. 0x22 = Output is toggled. 0x23 = Output is inverted. 0x24 = Output is inverted and cleared. 0x25 = Output is inverted and set. 0x26 = Output is inverted and toggled. 0x27 = Output is inverted. 0x28 = Output is cleared. 0x29 = Output is set. 0x2a = Output is toggled. 0x2b = Output is inverted. 0x2c = Output is inverted and cleared. 0x2d = Output is inverted and set. 0x2e = Output is inverted and toggled. 0x2f = Output is inverted. 0x30 = Output is cleared. 0x31 = Output is set. 0x32 = Output is toggled. 0x33 = Output is inverted. 0x34 = Output is inverted and cleared. 0x35 = Output is inverted and set. 0x36 = Output is inverted and toggled. 0x37 = Output is inverted. 0x38 = Output is cleared. 0x39 = Output is set. 0x3a = Output is toggled. 0x3b = Output is inverted. 0x3c = Output is inverted and cleared. 0x3d = Output is inverted and set. 0x3e = Output is inverted and toggled. 0x3f = Output is inverted. 0x40 = Output is cleared. 0x41 = Output is set. 0x42 = Output is toggled.,"P0.08 Output Data 0 Set/Clear Register, P0.09 Output Data 0 Set/Clear Register, P0.10 Output Data 0 Set/Clear Register, P0.11 Output Data 0 Set/Clear Register, P0.12 Output Data 0 Set/Clear Register, P0.13 Output Data 0 Set/Clear Register, P0.14 Output Data 0 Set/Clear Register, P0.15 Output Data 0 Set/Clear Register, P0.16 Output Data 0 Set/Clear Register, P0.17 Output Data 0 Set/Clear Register, P0.18 Output Data 0 Set/Clear Register, P0.19 Output Data 0 Set/Clear Register, P0.20 Output Data 0 Set/Clear Register, P0.21 Output Data 0 Set/Clear Register, P0.22 Output Data 0 Set/Clear Register, P0.23 Output Data 0 Set/Clear Register, P0.24 Output Data 0 Set/Clear Register, P0.25 Output Data 0 Set/Clear Register, P0.26 Output Data 0 Set/Clear Register, P0.27 Output Data 0 Set/Clear Register, P0.28 Output Data 0 Set/Clear Register, P0.29 Output Data 0 Set/Clear Register, P0.30 Output Data 0 Set/Clear Register, P0.31 Output Data 0 Set/Clear Register, P0.32 Output Data 0 Set/Clear Register, P0.33 Output Data 0 Set/Clear Register, P0.34 Output Data 0 Set/Clear Register, P0.35 Output Data 0 Set/Clear Register, P0.36 Output Data 0 Set/Clear Register, P0.37 Output Data 0 Set/Clear Register, P0.38 Output Data 0 Set/Clear Register, P0.39 Output Data 0 Set/Clear Register, P0.40 Output Data 0 Set/Clear Register, P0.41 Output Data 0 Set/Clear Register, P0.42 Output Data 0 Set/Clear Register, P0.43 Output Data 0 Set/Clear Register, P0.44 Output Data 0 Set/Clear Register, P0.45 Output Data 0 Set/Clear Register, P0.46 Output Data 0 Set/Clear Register, P0.47 Output Data 0 Set/Clear Register, P0.48 Output Data 0 Set/Clear Register, P0.49 Output Data 0 Set/Clear Register, P0.50 Output Data 0 Set/Clear Register, P0.51 Output Data 0 Set/Clear Register, P0.52 Output Data 0 Set/Clear Register, P0.53 Output Data 0 Set/Clear Register, P0.54 Output Data 0 Set/Clear Register, P0.55 Output Data 0 Set/Clear Register, P0.56 Output Data 0 Set/Clear Register, P0.57 Output Data 0 Set/Clear Register, P0.58 Output Data 0 Set/Clear Register, P0.59 Output Data 0 Set/Clear Register, P0.60 Output Data 0 Set/Clear Register, P0.61 Output Data 0 Set/Clear Register, P0.62 Output Data 0 Set/Clear",P0.08/AIN0 Output Clear. 0x1 = Output is cleared. 0x0 = Output is not affected. 0x2 = Output is set. 0x3 = Output is toggled. 0x4 = Output is inverted. 0x5 = Output is inverted and cleared. 0x6 = Output is inverted and set. 0x7 = Output is inverted and toggled. 0x8 = Output is cleared. 0x9 = Output is set. 0xa = Output is toggled. 0xb = Output is inverted. 0xc = Output is inverted and cleared. 0xd = Output is inverted and set. 0xe = Output is inverted and toggled. 0xf = Output is inverted. 0x10 = Output is cleared. 0x11 = Output is set. 0x12 = Output is toggled. 0x13 = Output is inverted. 0x14 = Output is inverted and cleared. 0x15 = Output is inverted and set. 0x16 = Output is inverted and toggled. 0x17 = Output is inverted. 0x18 = Output is cleared. 0x19 = Output is set. 0x1a = Output is toggled. 0x1b = Output is inverted. 0x1c = Output is inverted and cleared. 0x1d = Output is inverted and set. 0x1e = Output is inverted and toggled. 0x1f = Output is inverted. 0x20 = Output is cleared. 0x21 = Output is set. 0x22 = Output is toggled. 0x23 = Output is inverted. 0x24 = Output is inverted and cleared. 0x25 = Output is inverted and set. 0x26 = Output is inverted and toggled. 0x27 = Output is inverted. 0x28 = Output is cleared. 0x29 = Output is set. 0x2a = Output is toggled. 0x2b = Output is inverted. 0x2c = Output is inverted and cleared. 0x2d = Output is inverted and set. 0x2e = Output is inverted and toggled. 0x2f = Output is inverted. 0x30 = Output is cleared. 0x31 = Output is set. 0x32 = Output is toggled. 0x33 = Output is inverted. 0x34 = Output is inverted and cleared. 0x35 = Output is inverted and set. 0x36 = Output is inverted and toggled. 0x37 = Output is inverted. 0x38 = Output is cleared. 0x39 = Output is set. 0x3a = Output is toggled. 0x3b = Output is inverted. 0x3c = Output is inverted and cleared. 0x3d = Output is inverted and set. 0x3e = Output is inverted and toggled. 0x3f = Output is inverted. 0x40 = Output is cleared. 0x41 = Output is set. 0x42 = Output is toggled.,"P0.08 Output Data 0 Set/Clear Register, P0.09 Output Data 0 Set/Clear Register, P0.10 Output Data 0 Set/Clear Register, P0.11 Output Data 0 Set/Clear Register, P0.12 Output Data 0 Set/Clear Register, P0.13 Output Data 0 Set/Clear Register, P0.14 Output Data 0 Set/Clear Register, P0.15 Output Data 0 Set/Clear Register, P0.16 Output Data 0 Set/Clear Register, P0.17 Output Data 0 Set/Clear Register, P0.18 Output Data 0 Set/Clear Register, P0.19 Output Data 0 Set/Clear Register, P0.20 Output Data 0 Set/Clear Register, P0.21 Output Data 0 Set/Clear Register, P0.22 Output Data 0 Set/Clear Register, P0.23 Output Data 0 Set/Clear Register, P0.24 Output Data 0 Set/Clear Register, P0.25 Output Data 0 Set/Clear Register, P0.26 Output Data 0 Set/Clear Register, P0.27 Output Data 0 Set/Clear Register, P0.28 Output Data 0 Set/Clear Register, P0.29 Output Data 0 Set/Clear Register, P0.30 Output Data 0 Set/Clear Register, P0.31 Output Data 0 Set/Clear Register, P0.32 Output Data 0 Set/Clear Register, P0.33 Output Data 0 Set/Clear Register, P0.34 Output Data 0 Set/Clear Register, P0.35 Output Data 0 Set/Clear Register, P0.36 Output Data 0 Set/Clear Register, P0.37 Output Data 0 Set/Clear Register, P0.38 Output Data 0 Set/Clear Register, P0.39 Output Data 0 Set/Clear Register, P0.40 Output Data 0 Set/Clear Register, P0.41 Output Data 0 Set/Clear Register, P0.42 Output Data 0 Set/Clear Register, P0.43 Output Data 0 Set/Clear Register, P0.44 Output Data 0 Set/Clear Register, P0.45 Output Data 0 Set/Clear Register, P0.46 Output Data 0 Set/Clear Register, P0.47 Output Data 0 Set/Clear Register, P0.48 Output Data 0 Set/Clear Register, P0.49 Output Data 0 Set/Clear Register, P0.50 Output Data 0 Set/Clear Register, P0.51 Output Data 0 Set/Clear Register, P0.52 Output Data 0 Set/Clear Register, P0.53 Output Data 0 Set/Clear Register, P0.54 Output Data 0 Set/Clear Register, P0.55 Output Data 0 Set/Clear Register, P0.56 Output Data 0 Set/Clear Register, P0.57 Output Data 0 Set/Clear Register, P0.58 Output Data 0 Set/Clear Register, P0.59 Output Data 0 Set/Clear Register, P0.60 Output Data 0 Set/Clear Register, P0.61 Output Data 0 Set/Clear Register, P0.62 Output Data 0 Set/Clear",0.12082664,0.12082664,0.11332281,0.11332281
nRF52810,What is the bit_offset of CH26 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of END_START field from SHORTS register from SPIM0 peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the size of TASKS_TRIGGER[3] register from EGU1 peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the bit_width of B1 field from B1 register from TEMP peripheral for nrf52810 microcontroller?,14,16,16,16,16,0.8578646,0.8578646,0.8578646,0.8578646
nRF52810,What is the description of EVENTS_LASTTX register from TWIM0 peripheral for nrf52810 microcontroller?,"Byte boundary, starting to transmit the last byte",Transmit sequence started,Transmit sequence last byte sent out,Transmit sequence started,Transmit sequence last byte sent out,0.56032944,0.56032944,0.8048981,0.8048981
nRF52810,What is the description of TASKS_STARTTX register from UART0 peripheral for nrf52810 microcontroller?,Start UART transmitter,Start UART transmitter,Start UART transmitter,Start UART transmitter,Start UART transmitter,1.0000001,1.0000001,1.0000001,1.0000001
nRF52810,What is the description of EVENTS_UP register from COMP peripheral for nrf52810 microcontroller?,Upward crossing,EVENTS_UP 0x108 EVENTS_UP 0x108 EVENTS_CROSS 0x10C SHORTS 0x200 INTEN 0x300 INTENSET 0x304 INTENCLR 0x308 RESULT 0x400 ENABLE 0x500 PSEL 0x504 REFSEL 0x508 EXTREFSEL 0x50C TH 0x530 MODE 0x534 Description Stop comparator Sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,Upward crossing event from comparator 0 or 1.,EVENTS_UP 0x108 EVENTS_UP 0x108 EVENTS_CROSS 0x10C SHORTS 0x200 INTEN 0x300 INTENSET 0x304 INTENCLR 0x308 RESULT 0x400 ENABLE 0x500 PSEL 0x504 REFSEL 0x508 EXTREFSEL 0x50C TH 0x530 MODE 0x534 Description Stop comparator Sample comparator value COMP is ready and output is valid Downward crossing Upward crossing Downward or upward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,Upward crossing event from comparator 0 or 1.,0.19104561,0.19104561,0.6170633,0.6170633
nRF52810,What is the bit_width of DEVICEID field from DEVICEID[0] register from FICR peripheral for nrf52810 microcontroller?,32,32,128,32,128,0.9999999,0.9999999,0.6433123,0.6433123
nRF52810,List all the fields of MAXPACKETSIZE register from CCM peripheral for nrf52810 microcontroller.,MAXPACKETSIZE,"MAXPACKETSIZE, MAXPACKETSIZE0, MAXPACKETSIZE1, MAXPACKETSIZE2, MAXPACKETSIZE3, MAXPACKETSIZE4, MAXPACKETSIZE5, MAXPACKETSIZE6, MAXPACKETSIZE7, MAXPACKETSIZE8, MAXPACKETSIZE9, MAXPACKETSIZE10, MAXPACKETSIZE11, MAXPACKETSIZE12, MAXPACKETSIZE13, MAXPACKETSIZE14, MAXPACKETSIZE15, MAXPACKETSIZE16, MAXPACKETSIZE17, MAXPACKETSIZE18, MAXPACKETSIZE19, MAXPACKETSIZE20, MAXPACKETSIZE21, MAXPACKETSIZE22, MAXPACKETSIZE23, MAXPACKETSIZE24, MAXPACKETSIZE25, MAXPACKETSIZE26, MAXPACKETSIZE27, MAXPACKETSIZE28, MAXPACKETSIZE29, MAXPACKETSIZE30, MAXPACKETSIZE31, MAXPACKETSIZE32, MAXPACKETSIZE33, MAXPACKETSIZE34, MAXPACKETSIZE35, MAXPACKETSIZE36, MAXPACKETSIZE37, MAXPACKETSIZE38, MAXPACKETSIZE39, MAXPACKETSIZE40, MAXPACKETSIZE41, MAXPACKETSIZE42, MAXPACKETSIZE43, MAXPACKETSIZE44, MAXPACKETSIZE45, MAXPACKETSIZE46, MAXPACKETSIZE47, MAXPACKETSIZE48, MAXPACKETSIZE49, MAXPACKETSIZE50, MAXPACKETSIZE51, MAXPACKETSIZE52, MAXPACKETSIZE53, MAXPACKETSIZE54, MAXPACKETSIZE55, MAXPACKETSIZE56, MAXPACKETSIZE57, MAXPACKETSIZE58, MAXPACKETSIZE59, MAXPACKETSIZE60, MAXPACKETSIZE61, MAXPACKETSIZE62, MAXPACKETSIZE63, MAXPACKETSIZE64, MAXPACKETSIZE65, MAXPACKETSIZE66, MAXPACKETSIZE67, MAXPACKETSIZE68, MAXPACKETSIZE69, MAXPACKETSIZE70, MAXPACKETSIZE71, MAXPACKETSIZE72, MAXPACKETSIZE73, MAXPACKETSIZE74, MAXPACKETSIZE75, MAXPACKETSIZE76, MAXPACKETSIZE77, MAXPACKETSIZE78, MAXPACKETSIZE79, MAXPACKETSIZE80, MAXPACKETSIZE81, MAXPACKETSIZE82, MAXPACKETSIZE83, MAXPACKETSIZE84, MAXPACKETSIZE85, MAXPACKETSIZE86, MAXPACKETSIZE87, MAXPACKETSIZE88, MAXPACKETSIZE89, MAXPACKETSIZE90, MAXPACKETSIZE91, MAXPACKETSIZE92, MAXPACKETSIZE93, MAXPACKETSIZE94, MAXPACKETSIZE95, MAXPACKET","MAXPACKETSIZE, MAXPACKETSIZE0, MAXPACKETSIZE1, MAXPACKETSIZE2, MAXPACKETSIZE3, MAXPACKETSIZE4, MAXPACKETSIZE5, MAXPACKETSIZE6, MAXPACKETSIZE7, MAXPACKETSIZE8, MAXPACKETSIZE9, MAXPACKETSIZE10, MAXPACKETSIZE11, MAXPACKETSIZE12, MAXPACKETSIZE13, MAXPACKETSIZE14, MAXPACKETSIZE15, MAXPACKETSIZE16, MAXPACKETSIZE17, MAXPACKETSIZE18, MAXPACKETSIZE19, MAXPACKETSIZE20, MAXPACKETSIZE21, MAXPACKETSIZE22, MAXPACKETSIZE23, MAXPACKETSIZE24, MAXPACKETSIZE25, MAXPACKETSIZE26, MAXPACKETSIZE27, MAXPACKETSIZE28, MAXPACKETSIZE29, MAXPACKETSIZE30, MAXPACKETSIZE31, MAXPACKETSIZE32, MAXPACKETSIZE33, MAXPACKETSIZE34, MAXPACKETSIZE35, MAXPACKETSIZE36, MAXPACKETSIZE37, MAXPACKETSIZE38, MAXPACKETSIZE39, MAXPACKETSIZE40, MAXPACKETSIZE41, MAXPACKETSIZE42, MAXPACKETSIZE43, MAXPACKETSIZE44, MAXPACKETSIZE45, MAXPACKETSIZE46, MAXPACKETSIZE47, MAXPACKETSIZE48, MAXPACKETSIZE49, MAXPACKETSIZE50, MAXPACKETSIZE51, MAXPACKETSIZE52, MAXPACKETSIZE53, MAXPACKETSIZE54, MAXPACKETSIZE55, MAXPACKETSIZE56, MAXPACKETSIZE57, MAXPACKETSIZE58, MAXPACKETSIZE59, MAXPACKETSIZE60, MAXPACKETSIZE61, MAXPACKETSIZE62, MAXPACKETSIZE63, MAXPACKETSIZE64, MAXPACKETSIZE65, MAXPACKETSIZE66, MAXPACKETSIZE67, MAXPACKETSIZE68, MAXPACKETSIZE69, MAXPACKETSIZE70, MAXPACKETSIZE71, MAXPACKETSIZE72, MAXPACKETSIZE73, MAXPACKETSIZE74, MAXPACKETSIZE75, MAXPACKETSIZE76, MAXPACKETSIZE77, MAXPACKETSIZE78, MAXPACKETSIZE79, MAXPACKETSIZE80, MAXPACKETSIZE81, MAXPACKETSIZE82, MAXPACKETSIZE83, MAXPACKETSIZE84, MAXPACKETSIZE85, MAXPACKETSIZE86, MAXPACKETSIZE87, MAXPACKETSIZE88, MAXPACKETSIZE89, MAXPACKETSIZE90, MAXPACKETSIZE91, MAXPACKETSIZE92, MAXPACKETSIZE93, MAXPACKETSIZE94, MAXPACKETSIZE95, MAXPACKET","MAXPACKETSIZE, MAXPACKETSIZE0, MAXPACKETSIZE1, MAXPACKETSIZE2, MAXPACKETSIZE3, MAXPACKETSIZE4, MAXPACKETSIZE5, MAXPACKETSIZE6, MAXPACKETSIZE7, MAXPACKETSIZE8, MAXPACKETSIZE9, MAXPACKETSIZE10, MAXPACKETSIZE11, MAXPACKETSIZE12, MAXPACKETSIZE13, MAXPACKETSIZE14, MAXPACKETSIZE15, MAXPACKETSIZE16, MAXPACKETSIZE17, MAXPACKETSIZE18, MAXPACKETSIZE19, MAXPACKETSIZE20, MAXPACKETSIZE21, MAXPACKETSIZE22, MAXPACKETSIZE23, MAXPACKETSIZE24, MAXPACKETSIZE25, MAXPACKETSIZE26, MAXPACKETSIZE27, MAXPACKETSIZE28, MAXPACKETSIZE29, MAXPACKETSIZE30, MAXPACKETSIZE31, MAXPACKETSIZE32, MAXPACKETSIZE33, MAXPACKETSIZE34, MAXPACKETSIZE35, MAXPACKETSIZE36, MAXPACKETSIZE37, MAXPACKETSIZE38, MAXPACKETSIZE39, MAXPACKETSIZE40, MAXPACKETSIZE41, MAXPACKETSIZE42, MAXPACKETSIZE43, MAXPACKETSIZE44, MAXPACKETSIZE45, MAXPACKETSIZE46, MAXPACKETSIZE47, MAXPACKETSIZE48, MAXPACKETSIZE49, MAXPACKETSIZE50, MAXPACKETSIZE51, MAXPACKETSIZE52, MAXPACKETSIZE53, MAXPACKETSIZE54, MAXPACKETSIZE55, MAXPACKETSIZE56, MAXPACKETSIZE57, MAXPACKETSIZE58, MAXPACKETSIZE59, MAXPACKETSIZE60, MAXPACKETSIZE61, MAXPACKETSIZE62, MAXPACKETSIZE63, MAXPACKETSIZE64, MAXPACKETSIZE65, MAXPACKETSIZE66, MAXPACKETSIZE67, MAXPACKETSIZE68, MAXPACKETSIZE69, MAXPACKETSIZE70, MAXPACKETSIZE71, MAXPACKETSIZE72, MAXPACKETSIZE73, MAXPACKETSIZE74, MAXPACKETSIZE75, MAXPACKETSIZE76, MAXPACKETSIZE77, MAXPACKETSIZE78, MAXPACKETSIZE79, MAXPACKETSIZE80, MAXPACKETSIZE81, MAXPACKETSIZE82, MAXPACKETSIZE83, MAXPACKETSIZE84, MAXPACKETSIZE85, MAXPACKETSIZE86, MAXPACKETSIZE87, MAXPACKETSIZE88, MAXPACKETSIZE89, MAXPACKETSIZE90, MAXPACKETSIZE91, MAXPACKETSIZE92, MAXPACKETSIZE93, MAXPACKETSIZE94, MAXPACKETSIZE95, MAXPACKET","MAXPACKETSIZE, MAXPACKETSIZE0, MAXPACKETSIZE1, MAXPACKETSIZE2, MAXPACKETSIZE3, MAXPACKETSIZE4, MAXPACKETSIZE5, MAXPACKETSIZE6, MAXPACKETSIZE7, MAXPACKETSIZE8, MAXPACKETSIZE9, MAXPACKETSIZE10, MAXPACKETSIZE11, MAXPACKETSIZE12, MAXPACKETSIZE13, MAXPACKETSIZE14, MAXPACKETSIZE15, MAXPACKETSIZE16, MAXPACKETSIZE17, MAXPACKETSIZE18, MAXPACKETSIZE19, MAXPACKETSIZE20, MAXPACKETSIZE21, MAXPACKETSIZE22, MAXPACKETSIZE23, MAXPACKETSIZE24, MAXPACKETSIZE25, MAXPACKETSIZE26, MAXPACKETSIZE27, MAXPACKETSIZE28, MAXPACKETSIZE29, MAXPACKETSIZE30, MAXPACKETSIZE31, MAXPACKETSIZE32, MAXPACKETSIZE33, MAXPACKETSIZE34, MAXPACKETSIZE35, MAXPACKETSIZE36, MAXPACKETSIZE37, MAXPACKETSIZE38, MAXPACKETSIZE39, MAXPACKETSIZE40, MAXPACKETSIZE41, MAXPACKETSIZE42, MAXPACKETSIZE43, MAXPACKETSIZE44, MAXPACKETSIZE45, MAXPACKETSIZE46, MAXPACKETSIZE47, MAXPACKETSIZE48, MAXPACKETSIZE49, MAXPACKETSIZE50, MAXPACKETSIZE51, MAXPACKETSIZE52, MAXPACKETSIZE53, MAXPACKETSIZE54, MAXPACKETSIZE55, MAXPACKETSIZE56, MAXPACKETSIZE57, MAXPACKETSIZE58, MAXPACKETSIZE59, MAXPACKETSIZE60, MAXPACKETSIZE61, MAXPACKETSIZE62, MAXPACKETSIZE63, MAXPACKETSIZE64, MAXPACKETSIZE65, MAXPACKETSIZE66, MAXPACKETSIZE67, MAXPACKETSIZE68, MAXPACKETSIZE69, MAXPACKETSIZE70, MAXPACKETSIZE71, MAXPACKETSIZE72, MAXPACKETSIZE73, MAXPACKETSIZE74, MAXPACKETSIZE75, MAXPACKETSIZE76, MAXPACKETSIZE77, MAXPACKETSIZE78, MAXPACKETSIZE79, MAXPACKETSIZE80, MAXPACKETSIZE81, MAXPACKETSIZE82, MAXPACKETSIZE83, MAXPACKETSIZE84, MAXPACKETSIZE85, MAXPACKETSIZE86, MAXPACKETSIZE87, MAXPACKETSIZE88, MAXPACKETSIZE89, MAXPACKETSIZE90, MAXPACKETSIZE91, MAXPACKETSIZE92, MAXPACKETSIZE93, MAXPACKETSIZE94, MAXPACKETSIZE95, MAXPACKET",0.6677886,0.6677886,0.6677886,0.6677886
nRF52810,What is the description of TASKS_CAPTURE field from TASKS_CAPTURE[4] register from TIMER1 peripheral for nrf52810 microcontroller?,Capture Timer value to CC[n] register,Capture Timer value to CC[4] register,Capture Timer value to CC[4] register,Capture Timer value to CC[4] register,Capture Timer value to CC[4] register,0.95604616,0.95604616,0.95604616,0.95604616
nRF52810,What is the description of INPUT field from PIN_CNF[5] register from P0 peripheral for nrf52810 microcontroller?,Connect or disconnect input buffer,Input Configuration of GPIO pins.,Input Configuration of GPIO pins.,Input Configuration of GPIO pins.,Input Configuration of GPIO pins.,0.36742112,0.36742112,0.36742112,0.36742112
nRF52810,List all the fields of TASKS_START register from WDT peripheral for nrf52810 microcontroller.,TASKS_START,"CC0PEN, CC1PEN, CC2PEN, CC3PEN, CC4PEN, CC5PEN, TSTART, TSTOP, TCLEAR, TSHUTDOWN, TRSTART, TRSTOP, TRDBG, TAP, TAPDBG, TAPRUN, TAPSTOP, TAPSTOPRUN, TAPSTOPDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAP","TASKS_START, TASKS_STOP, TASKS_CLEAR, TASKS_RUN, TASKS_RUNP, TASKS_RUNPCH, TASKS_RUNPCHP, TASKS_RUNPCHPCH, TASKS_RUNPCHPCHP, TASKS_RUNPCHPCHPCH, TASKS_RUNPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP","CC0PEN, CC1PEN, CC2PEN, CC3PEN, CC4PEN, CC5PEN, TSTART, TSTOP, TCLEAR, TSHUTDOWN, TRSTART, TRSTOP, TRDBG, TAP, TAPDBG, TAPRUN, TAPSTOP, TAPSTOPRUN, TAPSTOPDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAPSTOPRUNDBG, TAP","TASKS_START, TASKS_STOP, TASKS_CLEAR, TASKS_RUN, TASKS_RUNP, TASKS_RUNPCH, TASKS_RUNPCHP, TASKS_RUNPCHPCH, TASKS_RUNPCHPCHP, TASKS_RUNPCHPCHPCH, TASKS_RUNPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCH, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP, TASKS_RUNPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHPCHP",0.07852204,0.07852204,0.49393955,0.49393955
nRF52810,What is the size of EVENTS_COMPARE[3] register from RTC0 peripheral for nrf52810 microcontroller?,None,0x4,0x4,0x4,0x4,0.37645102,0.37645102,0.37645102,0.37645102
nRF52810,List all the fields of EVENTS_IN[7] register from GPIOTE peripheral for nrf52810 microcontroller.,EVENTS_IN,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",313029282726252423222120191817161514131211109876543210,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",313029282726252423222120191817161514131211109876543210,0.14484236,0.14484236,0.20515744,0.20515744
nRF52810,What is the description of NRFHW[3] register from UICR peripheral for nrf52810 microcontroller?,Description collection: Reserved for Nordic hardware design,NORDIC' ssmconnucvol,NFC hardware configuration.,NORDIC' ssmconnucvol,NFC hardware configuration.,0.3834467,0.3834467,0.2679605,0.2679605
nRF52810,What is the description of EVTEN register from RTC0 peripheral for nrf52810 microcontroller?,Enable or disable event routing,0x00000000 APPROVECTRL APPROVECTRL control BPROT Block protect CLOCK Clock control POWER Power control P0 General purpose input and output RADIO 2.4 GHz radio UART0 Universal asynchronous receiver/transmitter Deprecated UARTE0 Universal asynchronous receiver/transmitter with EasyDMA TWI0 Two-wire interface master Deprecated TWIM0 Two-wire interface master TWIS0 Two-wire interface slave SPI0 SPI master Deprecated SPIM0 SPI master SPIS0 SPI slave GPIOTE GPIO tasks and events SAADC Analog-to-digital converter TIMER0 Timer 0 TIMER1 Timer 1 TIMER2 Timer 2 RTC0 Real-time counter 0 TEMP Temperature sensor RNG Random number generator ECB AES Electronic Codebook (ECB) mode block encryption AAR Accelerated address resolver CCM AES CCM mode encryption WDT Watchdog timer,0x4000C000 EVTEN EVENT ENABLE,0x00000000 APPROVECTRL APPROVECTRL control BPROT Block protect CLOCK Clock control POWER Power control P0 General purpose input and output RADIO 2.4 GHz radio UART0 Universal asynchronous receiver/transmitter Deprecated UARTE0 Universal asynchronous receiver/transmitter with EasyDMA TWI0 Two-wire interface master Deprecated TWIM0 Two-wire interface master TWIS0 Two-wire interface slave SPI0 SPI master Deprecated SPIM0 SPI master SPIS0 SPI slave GPIOTE GPIO tasks and events SAADC Analog-to-digital converter TIMER0 Timer 0 TIMER1 Timer 1 TIMER2 Timer 2 RTC0 Real-time counter 0 TEMP Temperature sensor RNG Random number generator ECB AES Electronic Codebook (ECB) mode block encryption AAR Accelerated address resolver CCM AES CCM mode encryption WDT Watchdog timer,0x4000C000 EVTEN EVENT ENABLE,0.10967633,0.10967633,0.41416436,0.41416436
nRF52810,What is the bit_width of PIN29 field from DIRCLR register from P0 peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the description of TASKS_OUT[2] register from GPIOTE peripheral for nrf52810 microcontroller?,Description collection: Task for writing to pin specified in CONFIG[n].PSEL. Action on pin is configured in CONFIG[n].POLARITY.,OUT[2] GPIOTE Output Tasks and Events Configuration Register.,OUT task for GPIOTE channel 2. Write the value of the OUT register to the pin. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is,OUT[2] GPIOTE Output Tasks and Events Configuration Register.,OUT task for GPIOTE channel 2. Write the value of the OUT register to the pin. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is triggered. The value of the OUT register is written to the pin on the next clock cycle after the task is,0.46519548,0.46519548,0.3855543,0.3855543
nRF52810,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[11] register from EGU0 peripheral for nrf52810 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 11 for triggering the corresponding TRIGGER[11] event,Trigger 11 for tnggering the corresponding TRIGGER[11] event,Trigger 11 for triggering the corresponding TRIGGER[11] event,Trigger 11 for tnggering the corresponding TRIGGER[11] event,0.7562312,0.7562312,0.6926584,0.6926584
nRF52810,What is the description of DERCEN field from CONFIG register from RNG peripheral for nrf52810 microcontroller?,Bias correction,DMA request enable. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,DMA request enable. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,DMA request enable. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,DMA request enable. 0x00000000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,0.009483576,0.009483576,0.009483576,0.009483576
nRF52810,List all the fields of EVENTS_ERROR register from CCM peripheral for nrf52810 microcontroller.,EVENTS_ERROR,"EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRC","RXDATAREADY, TXDATAREADY, RXDREADY, TXDREADY, RXDATA, TXDATA, RXDATALEN, TXDATALEN, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDAT","EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRCERROR, EVENTS_ENDCRYPT, EVENTS_ERROR, EVENTS_CRC","RXDATAREADY, TXDATAREADY, RXDREADY, TXDREADY, RXDATA, TXDATA, RXDATALEN, TXDATALEN, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDATACNT, TXDATACNT, RXDAT",0.3074994,0.3074994,-0.06802965,-0.06802965
nRF52810,What is the bit_offset of PULL field from PIN_CNF[24] register from P0 peripheral for nrf52810 microcontroller?,2,28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PULL Field from PIN_CNF[24] register from P0 peripheral for nrf52810 microcontroller.,28,28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PULL Field from PIN_CNF[24] register from P0 peripheral for nrf52810 microcontroller.,28,0.21804631,0.21804631,0.55663043,0.55663043
nRF52810,What is the description of PIN30 field from IN register from P0 peripheral for nrf52810 microcontroller?,Pin 30,PIN_CNF[30] oms Configuration ofGPIO pins,"PIN30 Input Pin State, Read Only, 16 bits, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000",PIN_CNF[30] oms Configuration ofGPIO pins,"PIN30 Input Pin State, Read Only, 16 bits, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000",0.41759333,0.41759333,0.50796634,0.50796634
nRF52810,What is the address_offset of TASKS_STOP register from AAR peripheral for nrf52810 microcontroller?,0x8,0x008,0x008,0x008,0x008,0.9315958,0.9315958,0.9315958,0.9315958
nRF52810,What is the description of COMPARE0 field from INTENSET register from RTC1 peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event COMPARE[0],Compare event on CC[0] match,Compare event on CC[0] match,Compare event on CC[0] match,Compare event on CC[0] match,0.55529857,0.55529857,0.55529857,0.55529857
nRF52810,List all the fields of INTENSET register from AAR peripheral for nrf52810 microcontroller.,"END, RESOLVED, NOTRESOLVED","EVTOACT, EVTTOACT, EVTTOACTPEND, EVTTOACTPENDPEND, EVTTOACTPENDPENDPEND, EVTTOACTPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPEND","RESPONSE, RESPONSEPTR, RESPONSEMAXLEN, RESPONSEMAXLENPTR, RESPONSEMAXLENMAX, RESPONSEMAXLENMAXPTR, RESPONSEMAXLENMAXMAX, RESPONSEMAXLENMAXMAXPTR, RESPONSEMAXLENMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAX","EVTOACT, EVTTOACT, EVTTOACTPEND, EVTTOACTPENDPEND, EVTTOACTPENDPENDPEND, EVTTOACTPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPENDPEND, EVTTOACTPENDPENDPENDPENDPENDPENDPENDPENDPEND","RESPONSE, RESPONSEPTR, RESPONSEMAXLEN, RESPONSEMAXLENPTR, RESPONSEMAXLENMAX, RESPONSEMAXLENMAXPTR, RESPONSEMAXLENMAXMAX, RESPONSEMAXLENMAXMAXPTR, RESPONSEMAXLENMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXPTR, RESPONSEMAXLENMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAXMAX, RESPONSEMAXLENMAXMAXMAXMAXMAX",0.12959449,0.12959449,0.15688568,0.15688568
nRF52810,What is the bit_width of RR3 field from RREN register from WDT peripheral for nrf52810 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52810,What is the description of INPUT field from PIN_CNF[15] register from P0 peripheral for nrf52810 microcontroller?,Connect or disconnect input buffer,Input Configuration of GPIO pins.,Input buffer configuration of GPIO pins.,Input Configuration of GPIO pins.,Input buffer configuration of GPIO pins.,0.36742112,0.36742112,0.5422226,0.5422226
nRF52810,What is the bit_offset of PIN field from PSELRESET[0] register from UICR peripheral for nrf52810 microcontroller?,0,0x508,0,0x508,0,0.5746329,0.5746329,1.0000001,1.0000001
nRF52810,What is the size of TASKS_CLEAR register from RTC1 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the description of EVENTS_NOTRESOLVED field from EVENTS_NOTRESOLVED register from AAR peripheral for nrf52810 microcontroller?,Address not resolved,Address not resolved,Address not resolved,Address not resolved,Address not resolved,0.99999976,0.99999976,0.99999976,0.99999976
nRF52810,What is the description of DONE field from INTENCLR register from SAADC peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event DONE,Done interrupt Done event from SAADC peripheral.,Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable,Done interrupt Done event from SAADC peripheral.,Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable Done interrupt Disable,0.46737313,0.46737313,0.31700864,0.31700864
nRF52810,What is the bit_offset of PIN11 field from OUTCLR register from P0 peripheral for nrf52810 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the description of EVENTS_RXDRDY register from UART0 peripheral for nrf52810 microcontroller?,Data received in RXD,Data received in RXD,Data received in RXD,Data received in RXD,Data received in RXD,1.0000001,1.0000001,1.0000001,1.0000001
nRF52810,What is the bit_offset of NRFHW field from NRFHW[5] register from UICR peripheral for nrf52810 microcontroller?,0,0x050,0x050,0x050,0x050,0.53472865,0.53472865,0.53472865,0.53472865
nRF52810,What is the bit_width of S0LEN field from PCNF0 register from RADIO peripheral for nrf52810 microcontroller?,1,8,8,8,8,0.605199,0.605199,0.605199,0.605199
nRF52810,What is the description of CH13 field from CHEN register from PPI peripheral for nrf52810 microcontroller?,Enable or disable channel 13,Enable Channel 13 PPI Channel Enable Field Description A RW Channel 13 Enable Field Value Disable 0 Disable 1 Enable,PPI Channel 13 Enable. Write 1 to enable channel. Write 0 to disable channel. Reload of COUNT register causes COUNT to be transferred from TOP to COUNT. Reload of STOP register causes STOP to be transferred from TOP to STOP. Reload of STRIDE register causes STRIDE to be transferred from TOP to STRIDE. Reload of STRIDEBUF register causes STRIDEBUF to be transferred from TOP to STRIDEBUF. Reload of SWIFTRIGCTRL register causes SWTRIG to be transferred from TOP to SWTRIGCTRL. Reload of EVTSEL register causes EVT to be transferred from TOP to EVT. Reload of PRESCALER register causes PRESCALER to be transferred from TOP to PRESCALER. Reload of DECODER register causes DECODER to be transferred from TOP to DECODER. Reload of CHEN register causes CHEN to be transferred from TOP to CHEN. Reload of CHENBUF register causes CHENBUF to be transferred from TOP to CHENBUF. Reload of STOP register causes STOP to be transferred from TOP to STOP. Reload of STRIDE register causes STRIDE to be transferred from TOP to STRIDE. Reload of STRIDEBUF register causes STRIDEBUF to be transferred from TOP to STRIDEBUF. Reload of SWTRIGCTRL register causes SWTRIG to be transferred from TOP to SWTRIGCTRL. Reload of EVTSEL register causes EVT to be transferred from TOP to EVT. Reload of PRESCALER register causes PRESCALER to be transferred from TOP to PRESCALER. Reload of DECODER register causes DECODER to be transferred from TOP to DECODER. Reload of CHEN register causes CHEN to be transferred from TOP to CHEN. Reload of CHENBUF register causes CHENBUF to be transferred from TOP to CHENBUF. Reload of STOP register causes STOP to be transferred from TOP to STOP. Reload of STRIDE register causes STRIDE to be transferred from TOP to STRIDE. Reload of STRIDEBUF register causes STRIDEBUF to be transferred from TOP to STRIDEBUF. Reload of SWTRIGCTRL register causes SWTRIG to be transferred from TOP to SWTRIGCTRL. Reload of EVTSEL register causes EVT to be transferred from TOP to EVT. Reload of PRESCALER register causes PRESCALER to be transferred from TOP to PRESCALER. Reload of DECODER register causes DECODER to be transferred from TOP to DECODER. Reload of CHEN register causes CHEN to be transferred from TOP to CHEN. Reload of CHENBUF register causes CHENBUF to be transferred from TOP to CHENBUF. Reload of STOP register causes STOP to be transferred from TOP to STOP. Reload of STRIDE register causes STRIDE to be transferred from TOP to STRIDE. Reload of STRIDEBUF register causes STRIDEBUF to be transferred from TOP to STRIDEBUF. Reload of SWTRIGCTRL register causes SWTR,Enable Channel 13 PPI Channel Enable Field Description A RW Channel 13 Enable Field Value Disable 0 Disable 1 Enable,PPI Channel 13 Enable. Write 1 to enable channel. Write 0 to disable channel. Reload of COUNT register causes COUNT to be transferred from TOP to COUNT. Reload of STOP register causes STOP to be transferred from TOP to STOP. Reload of STRIDE register causes STRIDE to be transferred from TOP to STRIDE. Reload of STRIDEBUF register causes STRIDEBUF to be transferred from TOP to STRIDEBUF. Reload of SWIFTRIGCTRL register causes SWTRIG to be transferred from TOP to SWTRIGCTRL. Reload of EVTSEL register causes EVT to be transferred from TOP to EVT. Reload of PRESCALER register causes PRESCALER to be transferred from TOP to PRESCALER. Reload of DECODER register causes DECODER to be transferred from TOP to DECODER. Reload of CHEN register causes CHEN to be transferred from TOP to CHEN. Reload of CHENBUF register causes CHENBUF to be transferred from TOP to CHENBUF. Reload of STOP register causes STOP to be transferred from TOP to STOP. Reload of STRIDE register causes STRIDE to be transferred from TOP to STRIDE. Reload of STRIDEBUF register causes STRIDEBUF to be transferred from TOP to STRIDEBUF. Reload of SWTRIGCTRL register causes SWTRIG to be transferred from TOP to SWTRIGCTRL. Reload of EVTSEL register causes EVT to be transferred from TOP to EVT. Reload of PRESCALER register causes PRESCALER to be transferred from TOP to PRESCALER. Reload of DECODER register causes DECODER to be transferred from TOP to DECODER. Reload of CHEN register causes CHEN to be transferred from TOP to CHEN. Reload of CHENBUF register causes CHENBUF to be transferred from TOP to CHENBUF. Reload of STOP register causes STOP to be transferred from TOP to STOP. Reload of STRIDE register causes STRIDE to be transferred from TOP to STRIDE. Reload of STRIDEBUF register causes STRIDEBUF to be transferred from TOP to STRIDEBUF. Reload of SWTRIGCTRL register causes SWTRIG to be transferred from TOP to SWTRIGCTRL. Reload of EVTSEL register causes EVT to be transferred from TOP to EVT. Reload of PRESCALER register causes PRESCALER to be transferred from TOP to PRESCALER. Reload of DECODER register causes DECODER to be transferred from TOP to DECODER. Reload of CHEN register causes CHEN to be transferred from TOP to CHEN. Reload of CHENBUF register causes CHENBUF to be transferred from TOP to CHENBUF. Reload of STOP register causes STOP to be transferred from TOP to STOP. Reload of STRIDE register causes STRIDE to be transferred from TOP to STRIDE. Reload of STRIDEBUF register causes STRIDEBUF to be transferred from TOP to STRIDEBUF. Reload of SWTRIGCTRL register causes SWTR,0.7333675,0.7333675,0.28565812,0.28565812
nRF52810,What is the address_offset of CUSTOMER[3] register from UICR peripheral for nrf52810 microcontroller?,0x8c,0x14c,0x104 + (n × 0x4),0x14c,0x104 + (n × 0x4),0.81740546,0.81740546,0.4429253,0.4429253
nRF52810,What is the bit_width of COMPARE3 field from INTENCLR register from TIMER2 peripheral for nrf52810 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52810,What is the bit_offset of COMPARE1 field from EVTENSET register from RTC1 peripheral for nrf52810 microcontroller?,17,0x00000002,12,0x00000002,12,0.09901109,0.09901109,0.7351409,0.7351409
nRF52810,What is the description of UP field from INTENSET register from COMP peripheral for nrf52810 microcontroller?,Write '1' to enable interrupt for event UP,Upward crossing Upward crossing Downward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,Upward crossing Enable or disable interrupt Enable or disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,Upward crossing Upward crossing Downward crossing Shortcuts between local events and tasks Enable or disable interrupt Enable interrupt Disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,Upward crossing Enable or disable interrupt Enable or disable interrupt Compare result COMP enable Pin select Reference source select for single-ended mode External reference select Threshold configuration for hysteresis unit Mode configuration,0.37048906,0.37048906,0.32777935,0.32777935
nRF52810,What is the bit_width of BALEN field from PCNF1 register from RADIO peripheral for nrf52810 microcontroller?,3,8,8,8,8,0.67022645,0.67022645,0.67022645,0.67022645
nRF52810,What is the bit_offset of PULL field from PIN_CNF[18] register from P0 peripheral for nrf52810 microcontroller?,2,28,12,28,12,0.55663043,0.55663043,0.6423191,0.6423191
nRF52810,What is the description of SHORTS register from RADIO peripheral for nrf52810 microcontroller?,Shortcuts between local events and tasks,Context: 4430_161 v1.4,PPI Configuration Registers,Context: 4430_161 v1.4,PPI Configuration Registers,0.016291456,0.016291456,0.056946445,0.056946445
nRF52810,What is the size of EVENTS_COMPARE[3] register from RTC1 peripheral for nrf52810 microcontroller?,None,0x4,0x4,0x4,0x4,0.37645102,0.37645102,0.37645102,0.37645102
nRF52810,What is the description of TASKS_TRIGGER field from TASKS_TRIGGER[14] register from EGU1 peripheral for nrf52810 microcontroller?,Trigger n for triggering the corresponding TRIGGERED[n] event,Trigger 14 for triggering the corresponding TR\GGERED[14] event,Trigger 14 for triggering the corresponding TR\GGERED[14] event,Trigger 14 for triggering the corresponding TR\GGERED[14] event,Trigger 14 for triggering the corresponding TR\GGERED[14] event,0.6009934,0.6009934,0.6009934,0.6009934
nRF52810,What is the bit_width of CC field from CC[3] register from TIMER0 peripheral for nrf52810 microcontroller?,32,24,24,24,24,0.7356373,0.7356373,0.7356373,0.7356373
nRF52810,What is the description of SUSPENDED field from INTENCLR register from TWIM0 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event SUSPENDED,Suspend TWI transaction,Suspend TWI transaction,Suspend TWI transaction,Suspend TWI transaction,0.37119645,0.37119645,0.37119645,0.37119645
nRF52810,What is the description of SENSE field from PIN_CNF[1] register from P0 peripheral for nrf52810 microcontroller?,Pin sensing mechanism,SENSE Configuration of GPIO pins,Sense Configuration of GPIO pins,SENSE Configuration of GPIO pins,Sense Configuration of GPIO pins,0.48234713,0.48234713,0.48234713,0.48234713
nRF52810,What is the bit_width of LOAD field from DECODER register from PWM0 peripheral for nrf52810 microcontroller?,2,16,1,16,1,0.5123863,0.5123863,0.80541563,0.80541563
nRF52810,What is the bit_offset of TRIGGERED15 field from INTEN register from EGU0 peripheral for nrf52810 microcontroller?,15,25,15,25,15,0.73797274,0.73797274,0.9999998,0.9999998
nRF52810,What is the bit_width of PIN22 field from OUTCLR register from P0 peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the bit_width of IN6 field from INTENCLR register from GPIOTE peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_width of WRITE_SUSPEND field from SHORTS register from TWIS0 peripheral for nrf52810 microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
nRF52810,What is the bit_width of CH28 field from CHEN register from PPI peripheral for nrf52810 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
nRF52810,What is the bit_offset of DRIVE field from PIN_CNF[8] register from P0 peripheral for nrf52810 microcontroller?,8,28,20,28,20,0.6536318,0.6536318,0.6506514,0.6506514
nRF52810,What is the bit_width of COMPARE3 field from INTENSET register from RTC1 peripheral for nrf52810 microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
nRF52810,What is the address_offset of INTENSET register from CLOCK peripheral for nrf52810 microcontroller?,0x304,0x304,0x304,0x304,0x304,0.99999994,0.99999994,0.99999994,0.99999994
nRF52810,What is the size of CC[3] register from RTC1 peripheral for nrf52810 microcontroller?,None,0x4000C000,32,0x4000C000,32,0.20968787,0.20968787,0.43902802,0.43902802
nRF52810,What is the address_offset of TASKS_CAPTURE[5] register from TIMER0 peripheral for nrf52810 microcontroller?,0x54,0x554,0x554,0x554,0x554,0.7761899,0.7761899,0.7761899,0.7761899
nRF52810,What is the size of EVENTS_TRIGGERED[5] register from EGU1 peripheral for nrf52810 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
nRF52810,What is the bit_width of CH13 field from CHG[5] register from PPI peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the bit_offset of SENSE field from PIN_CNF[1] register from P0 peripheral for nrf52810 microcontroller?,16,22,1,22,1,0.70048255,0.70048255,0.4854614,0.4854614
nRF52810,What is the size of INTENCLR register from TWI0 peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,List all the registers of PDM peripheral for nrf52810 microcontroller.,"TASKS_START, TASKS_STOP, EVENTS_STARTED, EVENTS_STOPPED, EVENTS_END, INTEN, INTENSET, INTENCLR, ENABLE, PDMCLKCTRL, MODE, GAINL, GAINR","PDMCTRL, INTENSET, INTENCLR, STATUS, NEXT, DATA, DATAEXP, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEX","CTRL, INTENSET, INTENCLR, STATUS, RATE, SAMPLE, PSEL, PTR, MAXCNT, ACCEL, THRESHOLD, AUXPTR, STARTEP, STOPEP, LOOPEP, LOOPCNT, LOOPSAMPLE, LOOPTHRESHOLD, LOOPPSEL, LOOPPTR, LOOPMAXCNT, LOOPRATE, LOOPRATECNT, LOOPRATEINT, LOOPRATEREV, LOOPRATESTART, LOOPRATESTOP, LOOPRATELOOP, LOOPRATELOOPCNT, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELO","PDMCTRL, INTENSET, INTENCLR, STATUS, NEXT, DATA, DATAEXP, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEXP, DATA, DATAEX","CTRL, INTENSET, INTENCLR, STATUS, RATE, SAMPLE, PSEL, PTR, MAXCNT, ACCEL, THRESHOLD, AUXPTR, STARTEP, STOPEP, LOOPEP, LOOPCNT, LOOPSAMPLE, LOOPTHRESHOLD, LOOPPSEL, LOOPPTR, LOOPMAXCNT, LOOPRATE, LOOPRATECNT, LOOPRATEINT, LOOPRATEREV, LOOPRATESTART, LOOPRATESTOP, LOOPRATELOOP, LOOPRATELOOPCNT, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELOOPPTR, LOOPRATELOOPMAXCNT, LOOPRATELOOPRATE, LOOPRATELOOPTHRESHOLD, LOOPRATELOOPPSEL, LOOPRATELO",0.4937698,0.4937698,0.5662137,0.5662137
nRF52810,What is the description of EVENTS_COMPARE[0] register from TIMER2 peripheral for nrf52810 microcontroller?,Description collection: Compare event on CC[n] match,CC0 Compare Event Configuration.,"CC0 Compare Event Active Level, Accessible Only From Thread Mode, Requires PRSEN Field From CC_CTRL Register, Requires LENGTH Field From CC_CTRL Register, Requires STRETCH Field From CC_CTRL Register, Requires OUTINIT Field From CC_CTRL Register, Requires SEL Field From CC_CTRL Register, Requires PRSCONF Field From CC_CTRL Register, Requires COMP0 Field From CC_CTRL Register, Requires COMP1 Field From CC_CTRL Register, Requires COMP2 Field From CC_CTRL Register, Requires COMP3 Field From CC_CTRL Register, Requires EDGE Field From CC_CTRL Register, Requires THRES Field From CC_CTRL Register, Requires MODE Field From CC_CTRL Register, Requires OUT Initial Value Field From CC_CTRL Register, Requires OUT Final Value Field From CC_CTRL Register, Requires OUTSTRB Field From CC_CTRL Register, Requires OUTSTRREV Field From CC_CTRL Register, Requires OUTSTRRVL Field From CC_CTRL Register, Requires OUTSTRRVH Field From CC_CTRL Register, Requires OUTSTRRVZ Field From CC_CTRL Register, Requires OUT0 Field From CC_CTRL Register, Requires OUT1 Field From CC_CTRL Register, Requires OUT2 Field From CC_CTRL Register, Requires OUT3 Field From CC_CTRL Register, Requires OUT4 Field From CC_CTRL Register, Requires OUT5 Field From CC_CTRL Register, Requires OUT6 Field From CC_CTRL Register, Requires OUT7 Field From CC_CTRL Register, Requires OUT8 Field From CC_CTRL Register, Requires OUT9 Field From CC_CTRL Register, Requires OUT10 Field From CC_CTRL Register, Requires OUT11 Field From CC_CTRL Register, Requires OUT12 Field From CC_CTRL Register, Requires OUT13 Field From CC_CTRL Register, Requires OUT14 Field From CC_CTRL Register, Requires OUT15 Field From CC_CTRL Register, Requires PRSCONF Field From CC_CTRL Register, Requires COMP0 Field From CC_CTRL Register, Requires COMP1 Field From CC_CTRL Register, Requires COMP2 Field From CC_CTRL Register, Requires COMP3 Field From CC_CTRL Register, Requires EDGE Field From CC_CTRL Register, Requires THRES Field From CC_CTRL Register, Requires MODE Field From CC_CTRL Register, Requires OUTINIT Field From CC_CTRL Register, Requires OUTFINAL Value Field From CC_CTRL Register, Requires OUTSTRB Field From CC_CTRL Register, Requires OUTSTRREV Field From CC_CTRL Register, Requires OUTSTRRVL Field From CC_CTRL Register, Requires OUTSTRRVH Field From CC_CTRL Register, Requires OUTSTRRVZ Field From CC_CTRL Register, Requires OUT0 Field From CC_CTRL Register, Requires OUT1 Field From CC_CTRL Register, Requires OUT2 Field From CC_CTRL Register",CC0 Compare Event Configuration.,"CC0 Compare Event Active Level, Accessible Only From Thread Mode, Requires PRSEN Field From CC_CTRL Register, Requires LENGTH Field From CC_CTRL Register, Requires STRETCH Field From CC_CTRL Register, Requires OUTINIT Field From CC_CTRL Register, Requires SEL Field From CC_CTRL Register, Requires PRSCONF Field From CC_CTRL Register, Requires COMP0 Field From CC_CTRL Register, Requires COMP1 Field From CC_CTRL Register, Requires COMP2 Field From CC_CTRL Register, Requires COMP3 Field From CC_CTRL Register, Requires EDGE Field From CC_CTRL Register, Requires THRES Field From CC_CTRL Register, Requires MODE Field From CC_CTRL Register, Requires OUT Initial Value Field From CC_CTRL Register, Requires OUT Final Value Field From CC_CTRL Register, Requires OUTSTRB Field From CC_CTRL Register, Requires OUTSTRREV Field From CC_CTRL Register, Requires OUTSTRRVL Field From CC_CTRL Register, Requires OUTSTRRVH Field From CC_CTRL Register, Requires OUTSTRRVZ Field From CC_CTRL Register, Requires OUT0 Field From CC_CTRL Register, Requires OUT1 Field From CC_CTRL Register, Requires OUT2 Field From CC_CTRL Register, Requires OUT3 Field From CC_CTRL Register, Requires OUT4 Field From CC_CTRL Register, Requires OUT5 Field From CC_CTRL Register, Requires OUT6 Field From CC_CTRL Register, Requires OUT7 Field From CC_CTRL Register, Requires OUT8 Field From CC_CTRL Register, Requires OUT9 Field From CC_CTRL Register, Requires OUT10 Field From CC_CTRL Register, Requires OUT11 Field From CC_CTRL Register, Requires OUT12 Field From CC_CTRL Register, Requires OUT13 Field From CC_CTRL Register, Requires OUT14 Field From CC_CTRL Register, Requires OUT15 Field From CC_CTRL Register, Requires PRSCONF Field From CC_CTRL Register, Requires COMP0 Field From CC_CTRL Register, Requires COMP1 Field From CC_CTRL Register, Requires COMP2 Field From CC_CTRL Register, Requires COMP3 Field From CC_CTRL Register, Requires EDGE Field From CC_CTRL Register, Requires THRES Field From CC_CTRL Register, Requires MODE Field From CC_CTRL Register, Requires OUTINIT Field From CC_CTRL Register, Requires OUTFINAL Value Field From CC_CTRL Register, Requires OUTSTRB Field From CC_CTRL Register, Requires OUTSTRREV Field From CC_CTRL Register, Requires OUTSTRRVL Field From CC_CTRL Register, Requires OUTSTRRVH Field From CC_CTRL Register, Requires OUTSTRRVZ Field From CC_CTRL Register, Requires OUT0 Field From CC_CTRL Register, Requires OUT1 Field From CC_CTRL Register, Requires OUT2 Field From CC_CTRL Register",0.54614997,0.54614997,0.36081952,0.36081952
nRF52810,What is the bit_offset of COMPARE1 field from EVTENCLR register from RTC1 peripheral for nrf52810 microcontroller?,17,0x100,1,0x100,1,0.13211668,0.13211668,0.460397,0.460397
nRF52810,What is the description of TRIGGERED3 field from INTENCLR register from EGU1 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[3],Interrupt on TRIGGERED3 event.,Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear,Interrupt on TRIGGERED3 event.,Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear Triggered interrupt3 Enable Clear,0.6848912,0.6848912,0.573743,0.573743
nRF52810,What is the bit_width of OVERRUN field from ERRORSRC register from UARTE0 peripheral for nrf52810 microcontroller?,1,1],1,1],1,0.7186395,0.7186395,1.0,1.0
nRF52810,What is the bit_offset of POLARITY field from CONFIG[6] register from GPIOTE peripheral for nrf52810 microcontroller?,16,0x538,0,0x538,0,0.35859358,0.35859358,0.3899445,0.3899445
nRF52810,What is the bit_offset of RXDRDY field from INTEN register from UARTE0 peripheral for nrf52810 microcontroller?,2,0x104,12,0x104,12,0.3854956,0.3854956,0.6423191,0.6423191
nRF52810,What is the size of EVENTS_RESOLVED register from AAR peripheral for nrf52810 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
nRF52810,What is the bit_offset of CH8 field from CHG[0] register from PPI peripheral for nrf52810 microcontroller?,8,8,8,8,8,1.0,1.0,1.0,1.0
nRF52810,What is the description of EVENTS_TRIGGERED[1] register from EGU1 peripheral for nrf52810 microcontroller?,Description collection: Event number n generated by triggering the corresponding TRIGGER[n] task,EVENTS_TRIGGERED[1] (n=1),"11 Constant temperature within ±0.5 °C and calibration performed at least every 8 seconds, defined as 3 sigma",EVENTS_TRIGGERED[1] (n=1),"11 Constant temperature within ±0.5 °C and calibration performed at least every 8 seconds, defined as 3 sigma",0.5936084,0.5936084,0.101917535,0.101917535
nRF52810,What is the bit_offset of CC field from CC[2] register from TIMER1 peripheral for nrf52810 microcontroller?,0,0x548,2,0x548,2,0.5923384,0.5923384,0.529222,0.529222
nRF52810,What is the bit_width of CH6LIMITL field from INTEN register from SAADC peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the bit_offset of ORC field from ORC register from SPIS0 peripheral for nrf52810 microcontroller?,0,31,0,31,0,0.3966772,0.3966772,1.0000001,1.0000001
nRF52810,What is the bit_width of EVENTS_COMPARE field from EVENTS_COMPARE[0] register from TIMER1 peripheral for nrf52810 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
nRF52810,What is the bit_offset of INPUT field from PIN_CNF[2] register from P0 peripheral for nrf52810 microcontroller?,1,0,0,0,0,0.6215927,0.6215927,0.6215927,0.6215927
nRF52810,What is the description of TRIGGERED13 field from INTENCLR register from EGU0 peripheral for nrf52810 microcontroller?,Write '1' to disable interrupt for event TRIGGERED[13],EVENTS_TRIGGERED13 EVENTS_TRIGGERED13 Description Triggered13 event from PPI channel 13 EVENTS_TRIGGERED13 Triggered13 event from PPI channel 14 EVENTS_TRIGGERED14 Description Triggered14 event from PPI channel 14 EVENTS_TRIGGERED15 EVENTS_TRIGGERED15 Description Triggered15 event from PPI channel 15 EVENTS_TRIGGERED16 EVENTS_TRIGGERED16 Description Triggered16 event from PPI channel 16 EVENTS_TRIGGERED17 EVENTS_TRIGGERED17 Description Triggered17 event from PPI channel 17 EVENTS_TRIGGERED18 EVENTS_TRIGGERED18 Description Triggered18 event from PPI channel 18 EVENTS_TRIGGERED19 EVENTS_TRIGGERED19 Description Triggered19 event from PPI channel 19 EVENTS_TRIGGERED20 EVENTS_TRIGGERED20 Description Triggered20 event from PPI channel 20 EVENTS_TRIGGERED21 EVENTS_TRIGGERED21 Description Triggered21 event from PPI channel 21 EVENTS_TRIGGERED22 EVENTS_TRIGGERED22 Description Triggered22 event from PPI channel 22 EVENTS_TRIGGERED23 EVENTS_TRIGGERED23 Description Triggered23 event from PPI channel 23 EVENTS_TRIGGERED24 EVENTS_TRIGGERED24 Description Triggered24 event from PPI channel 24 EVENTS_TRIGGERED25 EVENTS_TRIGGERED25 Description Triggered25 event from PPI channel 25 EVENTS_TRIGGERED26 EVENTS_TRIGGERED26 Description Triggered26 event from PPI channel 26 EVENTS_TRIGGERED27 EVENTS_TRIGGERED27 Description Triggered27 event from PPI channel 27 EVENTS_TRIGGERED28 EVENTS_TRIGGERED28 Description Triggered28 event from PPI channel 28 EVENTS_TRIGGERED29 EVENTS_TRIGGERED29 Description Triggered29 event from PPI channel 29 EVENTS_TRIGGERED30 EVENTS_TRIGGERED30 Description Triggered30 event from PPI channel 30 EVENTS_TRIGGERED31 EVENTS_TRIGGERED31 Description Triggered31 event from PPI channel 31 EVENTS_TRIGGERED32 EVENTS_TRIGGERED32 Description Triggered32 event from PPI channel 32 EVENTS_TRIGGERED33 EVENTS_TRIGGERED33 Description Triggered33 event from PPI channel 3,Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Dis,EVENTS_TRIGGERED13 EVENTS_TRIGGERED13 Description Triggered13 event from PPI channel 13 EVENTS_TRIGGERED13 Triggered13 event from PPI channel 14 EVENTS_TRIGGERED14 Description Triggered14 event from PPI channel 14 EVENTS_TRIGGERED15 EVENTS_TRIGGERED15 Description Triggered15 event from PPI channel 15 EVENTS_TRIGGERED16 EVENTS_TRIGGERED16 Description Triggered16 event from PPI channel 16 EVENTS_TRIGGERED17 EVENTS_TRIGGERED17 Description Triggered17 event from PPI channel 17 EVENTS_TRIGGERED18 EVENTS_TRIGGERED18 Description Triggered18 event from PPI channel 18 EVENTS_TRIGGERED19 EVENTS_TRIGGERED19 Description Triggered19 event from PPI channel 19 EVENTS_TRIGGERED20 EVENTS_TRIGGERED20 Description Triggered20 event from PPI channel 20 EVENTS_TRIGGERED21 EVENTS_TRIGGERED21 Description Triggered21 event from PPI channel 21 EVENTS_TRIGGERED22 EVENTS_TRIGGERED22 Description Triggered22 event from PPI channel 22 EVENTS_TRIGGERED23 EVENTS_TRIGGERED23 Description Triggered23 event from PPI channel 23 EVENTS_TRIGGERED24 EVENTS_TRIGGERED24 Description Triggered24 event from PPI channel 24 EVENTS_TRIGGERED25 EVENTS_TRIGGERED25 Description Triggered25 event from PPI channel 25 EVENTS_TRIGGERED26 EVENTS_TRIGGERED26 Description Triggered26 event from PPI channel 26 EVENTS_TRIGGERED27 EVENTS_TRIGGERED27 Description Triggered27 event from PPI channel 27 EVENTS_TRIGGERED28 EVENTS_TRIGGERED28 Description Triggered28 event from PPI channel 28 EVENTS_TRIGGERED29 EVENTS_TRIGGERED29 Description Triggered29 event from PPI channel 29 EVENTS_TRIGGERED30 EVENTS_TRIGGERED30 Description Triggered30 event from PPI channel 30 EVENTS_TRIGGERED31 EVENTS_TRIGGERED31 Description Triggered31 event from PPI channel 31 EVENTS_TRIGGERED32 EVENTS_TRIGGERED32 Description Triggered32 event from PPI channel 32 EVENTS_TRIGGERED33 EVENTS_TRIGGERED33 Description Triggered33 event from PPI channel 3,Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Disable interrupt Triggered interrupt 13 Dis,0.23138466,0.23138466,0.51215315,0.51215315
nRF52810,What is the description of SEQSTARTED1 field from INTEN register from PWM0 peripheral for nrf52810 microcontroller?,Enable or disable interrupt for event SEQSTARTED[1],"Context: EVENTS_SEQSTARTED.0, EVENTS_SEQSTARTED.1, EVENTS_SEQSTARTED.2, EVENTS_SEQSTARTED.3, EVENTS_SEQSTARTED.4, EVENTS_SEQSTARTED.5, EVENTS_SEQSTARTED.6, EVENTS_SEQSTARTED.7, EVENTS_SEQSTARTED.8, EVENTS_SEQSTARTED.9, EVENTS_SEQSTARTED.10, EVENTS_SEQSTARTED.11, EVENTS_SEQSTARTED.12, EVENTS_SEQSTARTED.13, EVENTS_SEQSTARTED.14, EVENTS_SEQSTARTED.15, EVENTS_SEQSTARTED.16, EVENTS_SEQSTARTED.17, EVENTS_SEQSTARTED.18, EVENTS_SEQSTARTED.19, EVENTS_SEQSTARTED.20, EVENTS_SEQSTARTED.21, EVENTS_SEQSTARTED.22, EVENTS_SEQSTARTED.23, EVENTS_SEQSTARTED.24, EVENTS_SEQSTARTED.25, EVENTS_SEQSTARTED.26, EVENTS_SEQSTARTED.27, EVENTS_SEQSTARTED.28, EVENTS_SEQSTARTED.29, EVENTS_SEQSTARTED.30, EVENTS_SEQSTARTED.31, EVENTS_SEQSTARTED.32, EVENTS_SEQSTARTED.33, EVENTS_SEQSTARTED.34, EVENTS_SEQSTARTED.35, EVENTS_SEQSTARTED.36, EVENTS_SEQSTARTED.37, EVENTS_SEQSTARTED.38, EVENTS_SEQSTARTED.39, EVENTS_SEQSTARTED.40, EVENTS_SEQSTARTED.41, EVENTS_SEQSTARTED.42, EVENTS_SEQSTARTED.43, EVENTS_SEQSTARTED.44, EVENTS_SEQSTARTED.45, EVENTS_SEQSTARTED.46, EVENTS_SEQSTARTED.47, EVENTS_SEQSTARTED.48, EVENTS_SEQSTARTED.49, EVENTS_SEQSTARTED.50, EVENTS_SEQSTARTED.51, EVENTS_SEQSTARTED.52, EVENTS_SEQSTARTED.53, EVENTS_SEQSTARTED.54, EVENTS_SEQSTARTED.55, EVENTS_SEQSTARTED.56, EVENTS_SEQSTARTED.57, EVENTS_SEQSTARTED.58, EVENTS_SEQSTARTED",PWM Sequence Started on Channel 1 Event Interrupt Enable.,"Context: EVENTS_SEQSTARTED.0, EVENTS_SEQSTARTED.1, EVENTS_SEQSTARTED.2, EVENTS_SEQSTARTED.3, EVENTS_SEQSTARTED.4, EVENTS_SEQSTARTED.5, EVENTS_SEQSTARTED.6, EVENTS_SEQSTARTED.7, EVENTS_SEQSTARTED.8, EVENTS_SEQSTARTED.9, EVENTS_SEQSTARTED.10, EVENTS_SEQSTARTED.11, EVENTS_SEQSTARTED.12, EVENTS_SEQSTARTED.13, EVENTS_SEQSTARTED.14, EVENTS_SEQSTARTED.15, EVENTS_SEQSTARTED.16, EVENTS_SEQSTARTED.17, EVENTS_SEQSTARTED.18, EVENTS_SEQSTARTED.19, EVENTS_SEQSTARTED.20, EVENTS_SEQSTARTED.21, EVENTS_SEQSTARTED.22, EVENTS_SEQSTARTED.23, EVENTS_SEQSTARTED.24, EVENTS_SEQSTARTED.25, EVENTS_SEQSTARTED.26, EVENTS_SEQSTARTED.27, EVENTS_SEQSTARTED.28, EVENTS_SEQSTARTED.29, EVENTS_SEQSTARTED.30, EVENTS_SEQSTARTED.31, EVENTS_SEQSTARTED.32, EVENTS_SEQSTARTED.33, EVENTS_SEQSTARTED.34, EVENTS_SEQSTARTED.35, EVENTS_SEQSTARTED.36, EVENTS_SEQSTARTED.37, EVENTS_SEQSTARTED.38, EVENTS_SEQSTARTED.39, EVENTS_SEQSTARTED.40, EVENTS_SEQSTARTED.41, EVENTS_SEQSTARTED.42, EVENTS_SEQSTARTED.43, EVENTS_SEQSTARTED.44, EVENTS_SEQSTARTED.45, EVENTS_SEQSTARTED.46, EVENTS_SEQSTARTED.47, EVENTS_SEQSTARTED.48, EVENTS_SEQSTARTED.49, EVENTS_SEQSTARTED.50, EVENTS_SEQSTARTED.51, EVENTS_SEQSTARTED.52, EVENTS_SEQSTARTED.53, EVENTS_SEQSTARTED.54, EVENTS_SEQSTARTED.55, EVENTS_SEQSTARTED.56, EVENTS_SEQSTARTED.57, EVENTS_SEQSTARTED.58, EVENTS_SEQSTARTED",PWM Sequence Started on Channel 1 Event Interrupt Enable.,0.33712322,0.33712322,0.38307703,0.38307703
nRF52810,What is the description of CH15 field from CHG[1] register from PPI peripheral for nrf52810 microcontroller?,Include or exclude channel 15,ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,"CH15 Channel Grant State, Accessible from Thread and Threadsafe Only, Reset on GRANT field Access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASE",ERASEALL Erase all non-volatile memory including UICR registers. Note that the erase must be enabled using CONFIG.WEN before the non-volatile memory can be erased. NoOperation 0 No operation Erase 1 Start erase of chip,"CH15 Channel Grant State, Accessible from Thread and Threadsafe Only, Reset on GRANT field Access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASEALL access, Reset on ERASE",0.033163913,0.033163913,0.2403271,0.2403271
nRF52810,List all the fields of EVENTS_COMPARE[1] register from TIMER2 peripheral for nrf52810 microcontroller.,EVENTS_COMPARE,"CC, COV, COMP, EDSEL, EVTSEL, PRSCONF, OV, OVE, OVFE, OVFF, OVU, OVUS, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVU","CC, COMP, EDGE, PRSCONF, PRSCONF1, PRSCONF0, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, PRSCONF16, PRSCONF17, PRSCONF18, PRSCONF19, PRSCONF20, PRSCONF21, PRSCONF22, PRSCONF23, PRSCONF24, PRSCONF25, PRSCONF26, PRSCONF27, PRSCONF28, PRSCONF29, PRSCONF30, PRSCONF31, PRSCONF32, PRSCONF33, PRSCONF34, PRSCONF35, PRSCONF36, PRSCONF37, PRSCONF38, PRSCONF39, PRSCONF40, PRSCONF41, PRSCONF42, PRSCONF43, PRSCONF44, PRSCONF45, PRSCONF46, PRSCONF47, PRSCONF48, PRSCONF49, PRSCONF50, PRSCONF51, PRSCONF52, PRSCONF53, PRSCONF54, PRSCONF55, PRSCONF56, PRSCONF57, PRSCONF58, PRSCONF59, PRSCONF60, PRSCONF61, PRSCONF62, PRSCONF63, PRSCONF64, PRSCONF65, PRSCONF66, PRSCONF67, PRSCONF68, PRSCONF69, PRSCONF70, PRSCONF71, PRSCONF72, PRSCONF73, PRSCONF74, PRSCONF75, PRSCONF76, PRSCONF77, PRSCONF78, PRSCONF79, PRSCONF80, PRSCONF81, PRSCONF82, PRSCONF83, PRSCONF84, PRSCONF85, PRSCONF86, PRSCONF87, PRSCONF88, PRSCONF89, PRSCONF90, PRSCONF91, PRSCONF92, PRSCONF93, PRSCONF94, PRSCONF95, PRSCONF96, PRSCONF97, PRSCONF98, PRSCONF99, PRSCONF100, PRSCONF101, PRSCONF102, PRSCONF103, PRSCONF104, PRSCONF105, PRSCONF106, PRSCONF107, PR","CC, COV, COMP, EDSEL, EVTSEL, PRSCONF, OV, OVE, OVFE, OVFF, OVU, OVUS, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVUF, OVUFE, OVUFF, OVU","CC, COMP, EDGE, PRSCONF, PRSCONF1, PRSCONF0, PRSCONF2, PRSCONF3, PRSCONF4, PRSCONF5, PRSCONF6, PRSCONF7, PRSCONF8, PRSCONF9, PRSCONF10, PRSCONF11, PRSCONF12, PRSCONF13, PRSCONF14, PRSCONF15, PRSCONF16, PRSCONF17, PRSCONF18, PRSCONF19, PRSCONF20, PRSCONF21, PRSCONF22, PRSCONF23, PRSCONF24, PRSCONF25, PRSCONF26, PRSCONF27, PRSCONF28, PRSCONF29, PRSCONF30, PRSCONF31, PRSCONF32, PRSCONF33, PRSCONF34, PRSCONF35, PRSCONF36, PRSCONF37, PRSCONF38, PRSCONF39, PRSCONF40, PRSCONF41, PRSCONF42, PRSCONF43, PRSCONF44, PRSCONF45, PRSCONF46, PRSCONF47, PRSCONF48, PRSCONF49, PRSCONF50, PRSCONF51, PRSCONF52, PRSCONF53, PRSCONF54, PRSCONF55, PRSCONF56, PRSCONF57, PRSCONF58, PRSCONF59, PRSCONF60, PRSCONF61, PRSCONF62, PRSCONF63, PRSCONF64, PRSCONF65, PRSCONF66, PRSCONF67, PRSCONF68, PRSCONF69, PRSCONF70, PRSCONF71, PRSCONF72, PRSCONF73, PRSCONF74, PRSCONF75, PRSCONF76, PRSCONF77, PRSCONF78, PRSCONF79, PRSCONF80, PRSCONF81, PRSCONF82, PRSCONF83, PRSCONF84, PRSCONF85, PRSCONF86, PRSCONF87, PRSCONF88, PRSCONF89, PRSCONF90, PRSCONF91, PRSCONF92, PRSCONF93, PRSCONF94, PRSCONF95, PRSCONF96, PRSCONF97, PRSCONF98, PRSCONF99, PRSCONF100, PRSCONF101, PRSCONF102, PRSCONF103, PRSCONF104, PRSCONF105, PRSCONF106, PRSCONF107, PR",0.04484279,0.04484279,0.06109609,0.06109609
nRF52810,What is the description of EVENTS_END register from SPIS0 peripheral for nrf52810 microcontroller?,Granted transaction completed,"EVENTS_END Register, Address offset: 0x108, Bit number ID Reset 0x00000000 ID AccessField Value ID Value Description A RW EVENTS_END The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM NotGenerated 0 Event not generated Generated 1 Event generated",EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description,"EVENTS_END Register, Address offset: 0x108, Bit number ID Reset 0x00000000 ID AccessField Value ID Value Description A RW EVENTS_END The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM NotGenerated 0 Event not generated Generated 1 Event generated",EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description EVENTS_END Register Description,0.19628575,0.19628575,0.08221914,0.08221914
nRF52810,What is the bit_width of DIR field from PIN_CNF[26] register from P0 peripheral for nrf52810 microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
nRF52810,What is the bit_offset of COMPARE1 field from INTENCLR register from TIMER2 peripheral for nrf52810 microcontroller?,17,21,24,21,24,0.8257061,0.8257061,0.731876,0.731876
nRF52810,List all the fields of INTENSET register from EGU0 peripheral for nrf52810 microcontroller.,"TRIGGERED0, TRIGGERED1, TRIGGERED2, TRIGGERED3, TRIGGERED4, TRIGGERED5, TRIGGERED6, TRIGGERED7, TRIGGERED8, TRIGGERED9, TRIGGERED10, TRIGGERED11, TRIGGERED12, TRIGGERED13, TRIGGERED14, TRIGGERED15","EVENTS_COMPARE, EVENTS_STOP, EVENTS_UF, EVENTS_OF, EVENTS_BOOST, EVENTS_DONE, EVENTS_RXPTREXHAUST, EVENTS_TXPTREXHAUST, EVENTS_START, EVENTS_LDMABUSY, EVENTS_CMDDONE, EVENTS_CMDERROR, EVENTS_SYNCDONE, EVENTS_SYNCERROR, EVENTS_FREQM, EVENTS_CTTO, EVENTS_RCCOMP, EVENTS_CCA, EVENTS_RXSEQFINISHED, EVENTS_RXUF, EVENTS_TXUF, EVENTS_RXOF, EVENTS_TXOF, EVENTS_RXDATAV, EVENTS_TXDATAV, EVENTS_RXCTS, EVENTS_TXCTS, EVENTS_RXSETUP, EVENTS_TXSETUP, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXFINISHED, EVENTS_TXFINISHED, EVENTS_RXBCST, EVENTS_TXBCST, EVENTS_RXBCSTCMP, EVENTS_TXBCSTCMP, EVENTS_RXBLOCKSOF, EVENTS_TXBLOCKSOF, EVENTS_RXACKREADY, EVENTS_TXACKREADY, EVENTS_RXACKDONE, EVENTS_TXACKDONE, EVENTS_RXBCSTACKREADY, EVENTS_TXBCSTACKREADY, EVENTS_RXBCSTACKDONE, EVENTS_TXBCSTACKDONE, EVENTS_RXVALID, EVENTS_TXVALID, EVENTS_RXOVERFLOW, EVENTS_TXOVERFLOW, EVENTS_RXFRAMES, EVENTS_TXFRAMES, EVENTS_RXACKFRAMES, EVENTS_TXACKFRAMES, EVENTS_RXBCSTFRAMES, EVENTS_TXBCSTFRAMES, EVENTS_RXBCSTACKFRAMES, EVENTS_TXBCSTACKFRAMES, EVENTS_RXVALIDBYTES, EVENTS_TXVALIDBYTES, EVENTS_RXACKBYTES, EVENTS_TXACKBYTES, EVENTS_RXBCSTVALIDBYTES, EVENTS_TXBCSTVALIDBYTES, EVENTS_RXBCSTACKVALIDBYTES, EVENTS_TXBCSTACKVALIDBYTES, EVENTS_RXFRAMESUNICAST, EVENTS_TXFRAMESUNICAST, EVENTS_RXACKFRAMESUNICAST, EVENTS_TXACK","EVENTS, READY, STOPPED, RXDATAV, TXDATAV, RXPTREXP, TXPTREXP, RXPTRUDP, TXPTRUDP, RXDATA0, RXDATA1, RXDATA2, RXDATA3, RXDATA4, RXDATA5, RXDATA6, RXDATA7, RXDATA8, RXDATA9, RXDATA10, RXDATA11, RXDATA12, RXDATA13, RXDATA14, RXDATA15, RXDATA16, RXDATA17, RXDATA18, RXDATA19, RXDATA20, RXDATA21, RXDATA22, RXDATA23, RXDATA24, RXDATA25, RXDATA26, RXDATA27, RXDATA28, RXDATA29, RXDATA30, RXDATA31, TXDATA0, TXDATA1, TXDATA2, TXDATA3, TXDATA4, TXDATA5, TXDATA6, TXDATA7, TXDATA8, TXDATA9, TXDATA10, TXDATA11, TXDATA12, TXDATA13, TXDATA14, TXDATA15, TXDATA16, TXDATA17, TXDATA18, TXDATA19, TXDATA20, TXDATA21, TXDATA22, TXDATA23, TXDATA24, TXDATA25, TXDATA26, TXDATA27, TXDATA28, TXDATA29, TXDATA30, TXDATA31, RXPTRABRST, TXPTRABRST, RXDATAAV, TXDATAAV, RXPTRUDPABRST, TXPTRUDPABRST, RXDATAAV0, RXDATAAV1, RXDATAAV2, RXDATAAV3, RXDATAAV4, RXDATAAV5, RXDATAAV6, RXDATAAV7, RXDATAAV8, RXDATAAV9, RXDATAAV10, RXDATAAV11, RXDATAAV12, RXDATAAV13, RXDATAAV14, RXDATAAV15, RXDATAAV16, RXDATAAV17, RXDATAAV18, RXDATAAV19, RXDATAAV20, RXDATAAV21, RXDATAAV22, RXDATAAV23, RXDATAAV24, RXDATAAV25, RXDATAAV26, RXDATAAV27, RXDATAAV28, RXDATAAV29, RXDATAAV30, RXDATAAV31, TXDATAAV0, TXDATAAV1, TXDATAAV2, TXDATAAV3, TXDATAAV4, TXDATAAV5, TXDATAAV6, TXDATAAV7, TX","EVENTS_COMPARE, EVENTS_STOP, EVENTS_UF, EVENTS_OF, EVENTS_BOOST, EVENTS_DONE, EVENTS_RXPTREXHAUST, EVENTS_TXPTREXHAUST, EVENTS_START, EVENTS_LDMABUSY, EVENTS_CMDDONE, EVENTS_CMDERROR, EVENTS_SYNCDONE, EVENTS_SYNCERROR, EVENTS_FREQM, EVENTS_CTTO, EVENTS_RCCOMP, EVENTS_CCA, EVENTS_RXSEQFINISHED, EVENTS_RXUF, EVENTS_TXUF, EVENTS_RXOF, EVENTS_TXOF, EVENTS_RXDATAV, EVENTS_TXDATAV, EVENTS_RXCTS, EVENTS_TXCTS, EVENTS_RXSETUP, EVENTS_TXSETUP, EVENTS_RXSTART, EVENTS_TXSTART, EVENTS_RXFINISHED, EVENTS_TXFINISHED, EVENTS_RXBCST, EVENTS_TXBCST, EVENTS_RXBCSTCMP, EVENTS_TXBCSTCMP, EVENTS_RXBLOCKSOF, EVENTS_TXBLOCKSOF, EVENTS_RXACKREADY, EVENTS_TXACKREADY, EVENTS_RXACKDONE, EVENTS_TXACKDONE, EVENTS_RXBCSTACKREADY, EVENTS_TXBCSTACKREADY, EVENTS_RXBCSTACKDONE, EVENTS_TXBCSTACKDONE, EVENTS_RXVALID, EVENTS_TXVALID, EVENTS_RXOVERFLOW, EVENTS_TXOVERFLOW, EVENTS_RXFRAMES, EVENTS_TXFRAMES, EVENTS_RXACKFRAMES, EVENTS_TXACKFRAMES, EVENTS_RXBCSTFRAMES, EVENTS_TXBCSTFRAMES, EVENTS_RXBCSTACKFRAMES, EVENTS_TXBCSTACKFRAMES, EVENTS_RXVALIDBYTES, EVENTS_TXVALIDBYTES, EVENTS_RXACKBYTES, EVENTS_TXACKBYTES, EVENTS_RXBCSTVALIDBYTES, EVENTS_TXBCSTVALIDBYTES, EVENTS_RXBCSTACKVALIDBYTES, EVENTS_TXBCSTACKVALIDBYTES, EVENTS_RXFRAMESUNICAST, EVENTS_TXFRAMESUNICAST, EVENTS_RXACKFRAMESUNICAST, EVENTS_TXACK","EVENTS, READY, STOPPED, RXDATAV, TXDATAV, RXPTREXP, TXPTREXP, RXPTRUDP, TXPTRUDP, RXDATA0, RXDATA1, RXDATA2, RXDATA3, RXDATA4, RXDATA5, RXDATA6, RXDATA7, RXDATA8, RXDATA9, RXDATA10, RXDATA11, RXDATA12, RXDATA13, RXDATA14, RXDATA15, RXDATA16, RXDATA17, RXDATA18, RXDATA19, RXDATA20, RXDATA21, RXDATA22, RXDATA23, RXDATA24, RXDATA25, RXDATA26, RXDATA27, RXDATA28, RXDATA29, RXDATA30, RXDATA31, TXDATA0, TXDATA1, TXDATA2, TXDATA3, TXDATA4, TXDATA5, TXDATA6, TXDATA7, TXDATA8, TXDATA9, TXDATA10, TXDATA11, TXDATA12, TXDATA13, TXDATA14, TXDATA15, TXDATA16, TXDATA17, TXDATA18, TXDATA19, TXDATA20, TXDATA21, TXDATA22, TXDATA23, TXDATA24, TXDATA25, TXDATA26, TXDATA27, TXDATA28, TXDATA29, TXDATA30, TXDATA31, RXPTRABRST, TXPTRABRST, RXDATAAV, TXDATAAV, RXPTRUDPABRST, TXPTRUDPABRST, RXDATAAV0, RXDATAAV1, RXDATAAV2, RXDATAAV3, RXDATAAV4, RXDATAAV5, RXDATAAV6, RXDATAAV7, RXDATAAV8, RXDATAAV9, RXDATAAV10, RXDATAAV11, RXDATAAV12, RXDATAAV13, RXDATAAV14, RXDATAAV15, RXDATAAV16, RXDATAAV17, RXDATAAV18, RXDATAAV19, RXDATAAV20, RXDATAAV21, RXDATAAV22, RXDATAAV23, RXDATAAV24, RXDATAAV25, RXDATAAV26, RXDATAAV27, RXDATAAV28, RXDATAAV29, RXDATAAV30, RXDATAAV31, TXDATAAV0, TXDATAAV1, TXDATAAV2, TXDATAAV3, TXDATAAV4, TXDATAAV5, TXDATAAV6, TXDATAAV7, TX",0.415479,0.415479,0.54023194,0.54023194
nRF52810,What is the address_offset of INTENCLR register from UARTE0 peripheral for nrf52810 microcontroller?,0x308,0x308,0x308,0x308,0x308,0.99999976,0.99999976,0.99999976,0.99999976
nRF52810,What is the bit_offset of TRIGGERED7 field from INTEN register from EGU1 peripheral for nrf52810 microcontroller?,7,25,14,25,14,0.5152401,0.5152401,0.7092477,0.7092477
nRF52810,What is the address_offset of PIN_CNF[18] register from P0 peripheral for nrf52810 microcontroller?,0x748,0x514,0x514,0x514,0x514,0.6845647,0.6845647,0.6845647,0.6845647
