module top_module (
    input clk,
    input a,
    output [3:0] q );

    always @(posedge clk)
        q <= a ? 4 : (q==6 ? 0 : q+1);
        
endmodule
