// Seed: 3030687915
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output wor id_2,
    output tri0 id_3,
    id_9,
    output uwire id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri0 id_7
);
  id_10(
      id_6 ==? id_7, -1 - id_5
  );
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    output wor id_4,
    input wand id_5,
    input supply0 id_6,
    input wand id_7,
    input wire id_8,
    input supply1 id_9,
    input tri0 id_10,
    id_37,
    input tri0 id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    input tri id_15,
    id_38,
    input uwire id_16,
    input uwire id_17,
    input tri id_18,
    input tri1 id_19,
    input supply1 id_20,
    output tri1 id_21,
    input wire id_22,
    output wire id_23,
    input supply1 id_24,
    output tri id_25,
    input tri id_26,
    output supply0 id_27,
    output uwire id_28,
    input uwire id_29,
    input uwire id_30,
    output wor id_31,
    output wor id_32,
    input uwire id_33,
    input uwire id_34,
    input tri id_35
);
  wire id_39;
  wire id_40, id_41;
  module_0 modCall_1 (
      id_35,
      id_7,
      id_28,
      id_1,
      id_27,
      id_32,
      id_21,
      id_11
  );
endmodule
