Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7f928586a0a84db9a63765109e3fd650 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot DVI_wrapper_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.DVI_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "DVI_wrapper_time_impl.sdf", for root module "DVI_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "DVI_wrapper_time_impl.sdf", for root module "DVI_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.PULLUP
Compiling module simprims_ver.VCC
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.DVI_M_AXI_Lite_READ_0_3_M_AXI_Li...
Compiling module xil_defaultlib.DVI_M_AXI_Lite_READ_0_3
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.DVI_auto_pc_0__rd_fwft
Compiling module xil_defaultlib.DVI_auto_pc_0__rd_status_flags_s...
Compiling module xil_defaultlib.DVI_auto_pc_0__rd_bin_cntr
Compiling module xil_defaultlib.DVI_auto_pc_0__rd_logic
Compiling module xil_defaultlib.DVI_auto_pc_0__wr_status_flags_s...
Compiling module xil_defaultlib.DVI_auto_pc_0__wr_bin_cntr
Compiling module xil_defaultlib.DVI_auto_pc_0__wr_logic
Compiling module simprims_ver.RAMD32
Compiling module xil_defaultlib.RAM32X1D_UNIQ_BASE_
Compiling module xil_defaultlib.DVI_auto_pc_0__dmem
Compiling module xil_defaultlib.DVI_auto_pc_0__memory
Compiling module simprims_ver.FDPE(XON="FALSE",INIT=1'b0)
Compiling module xil_defaultlib.DVI_auto_pc_0__xpm_cdc_async_rst
Compiling module xil_defaultlib.DVI_auto_pc_0__reset_blk_ramfifo
Compiling module xil_defaultlib.DVI_auto_pc_0__fifo_generator_ra...
Compiling module xil_defaultlib.DVI_auto_pc_0__fifo_generator_to...
Compiling module xil_defaultlib.DVI_auto_pc_0__fifo_generator_v1...
Compiling module xil_defaultlib.DVI_auto_pc_0__fifo_generator_v1...
Compiling module xil_defaultlib.DVI_auto_pc_0__axi_data_fifo_v2_...
Compiling module xil_defaultlib.DVI_auto_pc_0__axi_data_fifo_v2_...
Compiling module simprims_ver.FDSE_default
Compiling module xil_defaultlib.DVI_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.DVI_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.DVI_auto_pc_0__axi_protocol_conv...
Compiling module xil_defaultlib.DVI_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_1H22OAG
Compiling module xil_defaultlib.DVI_axi_mem_intercon_7
Compiling module xil_defaultlib.DVI_line_addr_gen_0_0_line_addr_...
Compiling module xil_defaultlib.DVI_line_addr_gen_0_0
Compiling module xil_defaultlib.AXI_DDR_imp_1ST2XF9
Compiling module xil_defaultlib.DVI_BLK_MEM_addres_gen_0_0_BLK_M...
Compiling module xil_defaultlib.DVI_BLK_MEM_addres_gen_0_0
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.DVI_blk_mem_gen_0_0__blk_mem_gen...
Compiling module xil_defaultlib.DVI_blk_mem_gen_0_0__blk_mem_gen...
Compiling module xil_defaultlib.DVI_blk_mem_gen_0_0__blk_mem_gen...
Compiling module xil_defaultlib.DVI_blk_mem_gen_0_0__blk_mem_gen...
Compiling module xil_defaultlib.DVI_blk_mem_gen_0_0__blk_mem_gen...
Compiling module xil_defaultlib.DVI_blk_mem_gen_0_0__blk_mem_gen...
Compiling module xil_defaultlib.DVI_blk_mem_gen_0_0
Compiling module xil_defaultlib.BLOCK_MEM_imp_U31K0U
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.0,...
Compiling module xil_defaultlib.DVI_clk_wiz_0_5__DVI_clk_wiz_0_5...
Compiling module xil_defaultlib.DVI_clk_wiz_0_5
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.PLLE2_ADV(BANDWIDTH="HIGH",CLKFB...
Compiling module xil_defaultlib.DVI_clk_wiz_0_4__DVI_clk_wiz_0_4...
Compiling module xil_defaultlib.DVI_clk_wiz_0_4
Compiling module simprims_ver.BUFGCTRL(PRESELECT_I0="TRUE",SIM...
Compiling module xil_defaultlib.DVI_res_select_0_0_clk_mux
Compiling module xil_defaultlib.DVI_res_select_0_0_clk_mux_0
Compiling module xil_defaultlib.DVI_res_select_0_0_res_select
Compiling module xil_defaultlib.DVI_res_select_0_0
Compiling module xil_defaultlib.DVI_util_vector_logic_0_1
Compiling module xil_defaultlib.CLK_CTRL_imp_1UBDXL3
Compiling module xil_defaultlib.DVI_xlconstant_1_0
Compiling module xil_defaultlib.DVI_TMDS_encoder_V2_0_0_TMDS_enc...
Compiling module xil_defaultlib.DVI_TMDS_encoder_V2_0_0
Compiling module xil_defaultlib.DVI_TMDS_encoder_V2_1_0_TMDS_enc...
Compiling module xil_defaultlib.DVI_TMDS_encoder_V2_1_0
Compiling module xil_defaultlib.DVI_TMDS_encoder_V2_2_0_TMDS_enc...
Compiling module xil_defaultlib.DVI_TMDS_encoder_V2_2_0
Compiling module simprims_ver.OSERDESE2(DATA_RATE_TQ="SDR",TRI...
Compiling module simprims_ver.OBUFDS
Compiling module simprims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module simprims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.DVI_selectio_wiz_0_2__DVI_select...
Compiling module xil_defaultlib.DVI_selectio_wiz_0_2
Compiling module xil_defaultlib.DVI_selectio_wiz_0_3__DVI_select...
Compiling module xil_defaultlib.DVI_selectio_wiz_0_3
Compiling module xil_defaultlib.DVI_selectio_wiz_0_4__DVI_select...
Compiling module xil_defaultlib.DVI_selectio_wiz_0_4
Compiling module xil_defaultlib.DVI_util_vector_logic_0_0
Compiling module xil_defaultlib.TMDS_imp_1HPHBY2
Compiling module xil_defaultlib.DVI_input_block_0_0_input_block
Compiling module xil_defaultlib.DVI_input_block_0_0
Compiling module simprims_ver.BIBUF
Compiling module simprims_ver.PS7
Compiling module xil_defaultlib.DVI_processing_system7_0_0_proce...
Compiling module xil_defaultlib.DVI_processing_system7_0_0
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.DVI_rst_ps7_0_100M_0__cdc_sync
Compiling module xil_defaultlib.DVI_rst_ps7_0_100M_0__cdc_sync_0
Compiling module simprims_ver.SRL16E(INIT=16'b1111111111111111...
Compiling module xil_defaultlib.DVI_rst_ps7_0_100M_0__lpf
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.DVI_rst_ps7_0_100M_0__upcnt_n
Compiling module simprims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.DVI_rst_ps7_0_100M_0__sequence_p...
Compiling module xil_defaultlib.DVI_rst_ps7_0_100M_0__proc_sys_r...
Compiling module xil_defaultlib.DVI_rst_ps7_0_100M_0
Compiling module xil_defaultlib.DVI_xlconstant_0_1
Compiling module xil_defaultlib.DVI
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.DVI_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot DVI_wrapper_time_impl
