%Warning-WIDTHEXPAND: /openlane/designs/uart_tx/src/uart_tx.v:53:33: Operator LT expects 32 or 26 bits on the LHS, but LHS's VARREF 'clk_cnt' generates 16 bits.
                                                                   : ... In instance uart_tx
   53 |                     if (clk_cnt < CLKS_PER_BIT - 1) clk_cnt <= clk_cnt + 1;
      |                                 ^
                      ... For warning description see https://verilator.org/warn/WIDTHEXPAND?v=5.009
                      ... Use "/* verilator lint_off WIDTHEXPAND */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /openlane/designs/uart_tx/src/uart_tx.v:62:33: Operator LT expects 32 or 26 bits on the LHS, but LHS's VARREF 'clk_cnt' generates 16 bits.
                                                                   : ... In instance uart_tx
   62 |                     if (clk_cnt < CLKS_PER_BIT - 1) clk_cnt <= clk_cnt + 1;
      |                                 ^
%Warning-WIDTHEXPAND: /openlane/designs/uart_tx/src/uart_tx.v:75:33: Operator LT expects 32 or 26 bits on the LHS, but LHS's VARREF 'clk_cnt' generates 16 bits.
                                                                   : ... In instance uart_tx
   75 |                     if (clk_cnt < CLKS_PER_BIT - 1) clk_cnt <= clk_cnt + 1;
      |                                 ^
%Warning-WIDTHEXPAND: /openlane/designs/uart_tx/src/uart_tx.v:84:33: Operator LT expects 32 or 26 bits on the LHS, but LHS's VARREF 'clk_cnt' generates 16 bits.
                                                                   : ... In instance uart_tx
   84 |                     if (clk_cnt < CLKS_PER_BIT - 1) clk_cnt <= clk_cnt + 1;
      |                                 ^
