$comment
	File created using the following command:
		vcd file fsm_moore.msim.vcd -direction
$end
$date
	Tue Aug 28 15:12:18 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module fsm_moore_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " input $end
$var wire 1 # output $end
$var wire 1 $ reset $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_clk $end
$var wire 1 / ww_input $end
$var wire 1 0 ww_reset $end
$var wire 1 1 ww_output $end
$var wire 1 2 \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 3 \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 4 \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 5 \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 6 \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 7 \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 8 \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 9 \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 : \output~output_o\ $end
$var wire 1 ; \clk~input_o\ $end
$var wire 1 < \clk~inputclkctrl_outclk\ $end
$var wire 1 = \input~input_o\ $end
$var wire 1 > \state.s0~feeder_combout\ $end
$var wire 1 ? \reset~input_o\ $end
$var wire 1 @ \reset~inputclkctrl_outclk\ $end
$var wire 1 A \state.s0~q\ $end
$var wire 1 B \state~8_combout\ $end
$var wire 1 C \state.s1~q\ $end
$var wire 1 D \ALT_INV_reset~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
00
01
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
1D
16
17
18
09
12
13
14
05
$end
#30000
1!
1.
1;
19
1<
#60000
0!
1"
0.
1/
1=
0;
09
1>
1B
0<
#90000
1!
1.
1;
19
1<
1A
1C
0B
1:
11
1#
#120000
0!
0"
0.
0/
0=
0;
09
0>
0<
#150000
1!
1.
1;
19
1<
0A
0C
0:
01
0#
#180000
0!
1"
0.
1/
1=
0;
09
1>
1B
0<
#210000
1!
1.
1;
19
1<
1A
1C
0B
1:
11
1#
#240000
0!
0"
0.
0/
0=
0;
09
0>
0<
#270000
1!
1.
1;
19
1<
0A
0C
0:
01
0#
#300000
0!
1"
0.
1/
1=
0;
09
1>
1B
0<
#330000
1!
1.
1;
19
1<
1A
1C
0B
1:
11
1#
#360000
0!
0"
0.
0/
0=
0;
09
0>
0<
#390000
1!
1.
1;
19
1<
0A
0C
0:
01
0#
#420000
0!
1"
0.
1/
1=
0;
09
1>
1B
0<
#450000
1!
1.
1;
19
1<
1A
1C
0B
1:
11
1#
#480000
0!
0"
0.
0/
0=
0;
09
0>
0<
#510000
1!
1.
1;
19
1<
0A
0C
0:
01
0#
#540000
0!
1"
0.
1/
1=
0;
09
1>
1B
0<
#570000
1!
1.
1;
19
1<
1A
1C
0B
1:
11
1#
#600000
0!
0"
0.
0/
0=
0;
09
0>
0<
#630000
1!
1.
1;
19
1<
0A
0C
0:
01
0#
#660000
0!
1"
0.
1/
1=
0;
09
1>
1B
0<
#690000
1!
1.
1;
19
1<
1A
1C
0B
1:
11
1#
#720000
0!
0"
0.
0/
0=
0;
09
0>
0<
#750000
1!
1.
1;
19
1<
0A
0C
0:
01
0#
#780000
0!
1"
0.
1/
1=
0;
09
1>
1B
0<
#810000
1!
1.
1;
19
1<
1A
1C
0B
1:
11
1#
#840000
0!
0"
0.
0/
0=
0;
09
0>
0<
#870000
1!
1.
1;
19
1<
0A
0C
0:
01
0#
#900000
0!
1"
0.
1/
1=
0;
09
1>
1B
0<
#930000
1!
1.
1;
19
1<
1A
1C
0B
1:
11
1#
#960000
0!
0"
0.
0/
0=
0;
09
0>
0<
#990000
1!
1.
1;
19
1<
0A
0C
0:
01
0#
#1000000
